//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Sun Apr 20 11:44:53 2025

//Source file index table:
//file0 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/ADC_module.v"
//file1 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Neo_PSRAM.v"
//file2 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Neo_TOP.v"
//file3 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Sync_Debouncer.v"
//file4 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/UART.v"
//file5 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/fifo_adc.v"
//file6 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll/gowin_rpll.v"
//file7 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll/gowin_rpll_27_to_60.v"
//file8 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll_27_to_84.v"
//file9 "\C:/Tupao/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/ping_pong_buffer.v"
`timescale 100 ps/100 ps
module gowin_rpll (
  sys_clk_d,
  clk_PSRAM,
  clk_ADC_d
)
;
input sys_clk_d;
output clk_PSRAM;
output clk_ADC_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clk_ADC_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=6;
defparam rpll_inst.FBDIV_SEL=19;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll */
module memory_driver (
  n1806_5,
  n1809_5,
  n1810_3,
  n1811_3,
  n1812_3,
  n1813_3,
  n1814_3,
  n1815_3,
  n1816_3,
  n1817_3,
  n1818_3,
  n1819_3,
  n1820_3,
  n1821_3,
  qpi_on_Z,
  quad_start_mcu,
  spi_start,
  n108_5,
  burst_mode,
  stop_acquisition,
  fifo_empty,
  clk_PSRAM,
  n1824_3,
  address,
  mem_sio_in,
  read_write,
  step,
  fifo_rd_Z,
  write_ended,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_Z
)
;
input n1806_5;
input n1809_5;
input n1810_3;
input n1811_3;
input n1812_3;
input n1813_3;
input n1814_3;
input n1815_3;
input n1816_3;
input n1817_3;
input n1818_3;
input n1819_3;
input n1820_3;
input n1821_3;
input qpi_on_Z;
input quad_start_mcu;
input spi_start;
input n108_5;
input burst_mode;
input stop_acquisition;
input fifo_empty;
input clk_PSRAM;
input n1824_3;
input [22:1] address;
input [3:0] mem_sio_in;
input [1:0] read_write;
input [2:0] step;
output fifo_rd_Z;
output write_ended;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output [15:0] data_out_Z;
wire n410_4;
wire n411_4;
wire n412_4;
wire n413_4;
wire n414_4;
wire n415_4;
wire n774_3;
wire n389_3;
wire n495_3;
wire n512_3;
wire n416_4;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n500_15;
wire n500_17;
wire n540_14;
wire n580_14;
wire n352_12;
wire n237_14;
wire n239_12;
wire n241_12;
wire n243_12;
wire n245_12;
wire n247_12;
wire n249_12;
wire n354_10;
wire n409_7;
wire n212_5;
wire n212_6;
wire n410_5;
wire n411_5;
wire n774_4;
wire n389_4;
wire n389_5;
wire n389_6;
wire n495_4;
wire n512_4;
wire n512_5;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire reading_9;
wire writing_9;
wire burst_counter_6_9;
wire burst_counter_6_11;
wire n500_18;
wire n500_19;
wire n500_20;
wire n500_21;
wire n500_22;
wire n540_15;
wire n540_16;
wire n540_17;
wire n580_15;
wire n580_16;
wire n580_17;
wire n237_15;
wire n239_13;
wire n243_13;
wire n354_11;
wire n409_10;
wire n409_11;
wire n412_6;
wire n389_7;
wire n389_8;
wire n389_9;
wire n389_10;
wire n389_11;
wire n512_6;
wire mem_sio_0_8;
wire reading_10;
wire writing_10;
wire burst_counter_6_12;
wire n500_23;
wire n500_24;
wire n500_25;
wire n500_26;
wire n540_18;
wire n540_19;
wire n540_20;
wire n540_21;
wire n580_18;
wire n580_19;
wire n580_20;
wire n389_12;
wire n389_13;
wire n389_14;
wire n389_15;
wire writing_11;
wire burst_counter_6_14;
wire n540_22;
wire n580_21;
wire n580_22;
wire n389_16;
wire n409_13;
wire burst_counter_6_16;
wire n412_8;
wire n212_8;
wire n392_6;
wire n414_7;
wire burst_counter_6_18;
wire n473_3;
wire n474_3;
wire n475_3;
wire n513_3;
wire reading;
wire writing;
wire n41_6;
wire data_write_12_7;
wire [22:1] address_reg;
wire [15:0] data_write;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n410_s1 (
    .F(n410_4),
    .I0(counter[4]),
    .I1(n410_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n410_s1.INIT=16'h7800;
  LUT3 n411_s1 (
    .F(n411_4),
    .I0(counter[4]),
    .I1(n410_5),
    .I2(n411_5) 
);
defparam n411_s1.INIT=8'h60;
  LUT4 n412_s1 (
    .F(n412_4),
    .I0(counter[2]),
    .I1(n412_8),
    .I2(n409_13),
    .I3(counter[3]) 
);
defparam n412_s1.INIT=16'h0708;
  LUT3 n413_s1 (
    .F(n413_4),
    .I0(counter[2]),
    .I1(n412_8),
    .I2(n411_5) 
);
defparam n413_s1.INIT=8'h60;
  LUT4 n414_s1 (
    .F(n414_4),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n414_7),
    .I3(counter[1]) 
);
defparam n414_s1.INIT=16'h0B04;
  LUT3 n415_s1 (
    .F(n415_4),
    .I0(counter[0]),
    .I1(mem_ce_d),
    .I2(n411_5) 
);
defparam n415_s1.INIT=8'h90;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(n774_4),
    .I1(counter[5]),
    .I2(n392_6),
    .I3(reading) 
);
defparam n774_s0.INIT=16'h0100;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(n512_3),
    .I2(n389_5),
    .I3(n389_6) 
);
defparam n389_s0.INIT=16'hFFF1;
  LUT4 n495_s0 (
    .F(n495_3),
    .I0(mem_ce_d),
    .I1(qpi_on_Z),
    .I2(n495_4),
    .I3(n512_3) 
);
defparam n495_s0.INIT=16'hFF10;
  LUT4 n512_s0 (
    .F(n512_3),
    .I0(n352_12),
    .I1(n512_4),
    .I2(n512_5),
    .I3(n392_6) 
);
defparam n512_s0.INIT=16'h00EF;
  LUT3 mem_ce_d_s (
    .F(mem_ce_d),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam mem_ce_d_s.INIT=8'h10;
  LUT4 mem_sio_0_s2 (
    .F(mem_sio_0_5),
    .I0(counter[3]),
    .I1(mem_sio_0_6),
    .I2(mem_sio_0_7),
    .I3(n108_5) 
);
defparam mem_sio_0_s2.INIT=16'h008F;
  LUT4 n416_s1 (
    .F(n416_4),
    .I0(reading),
    .I1(n392_6),
    .I2(n495_4),
    .I3(writing) 
);
defparam n416_s1.INIT=16'hFEFF;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n500_15),
    .I1(reading_9),
    .I2(n392_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT3 writing_s4 (
    .F(writing_8),
    .I0(n352_12),
    .I1(writing_9),
    .I2(n392_6) 
);
defparam writing_s4.INIT=8'h0E;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(burst_counter_6_9),
    .I1(burst_counter_6_18),
    .I2(n416_4),
    .I3(burst_counter_6_11) 
);
defparam burst_counter_6_s4.INIT=16'h050C;
  LUT4 n500_s11 (
    .F(n500_15),
    .I0(read_write[0]),
    .I1(read_write[1]),
    .I2(n212_5),
    .I3(n500_18) 
);
defparam n500_s11.INIT=16'h4000;
  LUT4 n500_s12 (
    .F(n500_17),
    .I0(n500_19),
    .I1(n500_20),
    .I2(n500_21),
    .I3(n500_22) 
);
defparam n500_s12.INIT=16'hBFFF;
  LUT4 n540_s10 (
    .F(n540_14),
    .I0(n540_15),
    .I1(n500_20),
    .I2(n540_16),
    .I3(n540_17) 
);
defparam n540_s10.INIT=16'h7FFF;
  LUT4 n580_s10 (
    .F(n580_14),
    .I0(counter[0]),
    .I1(n580_15),
    .I2(n580_16),
    .I3(n580_17) 
);
defparam n580_s10.INIT=16'hF8FF;
  LUT4 n352_s8 (
    .F(n352_12),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(n212_5),
    .I3(n500_18) 
);
defparam n352_s8.INIT=16'h4000;
  LUT3 n237_s10 (
    .F(n237_14),
    .I0(n237_15),
    .I1(burst_counter[6]),
    .I2(burst_counter_6_18) 
);
defparam n237_s10.INIT=8'h60;
  LUT4 n239_s8 (
    .F(n239_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(burst_counter[5]),
    .I3(burst_counter_6_18) 
);
defparam n239_s8.INIT=16'h7800;
  LUT3 n241_s8 (
    .F(n241_12),
    .I0(burst_counter[4]),
    .I1(n239_13),
    .I2(burst_counter_6_18) 
);
defparam n241_s8.INIT=8'h60;
  LUT3 n243_s8 (
    .F(n243_12),
    .I0(n243_13),
    .I1(burst_counter[3]),
    .I2(burst_counter_6_18) 
);
defparam n243_s8.INIT=8'h60;
  LUT4 n245_s8 (
    .F(n245_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter_6_18) 
);
defparam n245_s8.INIT=16'h7800;
  LUT3 n247_s8 (
    .F(n247_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_18) 
);
defparam n247_s8.INIT=8'h60;
  LUT2 n249_s8 (
    .F(n249_12),
    .I0(burst_counter[0]),
    .I1(burst_counter_6_18) 
);
defparam n249_s8.INIT=4'h4;
  LUT3 n354_s5 (
    .F(n354_10),
    .I0(burst_mode),
    .I1(n352_12),
    .I2(n354_11) 
);
defparam n354_s5.INIT=8'hF8;
  LUT3 n409_s3 (
    .F(n409_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n409_13) 
);
defparam n409_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n108_5),
    .I1(n475_3),
    .I2(n513_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n108_5),
    .I1(n474_3),
    .I2(n513_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n108_5),
    .I1(n473_3),
    .I2(n513_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT2 n212_s2 (
    .F(n212_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n212_s2.INIT=4'h1;
  LUT4 n212_s3 (
    .F(n212_6),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n212_s3.INIT=16'h0100;
  LUT3 n410_s2 (
    .F(n410_5),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(n412_8) 
);
defparam n410_s2.INIT=8'h80;
  LUT4 n411_s2 (
    .F(n411_5),
    .I0(burst_counter_6_18),
    .I1(n409_10),
    .I2(n409_11),
    .I3(n414_7) 
);
defparam n411_s2.INIT=16'h004F;
  LUT4 n774_s1 (
    .F(n774_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n412_6) 
);
defparam n774_s1.INIT=16'hBFFD;
  LUT4 n389_s1 (
    .F(n389_4),
    .I0(step[2]),
    .I1(n389_7),
    .I2(mem_sio_reg[0]),
    .I3(n389_8) 
);
defparam n389_s1.INIT=16'hEE0F;
  LUT4 n389_s2 (
    .F(n389_5),
    .I0(n389_9),
    .I1(n352_12),
    .I2(n389_10),
    .I3(n392_6) 
);
defparam n389_s2.INIT=16'h00FE;
  LUT3 n389_s3 (
    .F(n389_6),
    .I0(n416_4),
    .I1(n389_11),
    .I2(n212_6) 
);
defparam n389_s3.INIT=8'h40;
  LUT3 n495_s1 (
    .F(n495_4),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n495_s1.INIT=8'h01;
  LUT4 n512_s1 (
    .F(n512_4),
    .I0(n212_6),
    .I1(n512_6),
    .I2(reading),
    .I3(writing) 
);
defparam n512_s1.INIT=16'hCEC0;
  LUT4 n512_s2 (
    .F(n512_5),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(n495_4),
    .I3(n500_15) 
);
defparam n512_s2.INIT=16'h001F;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(counter[2]),
    .I1(read_write[1]),
    .I2(n212_5),
    .I3(read_write[0]) 
);
defparam mem_sio_0_s3.INIT=16'h8EAF;
  LUT4 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(spi_start),
    .I1(mem_sio_0_8),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam mem_sio_0_s4.INIT=16'h000B;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(reading_10),
    .I2(counter[4]),
    .I3(n212_5) 
);
defparam reading_s5.INIT=16'h4000;
  LUT3 writing_s5 (
    .F(writing_9),
    .I0(reading),
    .I1(writing),
    .I2(writing_10) 
);
defparam writing_s5.INIT=8'h40;
  LUT3 burst_counter_6_s5 (
    .F(burst_counter_6_9),
    .I0(stop_acquisition),
    .I1(fifo_empty),
    .I2(burst_counter_6_12) 
);
defparam burst_counter_6_s5.INIT=8'h01;
  LUT3 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(n212_6) 
);
defparam burst_counter_6_s7.INIT=8'h40;
  LUT4 n500_s13 (
    .F(n500_18),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam n500_s13.INIT=16'h0001;
  LUT4 n500_s14 (
    .F(n500_19),
    .I0(counter[2]),
    .I1(address_reg[15]),
    .I2(n212_5),
    .I3(n495_4) 
);
defparam n500_s14.INIT=16'h8000;
  LUT3 n500_s15 (
    .F(n500_20),
    .I0(n212_8),
    .I1(data_write[15]),
    .I2(n500_15) 
);
defparam n500_s15.INIT=8'h07;
  LUT4 n500_s16 (
    .F(n500_21),
    .I0(burst_counter_6_16),
    .I1(data_write[3]),
    .I2(n500_23),
    .I3(n500_24) 
);
defparam n500_s16.INIT=16'h0700;
  LUT4 n500_s17 (
    .F(n500_22),
    .I0(counter[2]),
    .I1(n500_25),
    .I2(n500_26),
    .I3(counter[1]) 
);
defparam n500_s17.INIT=16'h770F;
  LUT4 n540_s11 (
    .F(n540_15),
    .I0(burst_counter_6_16),
    .I1(data_write[2]),
    .I2(address_reg[10]),
    .I3(n540_18) 
);
defparam n540_s11.INIT=16'h0777;
  LUT4 n540_s12 (
    .F(n540_16),
    .I0(data_write[6]),
    .I1(burst_counter_6_11),
    .I2(n540_19),
    .I3(counter[1]) 
);
defparam n540_s12.INIT=16'h0777;
  LUT4 n540_s13 (
    .F(n540_17),
    .I0(n540_20),
    .I1(n495_4),
    .I2(counter[2]),
    .I3(n540_21) 
);
defparam n540_s13.INIT=16'h00BF;
  LUT4 n580_s11 (
    .F(n580_15),
    .I0(data_write[9]),
    .I1(data_write[1]),
    .I2(counter[1]),
    .I3(n212_6) 
);
defparam n580_s11.INIT=16'hCA00;
  LUT4 n580_s12 (
    .F(n580_16),
    .I0(counter[1]),
    .I1(n580_18),
    .I2(n580_19),
    .I3(n495_4) 
);
defparam n580_s12.INIT=16'hF100;
  LUT3 n580_s13 (
    .F(n580_17),
    .I0(n212_8),
    .I1(data_write[15]),
    .I2(n580_20) 
);
defparam n580_s13.INIT=8'h70;
  LUT3 n237_s11 (
    .F(n237_15),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]),
    .I2(n239_13) 
);
defparam n237_s11.INIT=8'h80;
  LUT4 n239_s9 (
    .F(n239_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(burst_counter[3]) 
);
defparam n239_s9.INIT=16'h8000;
  LUT3 n243_s9 (
    .F(n243_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n243_s9.INIT=8'h80;
  LUT4 n354_s6 (
    .F(n354_11),
    .I0(reading),
    .I1(writing),
    .I2(burst_counter_6_11),
    .I3(burst_counter_6_9) 
);
defparam n354_s6.INIT=16'h4000;
  LUT2 n409_s5 (
    .F(n409_10),
    .I0(reading),
    .I1(writing_10) 
);
defparam n409_s5.INIT=4'h1;
  LUT4 n409_s6 (
    .F(n409_11),
    .I0(reading),
    .I1(writing),
    .I2(reading_9),
    .I3(n392_6) 
);
defparam n409_s6.INIT=16'h00F4;
  LUT2 n412_s3 (
    .F(n412_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n412_s3.INIT=4'h8;
  LUT4 n389_s4 (
    .F(n389_7),
    .I0(step[0]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n389_12) 
);
defparam n389_s4.INIT=16'hD63F;
  LUT3 n389_s5 (
    .F(n389_8),
    .I0(qpi_on_Z),
    .I1(mem_ce_d),
    .I2(n495_4) 
);
defparam n389_s5.INIT=8'h10;
  LUT2 n389_s6 (
    .F(n389_9),
    .I0(address_reg[8]),
    .I1(n540_18) 
);
defparam n389_s6.INIT=4'h8;
  LUT4 n389_s7 (
    .F(n389_10),
    .I0(n389_13),
    .I1(n389_14),
    .I2(counter[1]),
    .I3(n495_4) 
);
defparam n389_s7.INIT=16'h5300;
  LUT4 n389_s8 (
    .F(n389_11),
    .I0(data_write[0]),
    .I1(data_write[8]),
    .I2(counter[0]),
    .I3(n389_15) 
);
defparam n389_s8.INIT=16'hC0AF;
  LUT2 n512_s3 (
    .F(n512_6),
    .I0(counter[0]),
    .I1(n500_18) 
);
defparam n512_s3.INIT=4'h8;
  LUT3 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(mem_ce_d),
    .I1(read_write[1]),
    .I2(read_write[0]) 
);
defparam mem_sio_0_s5.INIT=8'hE3;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(reading) 
);
defparam reading_s6.INIT=8'h40;
  LUT4 writing_s6 (
    .F(writing_10),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(writing_11),
    .I3(n212_5) 
);
defparam writing_s6.INIT=16'h1000;
  LUT4 burst_counter_6_s8 (
    .F(burst_counter_6_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_14),
    .I3(burst_counter[2]) 
);
defparam burst_counter_6_s8.INIT=16'h1000;
  LUT4 n500_s18 (
    .F(n500_23),
    .I0(address_reg[19]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n500_18) 
);
defparam n500_s18.INIT=16'hB000;
  LUT4 n500_s19 (
    .F(n500_24),
    .I0(data_write[7]),
    .I1(burst_counter_6_11),
    .I2(address_reg[11]),
    .I3(n540_18) 
);
defparam n500_s19.INIT=16'h0777;
  LUT4 n500_s20 (
    .F(n500_25),
    .I0(address_reg[7]),
    .I1(address_reg[3]),
    .I2(counter[0]),
    .I3(n495_4) 
);
defparam n500_s20.INIT=16'hCA00;
  LUT3 n500_s21 (
    .F(n500_26),
    .I0(counter[0]),
    .I1(data_write[11]),
    .I2(n212_6) 
);
defparam n500_s21.INIT=8'h80;
  LUT4 n540_s14 (
    .F(n540_18),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(counter[0]),
    .I3(n495_4) 
);
defparam n540_s14.INIT=16'h4000;
  LUT4 n540_s15 (
    .F(n540_19),
    .I0(address_reg[22]),
    .I1(address_reg[18]),
    .I2(counter[0]),
    .I3(n500_18) 
);
defparam n540_s15.INIT=16'hCA00;
  LUT4 n540_s16 (
    .F(n540_20),
    .I0(counter[0]),
    .I1(address_reg[14]),
    .I2(n540_22),
    .I3(counter[1]) 
);
defparam n540_s16.INIT=16'hF0BB;
  LUT4 n540_s17 (
    .F(n540_21),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(data_write[10]),
    .I3(n212_6) 
);
defparam n540_s17.INIT=16'h4000;
  LUT4 n580_s14 (
    .F(n580_18),
    .I0(reading),
    .I1(address_reg[13]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n580_s14.INIT=16'hF53F;
  LUT4 n580_s15 (
    .F(n580_19),
    .I0(address_reg[5]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(n580_21) 
);
defparam n580_s15.INIT=16'h00E0;
  LUT4 n580_s16 (
    .F(n580_20),
    .I0(n500_18),
    .I1(n580_22),
    .I2(data_write[5]),
    .I3(burst_counter_6_11) 
);
defparam n580_s16.INIT=16'h0DDD;
  LUT4 n389_s9 (
    .F(n389_12),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n389_s9.INIT=16'h47FA;
  LUT4 n389_s10 (
    .F(n389_13),
    .I0(address_reg[16]),
    .I1(n389_16),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n389_s10.INIT=16'hF5C3;
  LUT4 n389_s11 (
    .F(n389_14),
    .I0(reading),
    .I1(address_reg[12]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n389_s11.INIT=16'hF53F;
  LUT4 n389_s12 (
    .F(n389_15),
    .I0(data_write[12]),
    .I1(data_write[4]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n389_s12.INIT=16'h03F5;
  LUT2 writing_s7 (
    .F(writing_11),
    .I0(counter[3]),
    .I1(counter[2]) 
);
defparam writing_s7.INIT=4'h8;
  LUT4 burst_counter_6_s10 (
    .F(burst_counter_6_14),
    .I0(burst_counter[3]),
    .I1(burst_counter[4]),
    .I2(burst_counter[5]),
    .I3(burst_counter[6]) 
);
defparam burst_counter_6_s10.INIT=16'h4000;
  LUT3 n540_s18 (
    .F(n540_22),
    .I0(address_reg[6]),
    .I1(address_reg[2]),
    .I2(counter[0]) 
);
defparam n540_s18.INIT=8'h35;
  LUT4 n580_s17 (
    .F(n580_21),
    .I0(address_reg[9]),
    .I1(address_reg[1]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n580_s17.INIT=16'h305F;
  LUT4 n580_s18 (
    .F(n580_22),
    .I0(address_reg[17]),
    .I1(address_reg[21]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n580_s18.INIT=16'h5F30;
  LUT3 n389_s13 (
    .F(n389_16),
    .I0(address_reg[20]),
    .I1(address_reg[4]),
    .I2(counter[2]) 
);
defparam n389_s13.INIT=8'h3A;
  LUT4 n409_s7 (
    .F(n409_13),
    .I0(reading),
    .I1(writing_10),
    .I2(n409_11),
    .I3(n414_7) 
);
defparam n409_s7.INIT=16'hFFE0;
  LUT3 burst_counter_6_s11 (
    .F(burst_counter_6_16),
    .I0(n212_6),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam burst_counter_6_s11.INIT=8'h80;
  LUT3 n412_s4 (
    .F(n412_8),
    .I0(mem_ce_d),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n412_s4.INIT=8'h40;
  LUT3 n212_s4 (
    .F(n212_8),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n212_6) 
);
defparam n212_s4.INIT=8'h10;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n392_s2.INIT=16'h10FF;
  LUT4 n414_s3 (
    .F(n414_7),
    .I0(qpi_on_Z),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(counter[3]) 
);
defparam n414_s3.INIT=16'h5554;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  LUT4 burst_counter_6_s12 (
    .F(burst_counter_6_18),
    .I0(fifo_rd_Z),
    .I1(n212_6),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam burst_counter_6_s12.INIT=16'h8000;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n41_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n41_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n41_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n41_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n41_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n41_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n41_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n41_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n41_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n41_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n41_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n41_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n41_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n41_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n41_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n41_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n41_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n41_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n41_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n41_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n41_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n41_6) 
);
  DFFR fifo_rd_s0 (
    .Q(fifo_rd_Z),
    .D(n354_10),
    .CLK(n41_6),
    .RESET(n392_6) 
);
  DFFR next_write_s0 (
    .Q(write_ended),
    .D(n212_8),
    .CLK(n41_6),
    .RESET(n416_4) 
);
  DFFR data_write_15_s0 (
    .Q(data_write[15]),
    .D(n1806_5),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_12_s0 (
    .Q(data_write[12]),
    .D(n1809_5),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_11_s0 (
    .Q(data_write[11]),
    .D(n1810_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_10_s0 (
    .Q(data_write[10]),
    .D(n1811_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_9_s0 (
    .Q(data_write[9]),
    .D(n1812_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_8_s0 (
    .Q(data_write[8]),
    .D(n1813_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_7_s0 (
    .Q(data_write[7]),
    .D(n1814_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_6_s0 (
    .Q(data_write[6]),
    .D(n1815_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_5_s0 (
    .Q(data_write[5]),
    .D(n1816_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_4_s0 (
    .Q(data_write[4]),
    .D(n1817_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_3_s0 (
    .Q(data_write[3]),
    .D(n1818_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_2_s0 (
    .Q(data_write[2]),
    .D(n1819_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_1_s0 (
    .Q(data_write[1]),
    .D(n1820_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFFR data_write_0_s0 (
    .Q(data_write[0]),
    .D(n1821_3),
    .CLK(n41_6),
    .RESET(data_write_12_7) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n410_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n411_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n412_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n413_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n414_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n415_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n473_s0 (
    .Q(n473_3),
    .D(n500_17),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFFE n474_s0 (
    .Q(n474_3),
    .D(n540_14),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFFE n475_s0 (
    .Q(n475_3),
    .D(n580_14),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n389_3),
    .CLK(n41_6) 
);
  DFFE n513_s0 (
    .Q(n513_3),
    .D(n512_3),
    .CLK(n41_6),
    .CE(n495_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n500_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n352_12),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_Z[15]),
    .D(data_out_Z[11]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_Z[14]),
    .D(data_out_Z[10]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_Z[13]),
    .D(data_out_Z[9]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_Z[12]),
    .D(data_out_Z[8]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_Z[11]),
    .D(data_out_Z[7]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_Z[10]),
    .D(data_out_Z[6]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_Z[9]),
    .D(data_out_Z[5]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_Z[8]),
    .D(data_out_Z[4]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_Z[7]),
    .D(data_out_Z[3]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_Z[6]),
    .D(data_out_Z[2]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_Z[5]),
    .D(data_out_Z[1]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_Z[4]),
    .D(data_out_Z[0]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_Z[3]),
    .D(mem_sio_in[3]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_Z[2]),
    .D(mem_sio_in[2]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_Z[1]),
    .D(mem_sio_in[1]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_Z[0]),
    .D(mem_sio_in[0]),
    .CLK(n41_6),
    .CE(n774_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n237_14),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n239_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n241_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n243_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n245_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n247_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n249_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n41_6) 
);
  DFFSE ended_s2 (
    .Q(ended),
    .D(n409_13),
    .CLK(n41_6),
    .CE(n409_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  INV n41_s2 (
    .O(n41_6),
    .I(clk_PSRAM) 
);
  INV data_write_12_s3 (
    .O(data_write_12_7),
    .I(n1824_3) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module psram (
  clk_PSRAM,
  n1806_5,
  n1809_5,
  n1810_3,
  n1811_3,
  n1812_3,
  n1813_3,
  n1814_3,
  n1815_3,
  n1816_3,
  n1817_3,
  n1818_3,
  n1819_3,
  n1820_3,
  n1821_3,
  quad_start_mcu,
  burst_mode,
  stop_acquisition,
  fifo_empty,
  n1824_3,
  address,
  mem_sio_in,
  read_write,
  qpi_on_Z,
  mem_clk_enabled_d,
  fifo_rd_Z,
  write_ended,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_0_5,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  data_out_Z
)
;
input clk_PSRAM;
input n1806_5;
input n1809_5;
input n1810_3;
input n1811_3;
input n1812_3;
input n1813_3;
input n1814_3;
input n1815_3;
input n1816_3;
input n1817_3;
input n1818_3;
input n1819_3;
input n1820_3;
input n1821_3;
input quad_start_mcu;
input burst_mode;
input stop_acquisition;
input fifo_empty;
input n1824_3;
input [22:1] address;
input [3:0] mem_sio_in;
input [1:0] read_write;
output qpi_on_Z;
output mem_clk_enabled_d;
output fifo_rd_Z;
output write_ended;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_0_5;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output [15:0] data_out_Z;
wire n117_3;
wire n78_4;
wire n165_10;
wire step_0_8;
wire n156_18;
wire n159_16;
wire n165_12;
wire n162_20;
wire n78_5;
wire n78_6;
wire step_2_10;
wire n108_5;
wire n69_12;
wire spi_start;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_2;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_0_COUT;
wire [15:0] timer;
wire [2:0] step;
wire VCC;
wire GND;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n117_s0.INIT=8'h10;
  LUT4 n78_s1 (
    .F(n78_4),
    .I0(n78_5),
    .I1(timer[12]),
    .I2(n108_5),
    .I3(n78_6) 
);
defparam n78_s1.INIT=16'h8000;
  LUT3 n165_s6 (
    .F(n165_10),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n165_s6.INIT=8'h1E;
  LUT3 step_2_s4 (
    .F(step_0_8),
    .I0(n108_5),
    .I1(step_2_10),
    .I2(n78_4) 
);
defparam step_2_s4.INIT=8'hF4;
  LUT3 n156_s14 (
    .F(n156_18),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n156_s14.INIT=8'h80;
  LUT3 n159_s12 (
    .F(n159_16),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n159_s12.INIT=8'h60;
  LUT4 n165_s7 (
    .F(n165_12),
    .I0(step[1]),
    .I1(step[0]),
    .I2(step[2]),
    .I3(step_2_10) 
);
defparam n165_s7.INIT=16'h000E;
  LUT4 n162_s15 (
    .F(n162_20),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n78_4) 
);
defparam n162_s15.INIT=16'hFF40;
  LUT3 n78_s2 (
    .F(n78_5),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]) 
);
defparam n78_s2.INIT=8'h10;
  LUT4 n78_s3 (
    .F(n78_6),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(timer[10]),
    .I3(timer[11]) 
);
defparam n78_s3.INIT=16'h0001;
  LUT3 step_2_s5 (
    .F(step_2_10),
    .I0(step[2]),
    .I1(prev_ended),
    .I2(ended) 
);
defparam step_2_s5.INIT=8'h10;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  LUT3 n108_s1 (
    .F(n108_5),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n108_s1.INIT=8'h01;
  LUT4 n69_s5 (
    .F(n69_12),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(timer[0]) 
);
defparam n69_s5.INIT=16'hFE01;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n55_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n56_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n57_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n58_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n59_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n60_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n61_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n62_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n63_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n64_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n65_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n66_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n67_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n68_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n54_1),
    .CLK(clk_PSRAM),
    .CE(n108_5),
    .RESET(n78_4) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n117_3) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n156_18),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE step_1_s2 (
    .Q(step[1]),
    .D(n159_16),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_1_s2.INIT=1'b0;
  DFFE step_0_s2 (
    .Q(step[0]),
    .D(n162_20),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_0_s2.INIT=1'b0;
  DFFE spi_start_s1 (
    .Q(spi_start),
    .D(n165_12),
    .CLK(clk_PSRAM),
    .CE(n165_10) 
);
defparam spi_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n69_12),
    .CLK(clk_PSRAM),
    .RESET(n78_4) 
);
defparam timer_0_s1.INIT=1'b0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n57_2) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  memory_driver PSRAM_com (
    .n1806_5(n1806_5),
    .n1809_5(n1809_5),
    .n1810_3(n1810_3),
    .n1811_3(n1811_3),
    .n1812_3(n1812_3),
    .n1813_3(n1813_3),
    .n1814_3(n1814_3),
    .n1815_3(n1815_3),
    .n1816_3(n1816_3),
    .n1817_3(n1817_3),
    .n1818_3(n1818_3),
    .n1819_3(n1819_3),
    .n1820_3(n1820_3),
    .n1821_3(n1821_3),
    .qpi_on_Z(qpi_on_Z),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n108_5(n108_5),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .clk_PSRAM(clk_PSRAM),
    .n1824_3(n1824_3),
    .address(address[22:1]),
    .mem_sio_in(mem_sio_in[3:0]),
    .read_write(read_write[1:0]),
    .step(step[2:0]),
    .fifo_rd_Z(fifo_rd_Z),
    .write_ended(write_ended),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n29_8(n29_8),
    .data_out_Z(data_out_Z[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  trigger_Z,
  threshold_Z,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [15:0] read;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [7:0] trigger_Z;
output [12:0] threshold_Z;
output [21:0] samples_after_Z;
output [21:0] samples_before_Z;
wire n774_6;
wire n774_7;
wire n775_6;
wire n775_7;
wire n776_6;
wire n776_7;
wire n777_6;
wire n777_7;
wire n778_6;
wire n778_7;
wire n779_6;
wire n779_7;
wire n780_6;
wire n780_7;
wire n781_6;
wire n781_7;
wire n819_20;
wire n819_21;
wire n819_22;
wire n819_23;
wire n634_3;
wire n635_3;
wire n636_3;
wire n637_3;
wire n638_3;
wire n639_3;
wire n640_3;
wire n641_3;
wire n1693_3;
wire n1709_3;
wire n1717_3;
wire n1725_3;
wire n1741_3;
wire n957_5;
wire n959_5;
wire n961_5;
wire n963_5;
wire n965_5;
wire n967_5;
wire n969_5;
wire n971_5;
wire n1858_4;
wire n152_16;
wire n153_16;
wire n154_15;
wire n155_15;
wire n156_15;
wire n157_15;
wire n158_15;
wire n159_15;
wire n160_15;
wire n161_15;
wire n162_15;
wire n163_15;
wire n164_15;
wire n166_27;
wire n169_7;
wire n557_4;
wire byteReady_8;
wire rxBitNumber_2_8;
wire \buffer[1]_7_8 ;
wire flag_end_tx_6;
wire txBitNumber_2_9;
wire n939_18;
wire n974_26;
wire n1000_16;
wire n1002_13;
wire n990_17;
wire n976_24;
wire n979_24;
wire n980_24;
wire n983_24;
wire n985_18;
wire rxCounter_11_8;
wire rxState_1_8;
wire \buffer[0]_7_8 ;
wire rxState_2_9;
wire n167_28;
wire n179_15;
wire n178_14;
wire n177_14;
wire n184_4;
wire n1693_4;
wire n1701_4;
wire n1701_5;
wire n1733_4;
wire n1765_4;
wire n1765_5;
wire n1858_5;
wire n152_17;
wire n152_18;
wire n153_17;
wire n155_16;
wire n156_16;
wire n158_16;
wire n158_17;
wire n159_16;
wire n161_16;
wire n166_28;
wire n557_5;
wire flag_end_tx_7;
wire txBitNumber_2_10;
wire txBitNumber_2_11;
wire n974_27;
wire n990_18;
wire n975_25;
wire n976_25;
wire n978_25;
wire n979_25;
wire n980_25;
wire n982_25;
wire rxState_1_9;
wire rxState_1_10;
wire n1765_6;
wire n1765_7;
wire n1858_6;
wire n152_19;
wire n158_18;
wire n557_6;
wire n557_7;
wire n1858_7;
wire n1858_8;
wire n158_19;
wire n158_20;
wire n158_21;
wire n165_30;
wire \buffer[0]_7_11 ;
wire n298_22;
wire n1733_6;
wire n975_28;
wire n977_26;
wire n182_6;
wire n183_6;
wire n1701_7;
wire n989_15;
wire n973_24;
wire n1004_15;
wire n1757_6;
wire n1765_9;
wire txState_1_14;
wire n634_6;
wire txCounter_1_10;
wire n984_26;
wire n982_27;
wire n981_26;
wire n978_27;
wire n975_30;
wire n987_17;
wire n987_19;
wire txByteCounter_1_13;
wire txState_0_10;
wire n1757_8;
wire byteReady;
wire n774_9;
wire n775_9;
wire n776_9;
wire n777_9;
wire n778_9;
wire n779_9;
wire n780_9;
wire n781_9;
wire n819_25;
wire n819_27;
wire n819_29;
wire n185_6;
wire [7:0] dataIn;
wire [2:0] rxBitNumber;
wire [3:0] rxByteCounter;
wire [7:0] \buffer[8] ;
wire [5:0] \buffer[7] ;
wire [7:0] \buffer[6] ;
wire [7:0] \buffer[5] ;
wire [5:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [7:0] \buffer[1] ;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [12:0] rxCounter;
wire [2:0] rxState;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n774_s6 (
    .F(n774_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n774_s6.INIT=8'hCA;
  LUT3 n774_s7 (
    .F(n774_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n774_s7.INIT=8'hCA;
  LUT3 n775_s6 (
    .F(n775_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n775_s6.INIT=8'hCA;
  LUT3 n775_s7 (
    .F(n775_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n775_s7.INIT=8'hCA;
  LUT3 n776_s6 (
    .F(n776_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n776_s6.INIT=8'hCA;
  LUT3 n776_s7 (
    .F(n776_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n776_s7.INIT=8'hCA;
  LUT3 n777_s6 (
    .F(n777_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n777_s6.INIT=8'hCA;
  LUT3 n777_s7 (
    .F(n777_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n777_s7.INIT=8'hCA;
  LUT3 n778_s6 (
    .F(n778_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n778_s6.INIT=8'hCA;
  LUT3 n778_s7 (
    .F(n778_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n778_s7.INIT=8'hCA;
  LUT3 n779_s6 (
    .F(n779_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n779_s6.INIT=8'hCA;
  LUT3 n779_s7 (
    .F(n779_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n779_s7.INIT=8'hCA;
  LUT3 n780_s6 (
    .F(n780_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n780_s6.INIT=8'hCA;
  LUT3 n780_s7 (
    .F(n780_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n780_s7.INIT=8'hCA;
  LUT3 n781_s6 (
    .F(n781_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n781_s6.INIT=8'hCA;
  LUT3 n781_s7 (
    .F(n781_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n781_s7.INIT=8'hCA;
  LUT3 n819_s24 (
    .F(n819_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n819_s24.INIT=8'hCA;
  LUT3 n819_s25 (
    .F(n819_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n819_s25.INIT=8'hCA;
  LUT3 n819_s26 (
    .F(n819_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n819_s26.INIT=8'hCA;
  LUT3 n819_s27 (
    .F(n819_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n819_s27.INIT=8'hCA;
  LUT3 n634_s0 (
    .F(n634_3),
    .I0(dataIn[7]),
    .I1(read[7]),
    .I2(n634_6) 
);
defparam n634_s0.INIT=8'hCA;
  LUT3 n635_s0 (
    .F(n635_3),
    .I0(dataIn[6]),
    .I1(read[6]),
    .I2(n634_6) 
);
defparam n635_s0.INIT=8'hCA;
  LUT3 n636_s0 (
    .F(n636_3),
    .I0(dataIn[5]),
    .I1(read[5]),
    .I2(n634_6) 
);
defparam n636_s0.INIT=8'hCA;
  LUT3 n637_s0 (
    .F(n637_3),
    .I0(dataIn[4]),
    .I1(read[4]),
    .I2(n634_6) 
);
defparam n637_s0.INIT=8'hCA;
  LUT3 n638_s0 (
    .F(n638_3),
    .I0(dataIn[3]),
    .I1(read[3]),
    .I2(n634_6) 
);
defparam n638_s0.INIT=8'hCA;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(dataIn[2]),
    .I1(read[2]),
    .I2(n634_6) 
);
defparam n639_s0.INIT=8'hCA;
  LUT3 n640_s0 (
    .F(n640_3),
    .I0(dataIn[1]),
    .I1(read[1]),
    .I2(n634_6) 
);
defparam n640_s0.INIT=8'hCA;
  LUT3 n641_s0 (
    .F(n641_3),
    .I0(dataIn[0]),
    .I1(read[0]),
    .I2(n634_6) 
);
defparam n641_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(byteReady),
    .I1(rxByteCounter[3]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'h80;
  LUT3 n1709_s0 (
    .F(n1709_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1701_5) 
);
defparam n1709_s0.INIT=8'h40;
  LUT3 n1717_s0 (
    .F(n1717_3),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1701_5) 
);
defparam n1717_s0.INIT=8'h40;
  LUT3 n1725_s0 (
    .F(n1725_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1701_5) 
);
defparam n1725_s0.INIT=8'h10;
  LUT3 n1741_s0 (
    .F(n1741_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1733_4) 
);
defparam n1741_s0.INIT=8'h40;
  LUT4 n957_s2 (
    .F(n957_5),
    .I0(n1765_5),
    .I1(dataIn[7]),
    .I2(read[15]),
    .I3(n634_6) 
);
defparam n957_s2.INIT=16'hF044;
  LUT4 n959_s2 (
    .F(n959_5),
    .I0(dataIn[6]),
    .I1(n1757_6),
    .I2(read[14]),
    .I3(n634_6) 
);
defparam n959_s2.INIT=16'hF088;
  LUT4 n961_s2 (
    .F(n961_5),
    .I0(n1765_5),
    .I1(dataIn[5]),
    .I2(read[13]),
    .I3(n634_6) 
);
defparam n961_s2.INIT=16'hF044;
  LUT4 n963_s2 (
    .F(n963_5),
    .I0(dataIn[4]),
    .I1(n1757_6),
    .I2(read[12]),
    .I3(n634_6) 
);
defparam n963_s2.INIT=16'hF088;
  LUT4 n965_s2 (
    .F(n965_5),
    .I0(n1765_5),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n634_6) 
);
defparam n965_s2.INIT=16'hF044;
  LUT4 n967_s2 (
    .F(n967_5),
    .I0(n1765_5),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n634_6) 
);
defparam n967_s2.INIT=16'hF044;
  LUT4 n969_s2 (
    .F(n969_5),
    .I0(dataIn[1]),
    .I1(n1757_6),
    .I2(read[9]),
    .I3(n634_6) 
);
defparam n969_s2.INIT=16'hF088;
  LUT4 n971_s2 (
    .F(n971_5),
    .I0(dataIn[0]),
    .I1(n1757_6),
    .I2(read[8]),
    .I3(n634_6) 
);
defparam n971_s2.INIT=16'hF088;
  LUT3 n1858_s1 (
    .F(n1858_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1858_5) 
);
defparam n1858_s1.INIT=8'h40;
  LUT3 n152_s12 (
    .F(n152_16),
    .I0(n152_17),
    .I1(n152_18),
    .I2(rxCounter[12]) 
);
defparam n152_s12.INIT=8'h14;
  LUT4 n153_s12 (
    .F(n153_16),
    .I0(rxCounter[10]),
    .I1(n153_17),
    .I2(n152_17),
    .I3(rxCounter[11]) 
);
defparam n153_s12.INIT=16'h0708;
  LUT3 n154_s11 (
    .F(n154_15),
    .I0(n152_17),
    .I1(rxCounter[10]),
    .I2(n153_17) 
);
defparam n154_s11.INIT=8'h14;
  LUT3 n155_s11 (
    .F(n155_15),
    .I0(n152_17),
    .I1(n155_16),
    .I2(rxCounter[9]) 
);
defparam n155_s11.INIT=8'h14;
  LUT4 n156_s11 (
    .F(n156_15),
    .I0(rxCounter[7]),
    .I1(n156_16),
    .I2(n152_17),
    .I3(rxCounter[8]) 
);
defparam n156_s11.INIT=16'h0708;
  LUT3 n157_s11 (
    .F(n157_15),
    .I0(n152_17),
    .I1(rxCounter[7]),
    .I2(n156_16) 
);
defparam n157_s11.INIT=8'h14;
  LUT4 n158_s11 (
    .F(n158_15),
    .I0(n158_16),
    .I1(rxState[2]),
    .I2(n152_17),
    .I3(n158_17) 
);
defparam n158_s11.INIT=16'h0007;
  LUT4 n159_s11 (
    .F(n159_15),
    .I0(rxCounter[4]),
    .I1(n159_16),
    .I2(n152_17),
    .I3(rxCounter[5]) 
);
defparam n159_s11.INIT=16'h0708;
  LUT3 n160_s11 (
    .F(n160_15),
    .I0(n152_17),
    .I1(rxCounter[4]),
    .I2(n159_16) 
);
defparam n160_s11.INIT=8'h14;
  LUT3 n161_s11 (
    .F(n161_15),
    .I0(n152_17),
    .I1(n161_16),
    .I2(rxCounter[3]) 
);
defparam n161_s11.INIT=8'h14;
  LUT4 n162_s11 (
    .F(n162_15),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(n152_17),
    .I3(rxCounter[2]) 
);
defparam n162_s11.INIT=16'h0708;
  LUT3 n163_s11 (
    .F(n163_15),
    .I0(n152_17),
    .I1(rxCounter[0]),
    .I2(rxCounter[1]) 
);
defparam n163_s11.INIT=8'h14;
  LUT4 n164_s11 (
    .F(n164_15),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(n152_17),
    .I3(rxCounter[0]) 
);
defparam n164_s11.INIT=16'h7077;
  LUT4 n166_s19 (
    .F(n166_27),
    .I0(n166_28),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam n166_s19.INIT=16'hDF30;
  LUT3 n169_s3 (
    .F(n169_7),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n169_s3.INIT=8'h40;
  LUT3 n557_s1 (
    .F(n557_4),
    .I0(n557_5),
    .I1(n1765_4),
    .I2(byteReady) 
);
defparam n557_s1.INIT=8'hD0;
  LUT4 byteReady_s3 (
    .F(byteReady_8),
    .I0(n158_16),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam byteReady_s3.INIT=16'h2003;
  LUT4 rxBitNumber_2_s4 (
    .F(rxBitNumber_2_8),
    .I0(uart_rx_d),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxBitNumber_2_s4.INIT=16'h3001;
  LUT4 \buffer[1]_7_s3  (
    .F(\buffer[1]_7_8 ),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1733_4),
    .I3(n634_6) 
);
defparam \buffer[1]_7_s3 .INIT=16'hFF40;
  LUT4 flag_end_tx_s4 (
    .F(flag_end_tx_6),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n634_6) 
);
defparam flag_end_tx_s4.INIT=16'hFF40;
  LUT3 txBitNumber_2_s4 (
    .F(txBitNumber_2_9),
    .I0(txBitNumber_2_10),
    .I1(txBitNumber_2_11),
    .I2(n1858_4) 
);
defparam txBitNumber_2_s4.INIT=8'hF4;
  LUT3 n939_s14 (
    .F(n939_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n939_s14.INIT=8'h40;
  LUT4 n974_s22 (
    .F(n974_26),
    .I0(txState[1]),
    .I1(n974_27),
    .I2(n1858_5),
    .I3(n634_6) 
);
defparam n974_s22.INIT=16'hFF80;
  LUT4 n1000_s12 (
    .F(n1000_16),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]),
    .I3(txBitNumber_2_11) 
);
defparam n1000_s12.INIT=16'h7800;
  LUT3 n1002_s9 (
    .F(n1002_13),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber_2_11) 
);
defparam n1002_s9.INIT=8'h60;
  LUT4 n990_s13 (
    .F(n990_17),
    .I0(n990_18),
    .I1(n819_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n990_s13.INIT=16'hFC05;
  LUT4 n976_s18 (
    .F(n976_24),
    .I0(txCounter[8]),
    .I1(n976_25),
    .I2(n975_25),
    .I3(txCounter[9]) 
);
defparam n976_s18.INIT=16'h0708;
  LUT3 n979_s18 (
    .F(n979_24),
    .I0(n979_25),
    .I1(txCounter[6]),
    .I2(txState_1_14) 
);
defparam n979_s18.INIT=8'h60;
  LUT4 n980_s18 (
    .F(n980_24),
    .I0(txCounter[4]),
    .I1(n980_25),
    .I2(n975_25),
    .I3(txCounter[5]) 
);
defparam n980_s18.INIT=16'h0708;
  LUT4 n983_s18 (
    .F(n983_24),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(n975_25),
    .I3(txCounter[2]) 
);
defparam n983_s18.INIT=16'h0708;
  LUT3 n985_s13 (
    .F(n985_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n985_s13.INIT=8'h3A;
  LUT4 rxCounter_11_s3 (
    .F(rxCounter_11_8),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxCounter_11_s3.INIT=16'h0FAB;
  LUT4 rxState_1_s3 (
    .F(rxState_1_8),
    .I0(rxState_1_9),
    .I1(rxState[1]),
    .I2(rxState_1_10),
    .I3(rxState[2]) 
);
defparam rxState_1_s3.INIT=16'hFFF4;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(\buffer[0]_7_11 ),
    .I1(n1757_6),
    .I2(byteReady),
    .I3(n634_6) 
);
defparam \buffer[0]_7_s3 .INIT=16'hFFB0;
  LUT4 rxState_2_s4 (
    .F(rxState_2_9),
    .I0(rxState_1_10),
    .I1(rxState[1]),
    .I2(rxState_1_9),
    .I3(rxState[2]) 
);
defparam rxState_2_s4.INIT=16'h03AE;
  LUT4 n167_s21 (
    .F(n167_28),
    .I0(rxState[1]),
    .I1(n166_28),
    .I2(rxState[0]),
    .I3(rxState[2]) 
);
defparam n167_s21.INIT=16'h008F;
  LUT2 n179_s10 (
    .F(n179_15),
    .I0(rxBitNumber[0]),
    .I1(rxState[1]) 
);
defparam n179_s10.INIT=4'h4;
  LUT3 n178_s9 (
    .F(n178_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxState[1]) 
);
defparam n178_s9.INIT=8'h60;
  LUT4 n177_s9 (
    .F(n177_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n177_s9.INIT=16'h7800;
  LUT2 n184_s0 (
    .F(n184_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n184_s0.INIT=4'h6;
  LUT3 n1693_s1 (
    .F(n1693_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]) 
);
defparam n1693_s1.INIT=8'h01;
  LUT2 n1701_s1 (
    .F(n1701_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n1701_s1.INIT=4'h8;
  LUT3 n1701_s2 (
    .F(n1701_5),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(byteReady) 
);
defparam n1701_s2.INIT=8'h40;
  LUT3 n1733_s1 (
    .F(n1733_4),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(byteReady) 
);
defparam n1733_s1.INIT=8'h10;
  LUT4 n1765_s1 (
    .F(n1765_4),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(n1765_6),
    .I3(n1765_7) 
);
defparam n1765_s1.INIT=16'h1000;
  LUT2 n1765_s2 (
    .F(n1765_5),
    .I0(n557_5),
    .I1(n298_22) 
);
defparam n1765_s2.INIT=4'h8;
  LUT4 n1858_s2 (
    .F(n1858_5),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n1858_6) 
);
defparam n1858_s2.INIT=16'h1000;
  LUT3 n152_s13 (
    .F(n152_17),
    .I0(rxBitNumber_2_8),
    .I1(n152_19),
    .I2(rxState[2]) 
);
defparam n152_s13.INIT=8'h0E;
  LUT3 n152_s14 (
    .F(n152_18),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]),
    .I2(n153_17) 
);
defparam n152_s14.INIT=8'h80;
  LUT4 n153_s13 (
    .F(n153_17),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(rxCounter[9]),
    .I3(n156_16) 
);
defparam n153_s13.INIT=16'h8000;
  LUT3 n155_s12 (
    .F(n155_16),
    .I0(rxCounter[7]),
    .I1(rxCounter[8]),
    .I2(n156_16) 
);
defparam n155_s12.INIT=8'h80;
  LUT4 n156_s12 (
    .F(n156_16),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(rxCounter[6]),
    .I3(n159_16) 
);
defparam n156_s12.INIT=16'h8000;
  LUT3 n158_s12 (
    .F(n158_16),
    .I0(rxCounter[5]),
    .I1(rxCounter[6]),
    .I2(n158_18) 
);
defparam n158_s12.INIT=8'h40;
  LUT4 n158_s13 (
    .F(n158_17),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(n159_16),
    .I3(rxCounter[6]) 
);
defparam n158_s13.INIT=16'h807F;
  LUT4 n159_s12 (
    .F(n159_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n159_s12.INIT=16'h8000;
  LUT3 n161_s12 (
    .F(n161_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]) 
);
defparam n161_s12.INIT=8'h80;
  LUT3 n166_s20 (
    .F(n166_28),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]) 
);
defparam n166_s20.INIT=8'h80;
  LUT4 n557_s2 (
    .F(n557_5),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(n557_6),
    .I3(n557_7) 
);
defparam n557_s2.INIT=16'h1000;
  LUT3 flag_end_tx_s5 (
    .F(flag_end_tx_7),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1858_5) 
);
defparam flag_end_tx_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]) 
);
defparam txBitNumber_2_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s6 (
    .F(txBitNumber_2_11),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1858_5) 
);
defparam txBitNumber_2_s6.INIT=8'h40;
  LUT4 n974_s23 (
    .F(n974_27),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txBitNumber_2_10),
    .I3(txState[0]) 
);
defparam n974_s23.INIT=16'hBBF0;
  LUT2 n990_s14 (
    .F(n990_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n990_s14.INIT=4'h4;
  LUT2 n975_s19 (
    .F(n975_25),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n975_s19.INIT=4'h1;
  LUT2 n976_s19 (
    .F(n976_25),
    .I0(txCounter[7]),
    .I1(n978_25) 
);
defparam n976_s19.INIT=4'h8;
  LUT4 n978_s19 (
    .F(n978_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n980_25) 
);
defparam n978_s19.INIT=16'h8000;
  LUT3 n979_s19 (
    .F(n979_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(n980_25) 
);
defparam n979_s19.INIT=8'h80;
  LUT4 n980_s19 (
    .F(n980_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]),
    .I3(txCounter[3]) 
);
defparam n980_s19.INIT=16'h8000;
  LUT3 n982_s19 (
    .F(n982_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]) 
);
defparam n982_s19.INIT=8'h80;
  LUT3 rxState_1_s4 (
    .F(rxState_1_9),
    .I0(rxState[0]),
    .I1(rxState[1]),
    .I2(n158_16) 
);
defparam rxState_1_s4.INIT=8'h17;
  LUT4 rxState_1_s5 (
    .F(rxState_1_10),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(n152_19),
    .I3(rxState[1]) 
);
defparam rxState_1_s5.INIT=16'h00F1;
  LUT2 n1765_s3 (
    .F(n1765_6),
    .I0(dataIn[1]),
    .I1(dataIn[0]) 
);
defparam n1765_s3.INIT=4'h8;
  LUT4 n1765_s4 (
    .F(n1765_7),
    .I0(dataIn[7]),
    .I1(dataIn[5]),
    .I2(dataIn[6]),
    .I3(dataIn[4]) 
);
defparam n1765_s4.INIT=16'h1000;
  LUT4 n1858_s3 (
    .F(n1858_6),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(n1858_7),
    .I3(n1858_8) 
);
defparam n1858_s3.INIT=16'h1000;
  LUT4 n152_s15 (
    .F(n152_19),
    .I0(rxCounter[6]),
    .I1(rxCounter[5]),
    .I2(rxState[0]),
    .I3(n158_18) 
);
defparam n152_s15.INIT=16'h4000;
  LUT4 n158_s14 (
    .F(n158_18),
    .I0(rxCounter[10]),
    .I1(n158_19),
    .I2(n158_20),
    .I3(n158_21) 
);
defparam n158_s14.INIT=16'h4000;
  LUT2 n557_s3 (
    .F(n557_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[0] [6]) 
);
defparam n557_s3.INIT=4'h4;
  LUT4 n557_s4 (
    .F(n557_7),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [2]),
    .I2(\buffer[0] [3]),
    .I3(\buffer[0] [0]) 
);
defparam n557_s4.INIT=16'h0100;
  LUT2 n1858_s4 (
    .F(n1858_7),
    .I0(txCounter[9]),
    .I1(txCounter[10]) 
);
defparam n1858_s4.INIT=4'h1;
  LUT4 n1858_s5 (
    .F(n1858_8),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]),
    .I3(txCounter[3]) 
);
defparam n1858_s5.INIT=16'h0001;
  LUT2 n158_s15 (
    .F(n158_19),
    .I0(rxCounter[11]),
    .I1(rxCounter[12]) 
);
defparam n158_s15.INIT=4'h1;
  LUT4 n158_s16 (
    .F(n158_20),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n158_s16.INIT=16'h0001;
  LUT4 n158_s17 (
    .F(n158_21),
    .I0(rxCounter[4]),
    .I1(rxCounter[7]),
    .I2(rxCounter[8]),
    .I3(rxCounter[9]) 
);
defparam n158_s17.INIT=16'h0001;
  LUT4 n165_s22 (
    .F(n165_30),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(n169_7) 
);
defparam n165_s22.INIT=16'h8000;
  LUT4 \buffer[0]_7_s5  (
    .F(\buffer[0]_7_11 ),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]),
    .I3(rxByteCounter[2]) 
);
defparam \buffer[0]_7_s5 .INIT=16'h0001;
  LUT4 n298_s13 (
    .F(n298_22),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]),
    .I3(rxByteCounter[3]) 
);
defparam n298_s13.INIT=16'hFE00;
  LUT4 n1733_s2 (
    .F(n1733_6),
    .I0(n1701_4),
    .I1(rxByteCounter[2]),
    .I2(rxByteCounter[3]),
    .I3(byteReady) 
);
defparam n1733_s2.INIT=16'h0200;
  LUT4 n975_s21 (
    .F(n975_28),
    .I0(txCounter[8]),
    .I1(txCounter[9]),
    .I2(txCounter[7]),
    .I3(n978_25) 
);
defparam n975_s21.INIT=16'h8000;
  LUT4 n977_s19 (
    .F(n977_26),
    .I0(n975_25),
    .I1(txCounter[8]),
    .I2(txCounter[7]),
    .I3(n978_25) 
);
defparam n977_s19.INIT=16'h1444;
  LUT4 n182_s1 (
    .F(n182_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]),
    .I3(rxByteCounter[3]) 
);
defparam n182_s1.INIT=16'h7F80;
  LUT3 n183_s1 (
    .F(n183_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]) 
);
defparam n183_s1.INIT=8'h6A;
  LUT3 n1701_s3 (
    .F(n1701_7),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1701_5) 
);
defparam n1701_s3.INIT=8'h80;
  LUT4 n989_s10 (
    .F(n989_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1858_5) 
);
defparam n989_s10.INIT=16'h4000;
  LUT4 n973_s19 (
    .F(n973_24),
    .I0(n1858_4),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1858_5) 
);
defparam n973_s19.INIT=16'hBAAA;
  LUT4 n1004_s10 (
    .F(n1004_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1858_5) 
);
defparam n1004_s10.INIT=16'h1000;
  LUT3 n1757_s2 (
    .F(n1757_6),
    .I0(n1765_4),
    .I1(n557_5),
    .I2(n298_22) 
);
defparam n1757_s2.INIT=8'h15;
  LUT4 n1765_s5 (
    .F(n1765_9),
    .I0(n1765_4),
    .I1(byteReady),
    .I2(n557_5),
    .I3(n298_22) 
);
defparam n1765_s5.INIT=16'h4000;
  LUT3 txState_1_s8 (
    .F(txState_1_14),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1858_5) 
);
defparam txState_1_s8.INIT=8'h0E;
  LUT3 n634_s2 (
    .F(n634_6),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n634_s2.INIT=8'h02;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n984_s19 (
    .F(n984_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n984_s19.INIT=16'h0EE0;
  LUT4 n982_s20 (
    .F(n982_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n982_25),
    .I3(txCounter[3]) 
);
defparam n982_s20.INIT=16'h0EE0;
  LUT4 n981_s19 (
    .F(n981_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[4]),
    .I3(n980_25) 
);
defparam n981_s19.INIT=16'h0EE0;
  LUT4 n978_s20 (
    .F(n978_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[7]),
    .I3(n978_25) 
);
defparam n978_s20.INIT=16'h0EE0;
  LUT4 n975_s22 (
    .F(n975_30),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n975_28),
    .I3(txCounter[10]) 
);
defparam n975_s22.INIT=16'h0EE0;
  LUT3 n987_s12 (
    .F(n987_17),
    .I0(txByteCounter_1_13),
    .I1(n987_19),
    .I2(txByteCounter[1]) 
);
defparam n987_s12.INIT=8'hDC;
  LUT3 n987_s13 (
    .F(n987_19),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n987_s13.INIT=8'h20;
  LUT4 txByteCounter_1_s6 (
    .F(txByteCounter_1_13),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n634_6) 
);
defparam txByteCounter_1_s6.INIT=16'hFFB0;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1858_5),
    .I3(txCounter_1_10) 
);
defparam txState_0_s4.INIT=16'hF100;
  LUT4 n1757_s3 (
    .F(n1757_8),
    .I0(n1765_4),
    .I1(n557_5),
    .I2(n298_22),
    .I3(byteReady) 
);
defparam n1757_s3.INIT=16'hEA00;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1757_8) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFE rxBitNumber_2_s0 (
    .Q(rxBitNumber[2]),
    .D(n177_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_2_s0.INIT=1'b0;
  DFFE rxBitNumber_1_s0 (
    .Q(rxBitNumber[1]),
    .D(n178_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_1_s0.INIT=1'b0;
  DFFE rxBitNumber_0_s0 (
    .Q(rxBitNumber[0]),
    .D(n179_15),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_0_s0.INIT=1'b0;
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n182_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1757_8) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n183_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1757_8) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n184_4),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1757_8) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n185_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1757_8) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[8]_7_s0  (
    .Q(\buffer[8] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_7_s0 .INIT=1'b0;
  DFFE \buffer[8]_6_s0  (
    .Q(\buffer[8] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_6_s0 .INIT=1'b0;
  DFFE \buffer[8]_5_s0  (
    .Q(\buffer[8] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_5_s0 .INIT=1'b0;
  DFFE \buffer[8]_4_s0  (
    .Q(\buffer[8] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_4_s0 .INIT=1'b0;
  DFFE \buffer[8]_3_s0  (
    .Q(\buffer[8] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_3_s0 .INIT=1'b0;
  DFFE \buffer[8]_2_s0  (
    .Q(\buffer[8] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_2_s0 .INIT=1'b0;
  DFFE \buffer[8]_1_s0  (
    .Q(\buffer[8] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_1_s0 .INIT=1'b0;
  DFFE \buffer[8]_0_s0  (
    .Q(\buffer[8] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1693_3) 
);
defparam \buffer[8]_0_s0 .INIT=1'b0;
  DFFE \buffer[7]_5_s0  (
    .Q(\buffer[7] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1701_7) 
);
defparam \buffer[7]_5_s0 .INIT=1'b0;
  DFFE \buffer[7]_4_s0  (
    .Q(\buffer[7] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1701_7) 
);
defparam \buffer[7]_4_s0 .INIT=1'b0;
  DFFE \buffer[7]_3_s0  (
    .Q(\buffer[7] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1701_7) 
);
defparam \buffer[7]_3_s0 .INIT=1'b0;
  DFFE \buffer[7]_2_s0  (
    .Q(\buffer[7] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1701_7) 
);
defparam \buffer[7]_2_s0 .INIT=1'b0;
  DFFE \buffer[7]_1_s0  (
    .Q(\buffer[7] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1701_7) 
);
defparam \buffer[7]_1_s0 .INIT=1'b0;
  DFFE \buffer[7]_0_s0  (
    .Q(\buffer[7] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1701_7) 
);
defparam \buffer[7]_0_s0 .INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1709_3) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_7_s0  (
    .Q(\buffer[5] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_7_s0 .INIT=1'b0;
  DFFE \buffer[5]_6_s0  (
    .Q(\buffer[5] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_6_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1717_3) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1725_3) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1725_3) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1725_3) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1725_3) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1725_3) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1725_3) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1733_6) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1741_3) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n298_22),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n557_4) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE trigger_7_s0 (
    .Q(trigger_Z[7]),
    .D(\buffer[1] [7]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_6_s0 (
    .Q(trigger_Z[6]),
    .D(\buffer[1] [6]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_5_s0 (
    .Q(trigger_Z[5]),
    .D(\buffer[1] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_4_s0 (
    .Q(trigger_Z[4]),
    .D(\buffer[1] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_3_s0 (
    .Q(trigger_Z[3]),
    .D(\buffer[1] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_2_s0 (
    .Q(trigger_Z[2]),
    .D(\buffer[1] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_1_s0 (
    .Q(trigger_Z[1]),
    .D(\buffer[1] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE trigger_0_s0 (
    .Q(trigger_Z[0]),
    .D(\buffer[1] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_12_s0 (
    .Q(threshold_Z[12]),
    .D(\buffer[2] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_11_s0 (
    .Q(threshold_Z[11]),
    .D(\buffer[2] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_10_s0 (
    .Q(threshold_Z[10]),
    .D(\buffer[2] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_9_s0 (
    .Q(threshold_Z[9]),
    .D(\buffer[2] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_8_s0 (
    .Q(threshold_Z[8]),
    .D(\buffer[2] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_7_s0 (
    .Q(threshold_Z[7]),
    .D(\buffer[3] [7]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_6_s0 (
    .Q(threshold_Z[6]),
    .D(\buffer[3] [6]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_5_s0 (
    .Q(threshold_Z[5]),
    .D(\buffer[3] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_4_s0 (
    .Q(threshold_Z[4]),
    .D(\buffer[3] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_3_s0 (
    .Q(threshold_Z[3]),
    .D(\buffer[3] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_2_s0 (
    .Q(threshold_Z[2]),
    .D(\buffer[3] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_1_s0 (
    .Q(threshold_Z[1]),
    .D(\buffer[3] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE threshold_0_s0 (
    .Q(threshold_Z[0]),
    .D(\buffer[3] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[5] [7]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[5] [6]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[7] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[7] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[7] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[7] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[7] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[7] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[8] [7]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[8] [6]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[8] [5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[8] [4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[8] [3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[8] [2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[8] [1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[8] [0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_1_s0 (
    .Q(samples_before_Z[1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE samples_before_0_s0 (
    .Q(samples_before_Z[0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1765_9) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n774_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n775_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n776_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n777_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n778_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n779_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n780_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n781_9),
    .CLK(clk_PSRAM),
    .CE(n1858_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE byteReady_s1 (
    .Q(byteReady),
    .D(rxState[2]),
    .CLK(clk_PSRAM),
    .CE(byteReady_8) 
);
defparam byteReady_s1.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n634_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n635_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n636_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n637_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n638_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n639_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n640_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n641_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n939_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_6) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n973_24),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n974_26),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n975_30),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n976_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n977_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n978_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n979_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n980_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n981_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n982_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n983_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n984_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n989_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_13) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n1000_16),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n1002_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n1004_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n153_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n154_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n155_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n156_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n157_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n158_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n159_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n160_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n161_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n162_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n163_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n164_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxState_2_s1 (
    .Q(rxState[2]),
    .D(n165_30),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_2_s1.INIT=1'b0;
  DFFE rxState_1_s1 (
    .Q(rxState[1]),
    .D(n166_27),
    .CLK(clk_PSRAM),
    .CE(rxState_1_8) 
);
defparam rxState_1_s1.INIT=1'b0;
  DFFE rxState_0_s1 (
    .Q(rxState[0]),
    .D(n167_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_0_s1.INIT=1'b0;
  DFFE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n957_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n959_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n961_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n963_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n965_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n967_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n969_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n971_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n152_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFF txByteCounter_1_s5 (
    .Q(txByteCounter[1]),
    .D(n987_17),
    .CLK(clk_PSRAM) 
);
defparam txByteCounter_1_s5.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n985_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n990_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  MUX2_LUT5 n774_s5 (
    .O(n774_9),
    .I0(n774_6),
    .I1(n774_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n775_s5 (
    .O(n775_9),
    .I0(n775_6),
    .I1(n775_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n776_s5 (
    .O(n776_9),
    .I0(n776_6),
    .I1(n776_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n777_s5 (
    .O(n777_9),
    .I0(n777_6),
    .I1(n777_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n778_s5 (
    .O(n778_9),
    .I0(n778_6),
    .I1(n778_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n779_s5 (
    .O(n779_9),
    .I0(n779_6),
    .I1(n779_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n780_s5 (
    .O(n780_9),
    .I0(n780_6),
    .I1(n780_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n781_s5 (
    .O(n781_9),
    .I0(n781_6),
    .I1(n781_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n819_s22 (
    .O(n819_25),
    .I0(n819_20),
    .I1(n819_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n819_s23 (
    .O(n819_27),
    .I0(n819_22),
    .I1(n819_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n819_s21 (
    .O(n819_29),
    .I0(n819_25),
    .I1(n819_27),
    .S0(txBitNumber[2]) 
);
  INV n185_s2 (
    .O(n185_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module ping_pong_buffer (
  write_clk_PP,
  clk_PSRAM,
  rst_PP,
  read_clk_PP,
  en_read_PP,
  en_write_PP,
  data_out_Z,
  stop_PP_Z,
  read_cmp_Z,
  read_PP_0_4,
  read_PP_1_3,
  read_PP_2_3,
  read_PP_3_3,
  read_PP_4_3,
  read_PP_5_3,
  read_PP_6_3,
  read_PP_7_3,
  read_PP_8_3,
  read_PP_9_3,
  read_PP_10_3,
  read_PP_11_3,
  read_PP_12_3,
  read_PP_13_3,
  read_PP_14_3,
  read_PP_15_3,
  read_PP_0_12,
  n121_3,
  n122_3,
  n123_3,
  n124_3,
  n125_3,
  n126_3,
  n127_3,
  n128_3,
  n129_3,
  n130_3,
  n131_3,
  n132_3,
  n133_3,
  n134_3,
  n135_3,
  n136_3,
  n490_4,
  read_pointer_6_10
)
;
input write_clk_PP;
input clk_PSRAM;
input rst_PP;
input read_clk_PP;
input en_read_PP;
input en_write_PP;
input [15:0] data_out_Z;
output stop_PP_Z;
output read_cmp_Z;
output read_PP_0_4;
output read_PP_1_3;
output read_PP_2_3;
output read_PP_3_3;
output read_PP_4_3;
output read_PP_5_3;
output read_PP_6_3;
output read_PP_7_3;
output read_PP_8_3;
output read_PP_9_3;
output read_PP_10_3;
output read_PP_11_3;
output read_PP_12_3;
output read_PP_13_3;
output read_PP_14_3;
output read_PP_15_3;
output read_PP_0_12;
output n121_3;
output n122_3;
output n123_3;
output n124_3;
output n125_3;
output n126_3;
output n127_3;
output n128_3;
output n129_3;
output n130_3;
output n131_3;
output n132_3;
output n133_3;
output n134_3;
output n135_3;
output n136_3;
output n490_4;
output read_pointer_6_10;
wire n435_3;
wire n213_3;
wire n490_3;
wire buffer_a_7;
wire buffer_b_7;
wire read_PP_0_14;
wire n78_7;
wire n208_6;
wire n205_6;
wire n204_6;
wire n203_6;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire write_pointer_5_13;
wire read_pointer_6_9;
wire n78_8;
wire n207_7;
wire n204_7;
wire n81_8;
wire n490_5;
wire read_pointer_6_11;
wire n206_8;
wire n207_9;
wire n84_10;
wire write_pointer_5_15;
wire read_pointer_6_13;
wire n244_14;
wire n209_13;
wire n244_16;
wire d_flag_write;
wire d_flag_read;
wire last_switch;
wire d_first_pong;
wire n120_1;
wire buffer_select;
wire read_PP_15_7;
wire read_PP_14_7;
wire read_PP_13_7;
wire read_PP_12_7;
wire read_PP_11_7;
wire read_PP_10_7;
wire read_PP_9_7;
wire read_PP_8_7;
wire read_PP_7_7;
wire read_PP_6_7;
wire read_PP_5_7;
wire read_PP_4_7;
wire read_PP_3_7;
wire read_PP_2_7;
wire read_PP_1_7;
wire read_PP_0_8;
wire read_PP_15_8;
wire read_PP_14_8;
wire read_PP_13_8;
wire read_PP_12_8;
wire read_PP_11_8;
wire read_PP_10_8;
wire read_PP_9_8;
wire read_PP_8_8;
wire read_PP_7_8;
wire read_PP_6_8;
wire read_PP_5_8;
wire read_PP_4_8;
wire read_PP_3_8;
wire read_PP_2_8;
wire read_PP_1_8;
wire read_PP_0_9;
wire n153_1_SUM;
wire n153_3;
wire n154_1_SUM;
wire n154_3;
wire n155_1_SUM;
wire n155_3;
wire n156_1_SUM;
wire n156_3;
wire n157_1_SUM;
wire n157_3;
wire n158_1_SUM;
wire n158_3;
wire n159_1_SUM;
wire n159_3;
wire d_first_pong_7;
wire [6:0] write_pointer;
wire [6:0] read_pointer;
wire [31:16] DO;
wire [31:16] DO_0;
wire VCC;
wire GND;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(read_PP_15_8),
    .I1(read_PP_15_7),
    .I2(n120_1) 
);
defparam n121_s0.INIT=8'hAC;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(read_PP_14_7),
    .I1(read_PP_14_8),
    .I2(n120_1) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(read_PP_13_7),
    .I1(read_PP_13_8),
    .I2(n120_1) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(read_PP_12_7),
    .I1(read_PP_12_8),
    .I2(n120_1) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(read_PP_11_7),
    .I1(read_PP_11_8),
    .I2(n120_1) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(read_PP_10_7),
    .I1(read_PP_10_8),
    .I2(n120_1) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(read_PP_9_7),
    .I1(read_PP_9_8),
    .I2(n120_1) 
);
defparam n127_s0.INIT=8'hCA;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(read_PP_8_7),
    .I1(read_PP_8_8),
    .I2(n120_1) 
);
defparam n128_s0.INIT=8'hCA;
  LUT3 n129_s0 (
    .F(n129_3),
    .I0(read_PP_7_7),
    .I1(read_PP_7_8),
    .I2(n120_1) 
);
defparam n129_s0.INIT=8'hCA;
  LUT3 n130_s0 (
    .F(n130_3),
    .I0(read_PP_6_7),
    .I1(read_PP_6_8),
    .I2(n120_1) 
);
defparam n130_s0.INIT=8'hCA;
  LUT3 n131_s0 (
    .F(n131_3),
    .I0(read_PP_5_7),
    .I1(read_PP_5_8),
    .I2(n120_1) 
);
defparam n131_s0.INIT=8'hCA;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(read_PP_4_7),
    .I1(read_PP_4_8),
    .I2(n120_1) 
);
defparam n132_s0.INIT=8'hCA;
  LUT3 n133_s0 (
    .F(n133_3),
    .I0(read_PP_3_7),
    .I1(read_PP_3_8),
    .I2(n120_1) 
);
defparam n133_s0.INIT=8'hCA;
  LUT3 n134_s0 (
    .F(n134_3),
    .I0(read_PP_2_7),
    .I1(read_PP_2_8),
    .I2(n120_1) 
);
defparam n134_s0.INIT=8'hCA;
  LUT3 n135_s0 (
    .F(n135_3),
    .I0(read_PP_1_7),
    .I1(read_PP_1_8),
    .I2(n120_1) 
);
defparam n135_s0.INIT=8'hCA;
  LUT3 n136_s0 (
    .F(n136_3),
    .I0(read_PP_0_8),
    .I1(read_PP_0_9),
    .I2(n120_1) 
);
defparam n136_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(n159_3),
    .I1(read_PP_0_14),
    .I2(last_switch) 
);
defparam n435_s0.INIT=8'h10;
  LUT2 n213_s0 (
    .F(n213_3),
    .I0(read_clk_PP),
    .I1(d_flag_read) 
);
defparam n213_s0.INIT=4'h4;
  LUT4 n490_s0 (
    .F(n490_3),
    .I0(n490_4),
    .I1(d_first_pong),
    .I2(en_write_PP),
    .I3(en_read_PP) 
);
defparam n490_s0.INIT=16'h0B00;
  LUT3 buffer_a_s5 (
    .F(buffer_a_7),
    .I0(rst_PP),
    .I1(buffer_select),
    .I2(write_pointer_5_13) 
);
defparam buffer_a_s5.INIT=8'h40;
  LUT3 buffer_b_s5 (
    .F(buffer_b_7),
    .I0(rst_PP),
    .I1(buffer_select),
    .I2(write_pointer_5_13) 
);
defparam buffer_b_s5.INIT=8'h10;
  LUT4 read_PP_0_s7 (
    .F(read_PP_0_14),
    .I0(d_flag_read),
    .I1(n490_4),
    .I2(en_read_PP),
    .I3(read_clk_PP) 
);
defparam read_PP_0_s7.INIT=16'hEFFF;
  LUT4 n78_s3 (
    .F(n78_7),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(write_pointer_5_13),
    .I3(n78_8) 
);
defparam n78_s3.INIT=16'h8000;
  LUT2 n208_s2 (
    .F(n208_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]) 
);
defparam n208_s2.INIT=4'h6;
  LUT4 n205_s2 (
    .F(n205_6),
    .I0(read_pointer[2]),
    .I1(read_pointer[3]),
    .I2(n207_7),
    .I3(read_pointer[4]) 
);
defparam n205_s2.INIT=16'h7F80;
  LUT2 n204_s2 (
    .F(n204_6),
    .I0(read_pointer[5]),
    .I1(n204_7) 
);
defparam n204_s2.INIT=4'h6;
  LUT4 n203_s2 (
    .F(n203_6),
    .I0(read_pointer[5]),
    .I1(n204_7),
    .I2(read_pointer_6_9),
    .I3(read_pointer[6]) 
);
defparam n203_s2.INIT=16'h0708;
  LUT3 n83_s3 (
    .F(n83_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer_5_13) 
);
defparam n83_s3.INIT=8'h60;
  LUT4 n82_s3 (
    .F(n82_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer_5_13) 
);
defparam n82_s3.INIT=16'h7800;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(n81_8),
    .I1(write_pointer[3]),
    .I2(write_pointer_5_13) 
);
defparam n81_s3.INIT=8'h60;
  LUT3 n80_s3 (
    .F(n80_7),
    .I0(write_pointer[4]),
    .I1(n78_8),
    .I2(write_pointer_5_13) 
);
defparam n80_s3.INIT=8'h60;
  LUT4 n79_s3 (
    .F(n79_7),
    .I0(write_pointer[4]),
    .I1(n78_8),
    .I2(write_pointer[5]),
    .I3(write_pointer_5_13) 
);
defparam n79_s3.INIT=16'h7800;
  LUT4 n490_s1 (
    .F(n490_4),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(n490_5) 
);
defparam n490_s1.INIT=16'h0100;
  LUT4 write_pointer_5_s8 (
    .F(write_pointer_5_13),
    .I0(write_pointer[6]),
    .I1(d_flag_write),
    .I2(write_clk_PP),
    .I3(en_write_PP) 
);
defparam write_pointer_5_s8.INIT=16'h1000;
  LUT4 read_pointer_6_s4 (
    .F(read_pointer_6_9),
    .I0(read_pointer_6_10),
    .I1(en_write_PP),
    .I2(n490_4),
    .I3(en_read_PP) 
);
defparam read_pointer_6_s4.INIT=16'hB000;
  LUT4 n78_s4 (
    .F(n78_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam n78_s4.INIT=16'h8000;
  LUT2 n207_s3 (
    .F(n207_7),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]) 
);
defparam n207_s3.INIT=4'h8;
  LUT4 n204_s3 (
    .F(n204_7),
    .I0(read_pointer[2]),
    .I1(read_pointer[3]),
    .I2(read_pointer[4]),
    .I3(n207_7) 
);
defparam n204_s3.INIT=16'h8000;
  LUT3 n81_s4 (
    .F(n81_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]) 
);
defparam n81_s4.INIT=8'h80;
  LUT4 n490_s2 (
    .F(n490_5),
    .I0(read_pointer[3]),
    .I1(read_pointer[4]),
    .I2(read_pointer[5]),
    .I3(read_pointer[6]) 
);
defparam n490_s2.INIT=16'h0100;
  LUT4 read_pointer_6_s5 (
    .F(read_pointer_6_10),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(read_pointer_6_11) 
);
defparam read_pointer_6_s5.INIT=16'h0100;
  LUT4 read_pointer_6_s6 (
    .F(read_pointer_6_11),
    .I0(write_pointer[3]),
    .I1(write_pointer[4]),
    .I2(write_pointer[5]),
    .I3(write_pointer[6]) 
);
defparam read_pointer_6_s6.INIT=16'h0100;
  LUT4 n206_s3 (
    .F(n206_8),
    .I0(read_pointer[2]),
    .I1(read_pointer[0]),
    .I2(read_pointer[1]),
    .I3(read_pointer[3]) 
);
defparam n206_s3.INIT=16'h7F80;
  LUT3 n207_s4 (
    .F(n207_9),
    .I0(read_pointer[2]),
    .I1(read_pointer[0]),
    .I2(read_pointer[1]) 
);
defparam n207_s4.INIT=8'h6A;
  LUT4 n84_s5 (
    .F(n84_10),
    .I0(n244_14),
    .I1(write_pointer[0]),
    .I2(write_pointer_5_13),
    .I3(en_write_PP) 
);
defparam n84_s5.INIT=16'h343C;
  LUT3 write_pointer_5_s9 (
    .F(write_pointer_5_15),
    .I0(n244_14),
    .I1(write_pointer_5_13),
    .I2(en_write_PP) 
);
defparam write_pointer_5_s9.INIT=8'hEC;
  LUT3 read_pointer_6_s7 (
    .F(read_pointer_6_13),
    .I0(read_pointer_6_9),
    .I1(read_PP_0_14),
    .I2(read_pointer[6]) 
);
defparam read_pointer_6_s7.INIT=8'hAB;
  LUT3 n244_s7 (
    .F(n244_14),
    .I0(en_read_PP),
    .I1(read_pointer_6_9),
    .I2(d_first_pong) 
);
defparam n244_s7.INIT=8'hCE;
  LUT4 n209_s6 (
    .F(n209_13),
    .I0(read_pointer_6_13),
    .I1(read_pointer[0]),
    .I2(read_pointer_6_9),
    .I3(read_pointer[0]) 
);
defparam n209_s6.INIT=16'h5702;
  LUT4 n244_s8 (
    .F(n244_16),
    .I0(en_read_PP),
    .I1(read_pointer_6_9),
    .I2(d_first_pong),
    .I3(buffer_select) 
);
defparam n244_s8.INIT=16'h31CE;
  DFFC d_flag_write_s0 (
    .Q(d_flag_write),
    .D(write_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_write_s0.INIT=1'b0;
  DFFC d_flag_read_s0 (
    .Q(d_flag_read),
    .D(read_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_read_s0.INIT=1'b0;
  DFFCE stop_PP_s0 (
    .Q(stop_PP_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n435_3),
    .CLEAR(rst_PP) 
);
defparam stop_PP_s0.INIT=1'b0;
  DFFCE last_switch_s0 (
    .Q(last_switch),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n490_3),
    .CLEAR(rst_PP) 
);
defparam last_switch_s0.INIT=1'b0;
  DFFC read_cmp_s0 (
    .Q(read_cmp_Z),
    .D(n213_3),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_cmp_s0.INIT=1'b0;
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(d_first_pong_7) 
);
  DFFCE write_pointer_5_s1 (
    .Q(write_pointer[5]),
    .D(n79_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_5_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_5_s1.INIT=1'b0;
  DFFCE write_pointer_4_s1 (
    .Q(write_pointer[4]),
    .D(n80_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_5_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_4_s1.INIT=1'b0;
  DFFCE write_pointer_3_s1 (
    .Q(write_pointer[3]),
    .D(n81_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_5_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_3_s1.INIT=1'b0;
  DFFCE write_pointer_2_s1 (
    .Q(write_pointer[2]),
    .D(n82_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_5_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_2_s1.INIT=1'b0;
  DFFCE write_pointer_1_s1 (
    .Q(write_pointer[1]),
    .D(n83_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_5_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_1_s1.INIT=1'b0;
  DFFCE read_pointer_6_s1 (
    .Q(read_pointer[6]),
    .D(n203_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_6_13),
    .CLEAR(rst_PP) 
);
defparam read_pointer_6_s1.INIT=1'b0;
  DFFCE read_pointer_5_s1 (
    .Q(read_pointer[5]),
    .D(n204_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_6_13),
    .CLEAR(rst_PP) 
);
defparam read_pointer_5_s1.INIT=1'b0;
  DFFCE read_pointer_4_s1 (
    .Q(read_pointer[4]),
    .D(n205_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_6_13),
    .CLEAR(rst_PP) 
);
defparam read_pointer_4_s1.INIT=1'b0;
  DFFCE read_pointer_3_s1 (
    .Q(read_pointer[3]),
    .D(n206_8),
    .CLK(clk_PSRAM),
    .CE(read_pointer_6_13),
    .CLEAR(rst_PP) 
);
defparam read_pointer_3_s1.INIT=1'b0;
  DFFCE read_pointer_2_s1 (
    .Q(read_pointer[2]),
    .D(n207_9),
    .CLK(clk_PSRAM),
    .CE(read_pointer_6_13),
    .CLEAR(rst_PP) 
);
defparam read_pointer_2_s1.INIT=1'b0;
  DFFCE read_pointer_1_s1 (
    .Q(read_pointer[1]),
    .D(n208_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_6_13),
    .CLEAR(rst_PP) 
);
defparam read_pointer_1_s1.INIT=1'b0;
  DFFCE write_pointer_6_s1 (
    .Q(write_pointer[6]),
    .D(n78_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_5_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_6_s1.INIT=1'b0;
  DFFE read_PP_0_s1 (
    .Q(read_PP_0_4),
    .D(n136_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFF n120_s (
    .Q(n120_1),
    .D(buffer_select),
    .CLK(clk_PSRAM) 
);
  DFFE read_PP_1_s0 (
    .Q(read_PP_1_3),
    .D(n135_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_2_s0 (
    .Q(read_PP_2_3),
    .D(n134_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_3_s0 (
    .Q(read_PP_3_3),
    .D(n133_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_4_s0 (
    .Q(read_PP_4_3),
    .D(n132_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_5_s0 (
    .Q(read_PP_5_3),
    .D(n131_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_6_s0 (
    .Q(read_PP_6_3),
    .D(n130_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_7_s0 (
    .Q(read_PP_7_3),
    .D(n129_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_8_s0 (
    .Q(read_PP_8_3),
    .D(n128_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_9_s0 (
    .Q(read_PP_9_3),
    .D(n127_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_10_s0 (
    .Q(read_PP_10_3),
    .D(n126_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_11_s0 (
    .Q(read_PP_11_3),
    .D(n125_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_12_s0 (
    .Q(read_PP_12_3),
    .D(n124_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_13_s0 (
    .Q(read_PP_13_3),
    .D(n123_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_14_s0 (
    .Q(read_PP_14_3),
    .D(n122_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_15_s0 (
    .Q(read_PP_15_3),
    .D(n121_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFR read_PP_0_s5 (
    .Q(read_PP_0_12),
    .D(d_first_pong_7),
    .CLK(clk_PSRAM),
    .RESET(read_PP_0_14) 
);
  DFFC write_pointer_0_s7 (
    .Q(write_pointer[0]),
    .D(n84_10),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam write_pointer_0_s7.INIT=1'b0;
  DFFC read_pointer_0_s7 (
    .Q(read_pointer[0]),
    .D(n209_13),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_0_s7.INIT=1'b0;
  DFFC buffer_select_s2 (
    .Q(buffer_select),
    .D(n244_16),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam buffer_select_s2.INIT=1'b0;
  SDPB buffer_a_buffer_a_0_0_s (
    .DO({DO[31:16],read_PP_15_7,read_PP_14_7,read_PP_13_7,read_PP_12_7,read_PP_11_7,read_PP_10_7,read_PP_9_7,read_PP_8_7,read_PP_7_7,read_PP_6_7,read_PP_5_7,read_PP_4_7,read_PP_3_7,read_PP_2_7,read_PP_1_7,read_PP_0_8}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_out_Z[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,write_pointer[5:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,GND,read_pointer[5:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(buffer_a_7),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam buffer_a_buffer_a_0_0_s.BIT_WIDTH_0=16;
defparam buffer_a_buffer_a_0_0_s.BIT_WIDTH_1=16;
defparam buffer_a_buffer_a_0_0_s.READ_MODE=1'b0;
defparam buffer_a_buffer_a_0_0_s.RESET_MODE="SYNC";
defparam buffer_a_buffer_a_0_0_s.BLK_SEL_0=3'b000;
defparam buffer_a_buffer_a_0_0_s.BLK_SEL_1=3'b000;
  SDPB buffer_b_buffer_b_0_0_s (
    .DO({DO_0[31:16],read_PP_15_8,read_PP_14_8,read_PP_13_8,read_PP_12_8,read_PP_11_8,read_PP_10_8,read_PP_9_8,read_PP_8_8,read_PP_7_8,read_PP_6_8,read_PP_5_8,read_PP_4_8,read_PP_3_8,read_PP_2_8,read_PP_1_8,read_PP_0_9}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_out_Z[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,write_pointer[5:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,GND,read_pointer[5:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(buffer_b_7),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam buffer_b_buffer_b_0_0_s.BIT_WIDTH_0=16;
defparam buffer_b_buffer_b_0_0_s.BIT_WIDTH_1=16;
defparam buffer_b_buffer_b_0_0_s.READ_MODE=1'b0;
defparam buffer_b_buffer_b_0_0_s.RESET_MODE="SYNC";
defparam buffer_b_buffer_b_0_0_s.BLK_SEL_0=3'b000;
defparam buffer_b_buffer_b_0_0_s.BLK_SEL_1=3'b000;
  ALU n153_s0 (
    .SUM(n153_1_SUM),
    .COUT(n153_3),
    .I0(read_pointer[0]),
    .I1(write_pointer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n153_s0.ALU_MODE=3;
  ALU n154_s0 (
    .SUM(n154_1_SUM),
    .COUT(n154_3),
    .I0(read_pointer[1]),
    .I1(write_pointer[1]),
    .I3(GND),
    .CIN(n153_3) 
);
defparam n154_s0.ALU_MODE=3;
  ALU n155_s0 (
    .SUM(n155_1_SUM),
    .COUT(n155_3),
    .I0(read_pointer[2]),
    .I1(write_pointer[2]),
    .I3(GND),
    .CIN(n154_3) 
);
defparam n155_s0.ALU_MODE=3;
  ALU n156_s0 (
    .SUM(n156_1_SUM),
    .COUT(n156_3),
    .I0(read_pointer[3]),
    .I1(write_pointer[3]),
    .I3(GND),
    .CIN(n155_3) 
);
defparam n156_s0.ALU_MODE=3;
  ALU n157_s0 (
    .SUM(n157_1_SUM),
    .COUT(n157_3),
    .I0(read_pointer[4]),
    .I1(write_pointer[4]),
    .I3(GND),
    .CIN(n156_3) 
);
defparam n157_s0.ALU_MODE=3;
  ALU n158_s0 (
    .SUM(n158_1_SUM),
    .COUT(n158_3),
    .I0(read_pointer[5]),
    .I1(write_pointer[5]),
    .I3(GND),
    .CIN(n157_3) 
);
defparam n158_s0.ALU_MODE=3;
  ALU n159_s0 (
    .SUM(n159_1_SUM),
    .COUT(n159_3),
    .I0(read_pointer[6]),
    .I1(write_pointer[6]),
    .I3(GND),
    .CIN(n158_3) 
);
defparam n159_s0.ALU_MODE=3;
  INV d_first_pong_s3 (
    .O(d_first_pong_7),
    .I(rst_PP) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ping_pong_buffer */
module adc_module (
  clk_PSRAM,
  clk_ADC_d,
  stop_acquisition,
  n1174_16,
  adc_out_d,
  fifo_wr,
  adc_data_Z
)
;
input clk_PSRAM;
input clk_ADC_d;
input stop_acquisition;
input n1174_16;
input [11:0] adc_out_d;
output fifo_wr;
output [11:0] adc_data_Z;
wire n8_3;
wire n68_4;
wire delay_counter_4_6;
wire sent_once_6;
wire delay_counter_4_7;
wire n102_5;
wire n55_26;
wire sent_once;
wire delay_end;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire n61_6;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(clk_ADC_d),
    .I1(sent_once),
    .I2(delay_end) 
);
defparam n8_s0.INIT=8'h10;
  LUT2 n68_s1 (
    .F(n68_4),
    .I0(stop_acquisition),
    .I1(n1174_16) 
);
defparam n68_s1.INIT=4'hB;
  LUT4 delay_counter_4_s2 (
    .F(delay_counter_4_6),
    .I0(delay_counter_4_7),
    .I1(delay_counter[3]),
    .I2(delay_counter[2]),
    .I3(delay_counter[4]) 
);
defparam delay_counter_4_s2.INIT=16'h00BF;
  LUT3 sent_once_s2 (
    .F(sent_once_6),
    .I0(fifo_wr),
    .I1(n68_4),
    .I2(clk_ADC_d) 
);
defparam sent_once_s2.INIT=8'h10;
  LUT2 delay_counter_4_s3 (
    .F(delay_counter_4_7),
    .I0(delay_counter[0]),
    .I1(delay_counter[1]) 
);
defparam delay_counter_4_s3.INIT=4'h1;
  LUT4 n102_s1 (
    .F(n102_5),
    .I0(n68_4),
    .I1(clk_ADC_d),
    .I2(sent_once),
    .I3(delay_end) 
);
defparam n102_s1.INIT=16'h0100;
  LUT4 n55_s16 (
    .F(n55_26),
    .I0(delay_counter_4_7),
    .I1(delay_counter[3]),
    .I2(delay_counter[2]),
    .I3(delay_counter[4]) 
);
defparam n55_s16.INIT=16'hFF40;
  DFFE adc_data_11_s0 (
    .Q(adc_data_Z[11]),
    .D(adc_out_d[11]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_10_s0 (
    .Q(adc_data_Z[10]),
    .D(adc_out_d[10]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_9_s0 (
    .Q(adc_data_Z[9]),
    .D(adc_out_d[9]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_8_s0 (
    .Q(adc_data_Z[8]),
    .D(adc_out_d[8]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_7_s0 (
    .Q(adc_data_Z[7]),
    .D(adc_out_d[7]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_6_s0 (
    .Q(adc_data_Z[6]),
    .D(adc_out_d[6]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_5_s0 (
    .Q(adc_data_Z[5]),
    .D(adc_out_d[5]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_4_s0 (
    .Q(adc_data_Z[4]),
    .D(adc_out_d[4]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_3_s0 (
    .Q(adc_data_Z[3]),
    .D(adc_out_d[3]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_2_s0 (
    .Q(adc_data_Z[2]),
    .D(adc_out_d[2]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_1_s0 (
    .Q(adc_data_Z[1]),
    .D(adc_out_d[1]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_0_s0 (
    .Q(adc_data_Z[0]),
    .D(adc_out_d[0]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFSE sent_once_s0 (
    .Q(sent_once),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(sent_once_6),
    .SET(n102_5) 
);
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_ADC_d),
    .CE(n55_26),
    .RESET(n68_4) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n57_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_4) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n58_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_4) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n59_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_4) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n60_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_4) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFRE delay_counter_0_s0 (
    .Q(delay_counter[0]),
    .D(n61_6),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_6),
    .RESET(n68_4) 
);
defparam delay_counter_0_s0.INIT=1'b0;
  DFFR adc_ready_s0 (
    .Q(fifo_wr),
    .D(n8_3),
    .CLK(clk_PSRAM),
    .RESET(n68_4) 
);
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  INV n61_s2 (
    .O(n61_6),
    .I(delay_counter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module fifo_adc (
  clk_PSRAM,
  fifo_wr,
  fifo_rst,
  fifo_rd_Z,
  adc_data_Z,
  fifo_empty,
  half_full_d,
  fifo_out
)
;
input clk_PSRAM;
input fifo_wr;
input fifo_rst;
input fifo_rd_Z;
input [11:0] adc_data_Z;
output fifo_empty;
output half_full_d;
output [11:0] fifo_out;
wire n168_3;
wire half_full_5;
wire half_full_6;
wire count_6_10;
wire n70_5;
wire n25_6;
wire n45_12;
wire n70_1_4;
wire n124_2;
wire n124_1_1;
wire n123_2;
wire n123_1_1;
wire n122_2;
wire n122_1_1;
wire n121_2;
wire n121_1_1;
wire n120_2;
wire n120_1_1;
wire n119_2;
wire n119_1_1;
wire n118_2;
wire n118_1_0_COUT;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_0_COUT;
wire n15_6;
wire [6:0] wr_ptr;
wire [6:0] rd_ptr;
wire [6:0] count;
wire [31:12] DO;
wire VCC;
wire GND;
  LUT2 n168_s0 (
    .F(n168_3),
    .I0(count[6]),
    .I1(half_full_5) 
);
defparam n168_s0.INIT=4'h4;
  LUT4 half_full_s3 (
    .F(half_full_5),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(half_full_6) 
);
defparam half_full_s3.INIT=16'h0100;
  LUT3 half_full_s4 (
    .F(half_full_6),
    .I0(count[3]),
    .I1(count[4]),
    .I2(count[5]) 
);
defparam half_full_s4.INIT=8'h01;
  LUT3 count_6_s4 (
    .F(count_6_10),
    .I0(fifo_wr),
    .I1(fifo_empty),
    .I2(fifo_rd_Z) 
);
defparam count_6_s4.INIT=8'h9A;
  LUT3 n70_s1 (
    .F(n70_5),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_wr) 
);
defparam n70_s1.INIT=8'hB0;
  LUT2 n25_s2 (
    .F(n25_6),
    .I0(fifo_empty),
    .I1(fifo_rd_Z) 
);
defparam n25_s2.INIT=4'h4;
  LUT3 n45_s5 (
    .F(n45_12),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(rd_ptr[0]) 
);
defparam n45_s5.INIT=8'hB4;
  LUT3 n70_1_s1 (
    .F(n70_1_4),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_wr) 
);
defparam n70_1_s1.INIT=8'h4F;
  DFFRE wr_ptr_5_s0 (
    .Q(wr_ptr[5]),
    .D(n10_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_5_s0.INIT=1'b0;
  DFFRE wr_ptr_4_s0 (
    .Q(wr_ptr[4]),
    .D(n11_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_4_s0.INIT=1'b0;
  DFFRE wr_ptr_3_s0 (
    .Q(wr_ptr[3]),
    .D(n12_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_3_s0.INIT=1'b0;
  DFFRE wr_ptr_2_s0 (
    .Q(wr_ptr[2]),
    .D(n13_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_2_s0.INIT=1'b0;
  DFFRE wr_ptr_1_s0 (
    .Q(wr_ptr[1]),
    .D(n14_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_1_s0.INIT=1'b0;
  DFFRE wr_ptr_0_s0 (
    .Q(wr_ptr[0]),
    .D(n15_6),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_0_s0.INIT=1'b0;
  DFFRE rd_ptr_6_s0 (
    .Q(rd_ptr[6]),
    .D(n39_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_6_s0.INIT=1'b0;
  DFFRE rd_ptr_5_s0 (
    .Q(rd_ptr[5]),
    .D(n40_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_5_s0.INIT=1'b0;
  DFFRE rd_ptr_4_s0 (
    .Q(rd_ptr[4]),
    .D(n41_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_4_s0.INIT=1'b0;
  DFFRE rd_ptr_3_s0 (
    .Q(rd_ptr[3]),
    .D(n42_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_3_s0.INIT=1'b0;
  DFFRE rd_ptr_2_s0 (
    .Q(rd_ptr[2]),
    .D(n43_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_2_s0.INIT=1'b0;
  DFFRE rd_ptr_1_s0 (
    .Q(rd_ptr[1]),
    .D(n44_1),
    .CLK(clk_PSRAM),
    .CE(n25_6),
    .RESET(fifo_rst) 
);
defparam rd_ptr_1_s0.INIT=1'b0;
  DFFRE wr_ptr_6_s0 (
    .Q(wr_ptr[6]),
    .D(n9_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr),
    .RESET(fifo_rst) 
);
defparam wr_ptr_6_s0.INIT=1'b0;
  DFFS empty_s1 (
    .Q(fifo_empty),
    .D(n168_3),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam empty_s1.INIT=1'b1;
  DFFRE count_6_s1 (
    .Q(count[6]),
    .D(n118_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_6_s1.INIT=1'b0;
  DFFRE count_5_s1 (
    .Q(count[5]),
    .D(n119_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_5_s1.INIT=1'b0;
  DFFRE count_4_s1 (
    .Q(count[4]),
    .D(n120_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_4_s1.INIT=1'b0;
  DFFRE count_3_s1 (
    .Q(count[3]),
    .D(n121_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_3_s1.INIT=1'b0;
  DFFRE count_2_s1 (
    .Q(count[2]),
    .D(n122_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_2_s1.INIT=1'b0;
  DFFRE count_1_s1 (
    .Q(count[1]),
    .D(n123_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_1_s1.INIT=1'b0;
  DFFRE count_0_s1 (
    .Q(count[0]),
    .D(n124_2),
    .CLK(clk_PSRAM),
    .CE(count_6_10),
    .RESET(fifo_rst) 
);
defparam count_0_s1.INIT=1'b0;
  DFFR half_full_s1 (
    .Q(half_full_d),
    .D(count[6]),
    .CLK(clk_PSRAM),
    .RESET(half_full_5) 
);
  DFFR rd_ptr_0_s3 (
    .Q(rd_ptr[0]),
    .D(n45_12),
    .CLK(clk_PSRAM),
    .RESET(fifo_rst) 
);
defparam rd_ptr_0_s3.INIT=1'b0;
  SDPB fifo_mem_fifo_mem_0_0_s (
    .DO({DO[31:12],fifo_out[11:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_data_Z[11:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,wr_ptr[6:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,rd_ptr[6:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(fifo_wr),
    .CEB(n25_6),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(fifo_rst) 
);
defparam fifo_mem_fifo_mem_0_0_s.BIT_WIDTH_0=16;
defparam fifo_mem_fifo_mem_0_0_s.BIT_WIDTH_1=16;
defparam fifo_mem_fifo_mem_0_0_s.READ_MODE=1'b0;
defparam fifo_mem_fifo_mem_0_0_s.RESET_MODE="SYNC";
defparam fifo_mem_fifo_mem_0_0_s.BLK_SEL_0=3'b000;
defparam fifo_mem_fifo_mem_0_0_s.BLK_SEL_1=3'b000;
  ALU n124_1_s (
    .SUM(n124_2),
    .COUT(n124_1_1),
    .I0(count[0]),
    .I1(VCC),
    .I3(n70_5),
    .CIN(n70_1_4) 
);
defparam n124_1_s.ALU_MODE=2;
  ALU n123_1_s (
    .SUM(n123_2),
    .COUT(n123_1_1),
    .I0(count[1]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n124_1_1) 
);
defparam n123_1_s.ALU_MODE=2;
  ALU n122_1_s (
    .SUM(n122_2),
    .COUT(n122_1_1),
    .I0(count[2]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n123_1_1) 
);
defparam n122_1_s.ALU_MODE=2;
  ALU n121_1_s (
    .SUM(n121_2),
    .COUT(n121_1_1),
    .I0(count[3]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n122_1_1) 
);
defparam n121_1_s.ALU_MODE=2;
  ALU n120_1_s (
    .SUM(n120_2),
    .COUT(n120_1_1),
    .I0(count[4]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n121_1_1) 
);
defparam n120_1_s.ALU_MODE=2;
  ALU n119_1_s (
    .SUM(n119_2),
    .COUT(n119_1_1),
    .I0(count[5]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n120_1_1) 
);
defparam n119_1_s.ALU_MODE=2;
  ALU n118_1_s (
    .SUM(n118_2),
    .COUT(n118_1_0_COUT),
    .I0(count[6]),
    .I1(GND),
    .I3(n70_5),
    .CIN(n119_1_1) 
);
defparam n118_1_s.ALU_MODE=2;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(wr_ptr[1]),
    .I1(wr_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(wr_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(wr_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wr_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wr_ptr[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(wr_ptr[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(rd_ptr[1]),
    .I1(rd_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(rd_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(rd_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(rd_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(rd_ptr[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_0_COUT),
    .I0(rd_ptr[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  INV n15_s2 (
    .O(n15_6),
    .I(wr_ptr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fifo_adc */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire n5_4;
wire n6_4;
wire [6:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(n5_4) 
);
defparam n5_s0.INIT=16'h0100;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(shift[0]),
    .I2(shift[1]),
    .I3(shift[2]) 
);
defparam n6_s0.INIT=16'h8000;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n5_s1.INIT=16'h0001;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n6_s1.INIT=16'h8000;
  DFF shift_5_s0 (
    .Q(shift[5]),
    .D(shift[4]),
    .CLK(clk_PSRAM) 
);
  DFF shift_4_s0 (
    .Q(shift[4]),
    .D(shift[3]),
    .CLK(clk_PSRAM) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_6_s0 (
    .Q(shift[6]),
    .D(shift[5]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  clk_ADC,
  adc_out,
  adc_OTR,
  mem_sio,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  fifo_full,
  half_full,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output clk_ADC;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output fifo_full;
output half_full;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire n939_3;
wire n1172_5;
wire uart_start_6;
wire com_start_7;
wire process_1_12;
wire i_21_8;
wire bypass_7;
wire led_rgb_0_10;
wire d_fifo_out_11_8;
wire address_PP_22_8;
wire en_write_PP_8;
wire n1181_21;
wire n1185_19;
wire n1186_22;
wire n1187_22;
wire n1314_10;
wire n1319_10;
wire n1469_12;
wire n1471_12;
wire n1473_12;
wire n1475_12;
wire n1477_12;
wire n1479_12;
wire n1481_12;
wire n1483_12;
wire n1485_12;
wire n1487_12;
wire n1489_12;
wire n1491_12;
wire n1493_12;
wire n1495_12;
wire n1497_12;
wire n1499_12;
wire n1501_12;
wire n1503_12;
wire n1505_12;
wire n1507_12;
wire n1509_12;
wire n1511_12;
wire n1513_12;
wire n1515_12;
wire n1225_15;
wire n1223_16;
wire n1221_15;
wire n318_10;
wire n320_10;
wire n324_10;
wire n326_10;
wire n328_10;
wire n334_10;
wire n338_10;
wire n340_10;
wire n263_14;
wire n265_13;
wire n267_13;
wire n269_13;
wire n271_13;
wire n273_13;
wire n275_13;
wire n277_13;
wire n279_13;
wire n281_13;
wire n283_13;
wire n285_13;
wire n287_13;
wire n289_13;
wire n291_13;
wire n293_13;
wire n295_13;
wire n297_13;
wire n299_13;
wire n301_13;
wire n303_13;
wire n305_13;
wire n1463_12;
wire n1517_14;
wire n1519_14;
wire n1521_14;
wire n1523_14;
wire n1525_14;
wire n1527_14;
wire n1529_14;
wire n1531_14;
wire n1533_14;
wire n1535_14;
wire n1537_14;
wire n1539_14;
wire n1541_14;
wire n1543_14;
wire n1545_14;
wire n1547_14;
wire n1549_14;
wire n1551_14;
wire n1553_14;
wire n1555_14;
wire n1557_14;
wire n1559_14;
wire n1083_5;
wire read_0_6;
wire i_21_10;
wire buttons_pressed_1_8;
wire i_pivot_21_8;
wire stop_acquisition_8;
wire fifo_rst_8;
wire burst_mode_8;
wire rst_PP_8;
wire n762_5;
wire n761_5;
wire n760_5;
wire n759_5;
wire n758_5;
wire n757_5;
wire n756_5;
wire n755_5;
wire n754_5;
wire n753_5;
wire n752_5;
wire n751_5;
wire n750_5;
wire n749_5;
wire n748_5;
wire n747_5;
wire n746_5;
wire n745_5;
wire n744_5;
wire n743_5;
wire n742_5;
wire n740_5;
wire n739_5;
wire n738_5;
wire n737_5;
wire n736_5;
wire n735_5;
wire n734_5;
wire n733_5;
wire n732_5;
wire n731_5;
wire n730_5;
wire n729_5;
wire n728_5;
wire n727_5;
wire n726_5;
wire n725_5;
wire n724_5;
wire n723_5;
wire n722_5;
wire n721_5;
wire n720_5;
wire n765_5;
wire n764_5;
wire n763_5;
wire n766_5;
wire n571_5;
wire n570_5;
wire n569_5;
wire n568_5;
wire n567_5;
wire n566_5;
wire n565_5;
wire n564_5;
wire n563_5;
wire n562_5;
wire n561_5;
wire n560_5;
wire n559_5;
wire n558_5;
wire n557_5;
wire n556_5;
wire n555_5;
wire n554_5;
wire n553_5;
wire n552_5;
wire n551_5;
wire n550_5;
wire n414_5;
wire n919_5;
wire n918_5;
wire n917_5;
wire n916_5;
wire n914_5;
wire n913_5;
wire n911_5;
wire n910_5;
wire n909_5;
wire n908_5;
wire n907_5;
wire n906_5;
wire n905_5;
wire n904_5;
wire n903_5;
wire n902_5;
wire n901_5;
wire n900_5;
wire n899_5;
wire n892_5;
wire n891_5;
wire n890_5;
wire n889_5;
wire n888_5;
wire n887_5;
wire n886_5;
wire n885_5;
wire n884_5;
wire n883_5;
wire n882_5;
wire n881_5;
wire n880_5;
wire n879_5;
wire n878_5;
wire n877_5;
wire n1219_18;
wire n1217_18;
wire n1215_18;
wire n1213_18;
wire n1211_18;
wire n1209_18;
wire n1207_18;
wire n1205_18;
wire n1203_18;
wire n1201_18;
wire n1199_18;
wire n1197_18;
wire n1195_18;
wire n1193_18;
wire n1191_18;
wire n1189_18;
wire n1174_6;
wire n257_4;
wire n1151_5;
wire uart_start_7;
wire address_PP_22_9;
wire en_write_PP_9;
wire en_write_PP_10;
wire en_write_PP_11;
wire en_read_PP_9;
wire n1181_22;
wire n1181_23;
wire n1185_20;
wire n1186_23;
wire n1186_24;
wire n1187_23;
wire n1187_24;
wire n1225_16;
wire n1225_17;
wire n1223_17;
wire n1517_15;
wire n1517_16;
wire n1519_15;
wire n1521_15;
wire n1523_15;
wire n1523_16;
wire n1525_15;
wire n1527_15;
wire n1529_15;
wire n1531_15;
wire n1533_15;
wire n1535_15;
wire n1537_15;
wire n1539_15;
wire n1543_15;
wire n1545_15;
wire n1547_15;
wire n1549_15;
wire n1551_15;
wire n1553_15;
wire n1555_15;
wire n1557_15;
wire n765_6;
wire n763_6;
wire n763_7;
wire n763_8;
wire n917_6;
wire n916_6;
wire n915_6;
wire n912_6;
wire n910_6;
wire n908_6;
wire n907_6;
wire n906_6;
wire n905_6;
wire n904_6;
wire n902_6;
wire n899_6;
wire n892_6;
wire n891_6;
wire n889_6;
wire n888_6;
wire n887_6;
wire n886_6;
wire n883_6;
wire n882_6;
wire n881_6;
wire n879_6;
wire n878_6;
wire n1219_19;
wire n1217_19;
wire n1215_19;
wire n1213_19;
wire n1211_19;
wire n1209_19;
wire n1207_19;
wire n1205_19;
wire n1203_19;
wire n1201_19;
wire n1199_19;
wire n1197_19;
wire n1195_19;
wire n1193_19;
wire n1191_19;
wire n1189_19;
wire address_PP_22_12;
wire address_PP_22_13;
wire en_write_PP_13;
wire en_write_PP_14;
wire en_write_PP_15;
wire en_write_PP_16;
wire en_write_PP_17;
wire en_write_PP_18;
wire en_write_PP_19;
wire en_write_PP_20;
wire en_write_PP_21;
wire en_write_PP_22;
wire en_write_PP_23;
wire en_write_PP_24;
wire n1181_25;
wire n1187_25;
wire n1187_26;
wire n1517_19;
wire n1521_17;
wire n1527_16;
wire n1535_17;
wire n1537_16;
wire n1539_16;
wire n1547_16;
wire n763_9;
wire n763_10;
wire n763_11;
wire n763_12;
wire n913_7;
wire n912_7;
wire n908_7;
wire n907_7;
wire n906_7;
wire n904_7;
wire n901_7;
wire n887_7;
wire n883_7;
wire address_PP_22_14;
wire address_PP_22_15;
wire en_write_PP_25;
wire en_write_PP_26;
wire en_write_PP_27;
wire en_write_PP_28;
wire en_write_PP_29;
wire en_write_PP_30;
wire en_write_PP_31;
wire en_write_PP_32;
wire en_write_PP_33;
wire en_write_PP_34;
wire en_write_PP_35;
wire en_write_PP_36;
wire en_write_PP_37;
wire n1181_26;
wire n1187_27;
wire n1187_28;
wire en_write_PP_38;
wire n1187_29;
wire n1187_30;
wire n1187_31;
wire n1517_21;
wire n1521_19;
wire n878_9;
wire n913_9;
wire address_PP_22_17;
wire n901_9;
wire n915_8;
wire n1562_15;
wire n1535_19;
wire n1541_17;
wire n909_8;
wire n912_9;
wire n1181_28;
wire n1086_6;
wire n1152_6;
wire n1151_7;
wire n336_14;
wire n332_14;
wire n330_14;
wire n322_14;
wire n257_6;
wire address_PP_22_19;
wire n1177_7;
wire n1174_14;
wire n1840_16;
wire n1564_15;
wire en_read_PP_13;
wire n719_8;
wire n741_7;
wire n263_20;
wire n256_14;
wire n256_16;
wire n1174_16;
wire n1564_19;
wire n2612_5;
wire n1841_10;
wire en_write_PP_40;
wire n1517_23;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1813_3;
wire n1814_3;
wire n1815_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_3;
wire n1820_3;
wire n1821_3;
wire n1824_3;
wire com_start;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire fifo_rst;
wire burst_mode;
wire en_write_PP;
wire rst_PP;
wire write_clk_PP;
wire read_clk_PP;
wire d_first_pong;
wire send_uart;
wire uart_start;
wire quad_start_mcu;
wire next_step;
wire n1806_5;
wire n1809_5;
wire en_read_PP;
wire n427_28_SUM;
wire n427_32;
wire n427_29_SUM;
wire n427_34;
wire n427_30_SUM;
wire n427_36;
wire n427_31_SUM;
wire n427_38;
wire n427_32_SUM;
wire n427_40;
wire n427_33_SUM;
wire n427_42;
wire n427_34_SUM;
wire n427_44;
wire n427_35_SUM;
wire n427_46;
wire n427_36_SUM;
wire n427_48;
wire n427_37_SUM;
wire n427_50;
wire n427_38_SUM;
wire n427_52;
wire n427_39_SUM;
wire n427_54;
wire n429_27_SUM;
wire n429_30;
wire n429_28_SUM;
wire n429_32;
wire n429_29_SUM;
wire n429_34;
wire n429_30_SUM;
wire n429_36;
wire n429_31_SUM;
wire n429_38;
wire n429_32_SUM;
wire n429_40;
wire n429_33_SUM;
wire n429_42;
wire n429_34_SUM;
wire n429_44;
wire n429_35_SUM;
wire n429_46;
wire n429_36_SUM;
wire n429_48;
wire n429_37_SUM;
wire n429_50;
wire n429_38_SUM;
wire n429_52;
wire n431_27_SUM;
wire n431_30;
wire n431_28_SUM;
wire n431_32;
wire n431_29_SUM;
wire n431_34;
wire n431_30_SUM;
wire n431_36;
wire n431_31_SUM;
wire n431_38;
wire n431_32_SUM;
wire n431_40;
wire n431_33_SUM;
wire n431_42;
wire n431_34_SUM;
wire n431_44;
wire n431_35_SUM;
wire n431_46;
wire n431_36_SUM;
wire n431_48;
wire n431_37_SUM;
wire n431_50;
wire n431_38_SUM;
wire n431_52;
wire n711_45_SUM;
wire n711_48;
wire n711_46_SUM;
wire n711_50;
wire n711_47_SUM;
wire n711_52;
wire n711_48_SUM;
wire n711_54;
wire n711_49_SUM;
wire n711_56;
wire n711_50_SUM;
wire n711_58;
wire n711_51_SUM;
wire n711_60;
wire n711_52_SUM;
wire n711_62;
wire n711_53_SUM;
wire n711_64;
wire n711_54_SUM;
wire n711_66;
wire n711_55_SUM;
wire n711_68;
wire n711_56_SUM;
wire n711_70;
wire n711_57_SUM;
wire n711_72;
wire n711_58_SUM;
wire n711_74;
wire n711_59_SUM;
wire n711_76;
wire n711_60_SUM;
wire n711_78;
wire n711_61_SUM;
wire n711_80;
wire n711_62_SUM;
wire n711_82;
wire n711_63_SUM;
wire n711_84;
wire n711_64_SUM;
wire n711_86;
wire n711_65_SUM;
wire n711_88;
wire n712_45_SUM;
wire n712_48;
wire n712_46_SUM;
wire n712_50;
wire n712_47_SUM;
wire n712_52;
wire n712_48_SUM;
wire n712_54;
wire n712_49_SUM;
wire n712_56;
wire n712_50_SUM;
wire n712_58;
wire n712_51_SUM;
wire n712_60;
wire n712_52_SUM;
wire n712_62;
wire n712_53_SUM;
wire n712_64;
wire n712_54_SUM;
wire n712_66;
wire n712_55_SUM;
wire n712_68;
wire n712_56_SUM;
wire n712_70;
wire n712_57_SUM;
wire n712_72;
wire n712_58_SUM;
wire n712_74;
wire n712_59_SUM;
wire n712_76;
wire n712_60_SUM;
wire n712_78;
wire n712_61_SUM;
wire n712_80;
wire n712_62_SUM;
wire n712_82;
wire n712_63_SUM;
wire n712_84;
wire n712_64_SUM;
wire n712_86;
wire n712_65_SUM;
wire n712_88;
wire n712_66_SUM;
wire n712_90;
wire n714_45_SUM;
wire n714_48;
wire n714_46_SUM;
wire n714_50;
wire n714_47_SUM;
wire n714_52;
wire n714_48_SUM;
wire n714_54;
wire n714_49_SUM;
wire n714_56;
wire n714_50_SUM;
wire n714_58;
wire n714_51_SUM;
wire n714_60;
wire n714_52_SUM;
wire n714_62;
wire n714_53_SUM;
wire n714_64;
wire n714_54_SUM;
wire n714_66;
wire n714_55_SUM;
wire n714_68;
wire n714_56_SUM;
wire n714_70;
wire n714_57_SUM;
wire n714_72;
wire n714_58_SUM;
wire n714_74;
wire n714_59_SUM;
wire n714_76;
wire n714_60_SUM;
wire n714_78;
wire n714_61_SUM;
wire n714_80;
wire n714_62_SUM;
wire n714_82;
wire n714_63_SUM;
wire n714_84;
wire n714_64_SUM;
wire n714_86;
wire n714_65_SUM;
wire n714_88;
wire n714_66_SUM;
wire n714_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire n479_2;
wire n479_3;
wire n478_2;
wire n478_3;
wire n477_2;
wire n477_3;
wire n476_2;
wire n476_3;
wire n475_2;
wire n475_3;
wire n474_2;
wire n474_3;
wire n473_2;
wire n473_3;
wire n472_2;
wire n472_3;
wire n471_2;
wire n471_3;
wire n470_2;
wire n470_3;
wire n469_2;
wire n469_3;
wire n468_2;
wire n468_3;
wire n467_2;
wire n467_3;
wire n466_2;
wire n466_3;
wire n465_2;
wire n465_3;
wire n464_2;
wire n464_3;
wire n463_2;
wire n463_3;
wire n462_2;
wire n462_3;
wire n461_2;
wire n461_3;
wire n460_2;
wire n460_3;
wire n459_2;
wire n459_3;
wire n458_2;
wire n458_0_COUT;
wire n708_2;
wire n708_3;
wire n707_2;
wire n707_3;
wire n706_2;
wire n706_3;
wire n705_2;
wire n705_3;
wire n704_2;
wire n704_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_3;
wire n695_2;
wire n695_3;
wire n694_2;
wire n694_3;
wire n693_2;
wire n693_3;
wire n692_2;
wire n692_3;
wire n691_2;
wire n691_3;
wire n690_2;
wire n690_3;
wire n689_2;
wire n689_3;
wire n688_2;
wire n688_3;
wire n246_5;
wire start_acquisition_7;
wire n244_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire clk_ADC_d;
wire qpi_on_Z;
wire mem_clk_enabled_d;
wire fifo_rd_Z;
wire write_ended;
wire prev_ended;
wire ended;
wire mem_ce_d;
wire mem_sio_0_5;
wire n28_6;
wire n27_6;
wire n26_6;
wire n29_8;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire stop_PP_Z;
wire read_cmp_Z;
wire read_PP_0_4;
wire read_PP_1_3;
wire read_PP_2_3;
wire read_PP_3_3;
wire read_PP_4_3;
wire read_PP_5_3;
wire read_PP_6_3;
wire read_PP_7_3;
wire read_PP_8_3;
wire read_PP_9_3;
wire read_PP_10_3;
wire read_PP_11_3;
wire read_PP_12_3;
wire read_PP_13_3;
wire read_PP_14_3;
wire read_PP_15_3;
wire read_PP_0_12;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n129_3;
wire n130_3;
wire n131_3;
wire n132_3;
wire n133_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n490_4;
wire read_pointer_6_10;
wire fifo_wr;
wire fifo_empty;
wire half_full_d;
wire buttonA_debounced;
wire [11:0] adc_out_d;
wire [3:0] mem_sio_in;
wire [2:0] process;
wire [15:0] read;
wire [21:0] i;
wire [22:7] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [11:0] d_fifo_out;
wire [11:0] d_fifo_out_1;
wire [22:1] address_PP;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [20:0] i_minus_i_pivot;
wire [15:0] data_out_Z;
wire [7:0] trigger_Z;
wire [12:0] threshold_Z;
wire [21:0] samples_after_Z;
wire [21:0] samples_before_Z;
wire [11:0] adc_data_Z;
wire [11:0] fifo_out;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IBUF adc_out_0_ibuf (
    .O(adc_out_d[0]),
    .I(adc_out[0]) 
);
  IBUF adc_out_1_ibuf (
    .O(adc_out_d[1]),
    .I(adc_out[1]) 
);
  IBUF adc_out_2_ibuf (
    .O(adc_out_d[2]),
    .I(adc_out[2]) 
);
  IBUF adc_out_3_ibuf (
    .O(adc_out_d[3]),
    .I(adc_out[3]) 
);
  IBUF adc_out_4_ibuf (
    .O(adc_out_d[4]),
    .I(adc_out[4]) 
);
  IBUF adc_out_5_ibuf (
    .O(adc_out_d[5]),
    .I(adc_out[5]) 
);
  IBUF adc_out_6_ibuf (
    .O(adc_out_d[6]),
    .I(adc_out[6]) 
);
  IBUF adc_out_7_ibuf (
    .O(adc_out_d[7]),
    .I(adc_out[7]) 
);
  IBUF adc_out_8_ibuf (
    .O(adc_out_d[8]),
    .I(adc_out[8]) 
);
  IBUF adc_out_9_ibuf (
    .O(adc_out_d[9]),
    .I(adc_out[9]) 
);
  IBUF adc_out_10_ibuf (
    .O(adc_out_d[10]),
    .I(adc_out[10]) 
);
  IBUF adc_out_11_ibuf (
    .O(adc_out_d[11]),
    .I(adc_out[11]) 
);
  IOBUF mem_sio_0_iobuf (
    .O(mem_sio_in[0]),
    .IO(mem_sio[0]),
    .I(n29_8),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_1_iobuf (
    .O(mem_sio_in[1]),
    .IO(mem_sio[1]),
    .I(n28_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_2_iobuf (
    .O(mem_sio_in[2]),
    .IO(mem_sio[2]),
    .I(n27_6),
    .OEN(mem_sio_0_5) 
);
  IOBUF mem_sio_3_iobuf (
    .O(mem_sio_in[3]),
    .IO(mem_sio[3]),
    .I(n26_6),
    .OEN(mem_sio_0_5) 
);
  OBUF clk_ADC_obuf (
    .O(clk_ADC),
    .I(clk_ADC_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF fifo_full_obuf (
    .O(fifo_full),
    .I(GND) 
);
  OBUF half_full_obuf (
    .O(half_full),
    .I(half_full_d) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 n939_s0 (
    .F(n939_3),
    .I0(com_start),
    .I1(next_step) 
);
defparam n939_s0.INIT=4'h8;
  LUT3 n1172_s2 (
    .F(n1172_5),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n1172_s2.INIT=8'h40;
  LUT4 uart_start_s2 (
    .F(uart_start_6),
    .I0(en_read_PP),
    .I1(n2612_5),
    .I2(n1151_5),
    .I3(uart_start_7) 
);
defparam uart_start_s2.INIT=16'h8000;
  LUT3 com_start_s3 (
    .F(com_start_7),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process_1_12) 
);
defparam com_start_s3.INIT=8'hB0;
  LUT3 process_3_s9 (
    .F(process_1_12),
    .I0(process[2]),
    .I1(process[0]),
    .I2(qpi_on_Z) 
);
defparam process_3_s9.INIT=8'h70;
  LUT3 i_21_s4 (
    .F(i_21_8),
    .I0(n1172_5),
    .I1(n1174_16),
    .I2(qpi_on_Z) 
);
defparam i_21_s4.INIT=8'hE0;
  LUT3 bypass_s3 (
    .F(bypass_7),
    .I0(n1172_5),
    .I1(n1177_7),
    .I2(qpi_on_Z) 
);
defparam bypass_s3.INIT=8'hE0;
  LUT3 led_rgb_0_s7 (
    .F(led_rgb_0_10),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process_1_12) 
);
defparam led_rgb_0_s7.INIT=8'hE0;
  LUT4 d_fifo_out_11_s4 (
    .F(d_fifo_out_11_8),
    .I0(start_acquisition),
    .I1(i_pivot_valid),
    .I2(n1172_5),
    .I3(i_21_8) 
);
defparam d_fifo_out_11_s4.INIT=16'hA300;
  LUT4 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(address_PP_22_9),
    .I1(address_PP_22_17),
    .I2(process[1]),
    .I3(address_PP_22_19) 
);
defparam address_PP_22_s4.INIT=16'hCA00;
  LUT4 en_write_PP_s4 (
    .F(en_write_PP_8),
    .I0(en_write_PP_9),
    .I1(en_write_PP_10),
    .I2(en_write_PP_11),
    .I3(en_write_PP_40) 
);
defparam en_write_PP_s4.INIT=16'hFF80;
  LUT4 n1181_s17 (
    .F(n1181_21),
    .I0(n1174_6),
    .I1(n1181_22),
    .I2(n1181_23),
    .I3(process[1]) 
);
defparam n1181_s17.INIT=16'h880F;
  LUT3 n1185_s15 (
    .F(n1185_19),
    .I0(n1172_5),
    .I1(start_acquisition),
    .I2(n1185_20) 
);
defparam n1185_s15.INIT=8'hF8;
  LUT4 n1186_s18 (
    .F(n1186_22),
    .I0(n1186_23),
    .I1(n1186_24),
    .I2(process[2]),
    .I3(process[0]) 
);
defparam n1186_s18.INIT=16'h03EC;
  LUT4 n1187_s18 (
    .F(n1187_22),
    .I0(process[1]),
    .I1(process[2]),
    .I2(n1187_23),
    .I3(n1187_24) 
);
defparam n1187_s18.INIT=16'h01FF;
  LUT4 n1314_s6 (
    .F(n1314_10),
    .I0(stop_acquisition),
    .I1(write_ended),
    .I2(i[0]),
    .I3(n1174_16) 
);
defparam n1314_s6.INIT=16'hB400;
  LUT3 n1319_s6 (
    .F(n1319_10),
    .I0(buttons_pressed[0]),
    .I1(buttonA_debounced),
    .I2(n1174_16) 
);
defparam n1319_s6.INIT=8'h60;
  LUT2 n1469_s8 (
    .F(n1469_12),
    .I0(i_pivot_valid),
    .I1(n318_10) 
);
defparam n1469_s8.INIT=4'h4;
  LUT2 n1471_s8 (
    .F(n1471_12),
    .I0(i_pivot_valid),
    .I1(n320_10) 
);
defparam n1471_s8.INIT=4'h4;
  LUT3 n1473_s8 (
    .F(n1473_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[9]),
    .I2(n1174_16) 
);
defparam n1473_s8.INIT=8'h40;
  LUT2 n1475_s8 (
    .F(n1475_12),
    .I0(i_pivot_valid),
    .I1(n324_10) 
);
defparam n1475_s8.INIT=4'h4;
  LUT2 n1477_s8 (
    .F(n1477_12),
    .I0(i_pivot_valid),
    .I1(n326_10) 
);
defparam n1477_s8.INIT=4'h4;
  LUT2 n1479_s8 (
    .F(n1479_12),
    .I0(i_pivot_valid),
    .I1(n328_10) 
);
defparam n1479_s8.INIT=4'h4;
  LUT3 n1481_s8 (
    .F(n1481_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[5]),
    .I2(n1174_16) 
);
defparam n1481_s8.INIT=8'h40;
  LUT3 n1483_s8 (
    .F(n1483_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[4]),
    .I2(n1174_16) 
);
defparam n1483_s8.INIT=8'h40;
  LUT2 n1485_s8 (
    .F(n1485_12),
    .I0(i_pivot_valid),
    .I1(n334_10) 
);
defparam n1485_s8.INIT=4'h4;
  LUT3 n1487_s8 (
    .F(n1487_12),
    .I0(i_pivot_valid),
    .I1(fifo_out[2]),
    .I2(n1174_16) 
);
defparam n1487_s8.INIT=8'h40;
  LUT2 n1489_s8 (
    .F(n1489_12),
    .I0(i_pivot_valid),
    .I1(n338_10) 
);
defparam n1489_s8.INIT=4'h4;
  LUT2 n1491_s8 (
    .F(n1491_12),
    .I0(i_pivot_valid),
    .I1(n340_10) 
);
defparam n1491_s8.INIT=4'h4;
  LUT3 n1493_s8 (
    .F(n1493_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[11]),
    .I2(n1174_16) 
);
defparam n1493_s8.INIT=8'h40;
  LUT3 n1495_s8 (
    .F(n1495_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[10]),
    .I2(n1174_16) 
);
defparam n1495_s8.INIT=8'h40;
  LUT3 n1497_s8 (
    .F(n1497_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[9]),
    .I2(n1174_16) 
);
defparam n1497_s8.INIT=8'h40;
  LUT3 n1499_s8 (
    .F(n1499_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[8]),
    .I2(n1174_16) 
);
defparam n1499_s8.INIT=8'h40;
  LUT3 n1501_s8 (
    .F(n1501_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[7]),
    .I2(n1174_16) 
);
defparam n1501_s8.INIT=8'h40;
  LUT3 n1503_s8 (
    .F(n1503_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[6]),
    .I2(n1174_16) 
);
defparam n1503_s8.INIT=8'h40;
  LUT3 n1505_s8 (
    .F(n1505_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[5]),
    .I2(n1174_16) 
);
defparam n1505_s8.INIT=8'h40;
  LUT3 n1507_s8 (
    .F(n1507_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[4]),
    .I2(n1174_16) 
);
defparam n1507_s8.INIT=8'h40;
  LUT3 n1509_s8 (
    .F(n1509_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[3]),
    .I2(n1174_16) 
);
defparam n1509_s8.INIT=8'h40;
  LUT3 n1511_s8 (
    .F(n1511_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[2]),
    .I2(n1174_16) 
);
defparam n1511_s8.INIT=8'h40;
  LUT3 n1513_s8 (
    .F(n1513_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[1]),
    .I2(n1174_16) 
);
defparam n1513_s8.INIT=8'h40;
  LUT3 n1515_s8 (
    .F(n1515_12),
    .I0(i_pivot_valid),
    .I1(d_fifo_out[0]),
    .I2(n1174_16) 
);
defparam n1515_s8.INIT=8'h40;
  LUT4 n1225_s11 (
    .F(n1225_15),
    .I0(led_rgb_d[0]),
    .I1(n1174_6),
    .I2(n1225_16),
    .I3(n1225_17) 
);
defparam n1225_s11.INIT=16'hFF80;
  LUT4 n1223_s12 (
    .F(n1223_16),
    .I0(n1185_20),
    .I1(led_rgb_d[1]),
    .I2(n1223_17),
    .I3(n1562_15) 
);
defparam n1223_s12.INIT=16'hFFF8;
  LUT4 n1221_s11 (
    .F(n1221_15),
    .I0(n1174_6),
    .I1(led_rgb_d[2]),
    .I2(n1562_15),
    .I3(n1187_24) 
);
defparam n1221_s11.INIT=16'hF8FF;
  LUT2 n318_s6 (
    .F(n318_10),
    .I0(fifo_out[11]),
    .I1(n1174_16) 
);
defparam n318_s6.INIT=4'h8;
  LUT2 n320_s6 (
    .F(n320_10),
    .I0(fifo_out[10]),
    .I1(n1174_16) 
);
defparam n320_s6.INIT=4'h8;
  LUT2 n324_s6 (
    .F(n324_10),
    .I0(fifo_out[8]),
    .I1(n1174_16) 
);
defparam n324_s6.INIT=4'h8;
  LUT2 n326_s6 (
    .F(n326_10),
    .I0(fifo_out[7]),
    .I1(n1174_16) 
);
defparam n326_s6.INIT=4'h8;
  LUT2 n328_s6 (
    .F(n328_10),
    .I0(fifo_out[6]),
    .I1(n1174_16) 
);
defparam n328_s6.INIT=4'h8;
  LUT2 n334_s6 (
    .F(n334_10),
    .I0(fifo_out[3]),
    .I1(n1174_16) 
);
defparam n334_s6.INIT=4'h8;
  LUT2 n338_s6 (
    .F(n338_10),
    .I0(fifo_out[1]),
    .I1(n1174_16) 
);
defparam n338_s6.INIT=4'h8;
  LUT2 n340_s6 (
    .F(n340_10),
    .I0(fifo_out[0]),
    .I1(n1174_16) 
);
defparam n340_s6.INIT=4'h8;
  LUT4 n263_s8 (
    .F(n263_14),
    .I0(address_acq[22]),
    .I1(address_PP[22]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n263_s8.INIT=16'hCA00;
  LUT4 n265_s8 (
    .F(n265_13),
    .I0(address_acq[21]),
    .I1(address_PP[21]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n265_s8.INIT=16'hCA00;
  LUT4 n267_s8 (
    .F(n267_13),
    .I0(address_acq[20]),
    .I1(address_PP[20]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n267_s8.INIT=16'hCA00;
  LUT4 n269_s8 (
    .F(n269_13),
    .I0(address_acq[19]),
    .I1(address_PP[19]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n269_s8.INIT=16'hCA00;
  LUT4 n271_s8 (
    .F(n271_13),
    .I0(address_acq[18]),
    .I1(address_PP[18]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n271_s8.INIT=16'hCA00;
  LUT4 n273_s8 (
    .F(n273_13),
    .I0(address_acq[17]),
    .I1(address_PP[17]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n273_s8.INIT=16'hCA00;
  LUT4 n275_s8 (
    .F(n275_13),
    .I0(address_acq[16]),
    .I1(address_PP[16]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n275_s8.INIT=16'hCA00;
  LUT4 n277_s8 (
    .F(n277_13),
    .I0(address_acq[15]),
    .I1(address_PP[15]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n277_s8.INIT=16'hCA00;
  LUT4 n279_s8 (
    .F(n279_13),
    .I0(address_acq[14]),
    .I1(address_PP[14]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n279_s8.INIT=16'hCA00;
  LUT4 n281_s8 (
    .F(n281_13),
    .I0(address_acq[13]),
    .I1(address_PP[13]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n281_s8.INIT=16'hCA00;
  LUT4 n283_s8 (
    .F(n283_13),
    .I0(address_acq[12]),
    .I1(address_PP[12]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n283_s8.INIT=16'hCA00;
  LUT4 n285_s8 (
    .F(n285_13),
    .I0(address_acq[11]),
    .I1(address_PP[11]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n285_s8.INIT=16'hCA00;
  LUT4 n287_s8 (
    .F(n287_13),
    .I0(address_acq[10]),
    .I1(address_PP[10]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n287_s8.INIT=16'hCA00;
  LUT4 n289_s8 (
    .F(n289_13),
    .I0(address_acq[9]),
    .I1(address_PP[9]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n289_s8.INIT=16'hCA00;
  LUT4 n291_s8 (
    .F(n291_13),
    .I0(address_acq[8]),
    .I1(address_PP[8]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n291_s8.INIT=16'hCA00;
  LUT4 n293_s8 (
    .F(n293_13),
    .I0(address_acq[7]),
    .I1(address_PP[7]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n293_s8.INIT=16'hCA00;
  LUT4 n295_s8 (
    .F(n295_13),
    .I0(i[5]),
    .I1(address_PP[6]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n295_s8.INIT=16'hCA00;
  LUT4 n297_s8 (
    .F(n297_13),
    .I0(i[4]),
    .I1(address_PP[5]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n297_s8.INIT=16'hCA00;
  LUT4 n299_s8 (
    .F(n299_13),
    .I0(i[3]),
    .I1(address_PP[4]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n299_s8.INIT=16'hCA00;
  LUT4 n301_s8 (
    .F(n301_13),
    .I0(i[2]),
    .I1(address_PP[3]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n301_s8.INIT=16'hCA00;
  LUT4 n303_s8 (
    .F(n303_13),
    .I0(i[1]),
    .I1(address_PP[2]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n303_s8.INIT=16'hCA00;
  LUT4 n305_s8 (
    .F(n305_13),
    .I0(i[0]),
    .I1(address_PP[1]),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n305_s8.INIT=16'hCA00;
  LUT4 n1463_s7 (
    .F(n1463_12),
    .I0(address_PP_22_17),
    .I1(bypass),
    .I2(n1177_7),
    .I3(n1172_5) 
);
defparam n1463_s7.INIT=16'hFF40;
  LUT4 n1517_s9 (
    .F(n1517_14),
    .I0(n1517_15),
    .I1(n458_2),
    .I2(n1517_16),
    .I3(n1517_23) 
);
defparam n1517_s9.INIT=16'hF888;
  LUT4 n1519_s9 (
    .F(n1519_14),
    .I0(n1517_15),
    .I1(n459_2),
    .I2(n1519_15),
    .I3(n1517_23) 
);
defparam n1519_s9.INIT=16'h8F88;
  LUT4 n1521_s9 (
    .F(n1521_14),
    .I0(n1517_15),
    .I1(n460_2),
    .I2(n1521_15),
    .I3(n1517_23) 
);
defparam n1521_s9.INIT=16'h8F88;
  LUT3 n1523_s9 (
    .F(n1523_14),
    .I0(n1517_23),
    .I1(n1523_15),
    .I2(n1523_16) 
);
defparam n1523_s9.INIT=8'hF2;
  LUT4 n1525_s9 (
    .F(n1525_14),
    .I0(n1517_15),
    .I1(n462_2),
    .I2(n1525_15),
    .I3(n1517_23) 
);
defparam n1525_s9.INIT=16'hF888;
  LUT4 n1527_s9 (
    .F(n1527_14),
    .I0(n1517_15),
    .I1(n463_2),
    .I2(n1527_15),
    .I3(n1517_23) 
);
defparam n1527_s9.INIT=16'hF888;
  LUT4 n1529_s9 (
    .F(n1529_14),
    .I0(n1517_15),
    .I1(n464_2),
    .I2(n1529_15),
    .I3(n1517_23) 
);
defparam n1529_s9.INIT=16'h8F88;
  LUT4 n1531_s9 (
    .F(n1531_14),
    .I0(n1517_15),
    .I1(n465_2),
    .I2(n1531_15),
    .I3(n1517_23) 
);
defparam n1531_s9.INIT=16'h8F88;
  LUT4 n1533_s9 (
    .F(n1533_14),
    .I0(n1517_15),
    .I1(n466_2),
    .I2(n1533_15),
    .I3(n1517_23) 
);
defparam n1533_s9.INIT=16'hF888;
  LUT4 n1535_s9 (
    .F(n1535_14),
    .I0(n1517_15),
    .I1(n467_2),
    .I2(n1535_15),
    .I3(n1517_23) 
);
defparam n1535_s9.INIT=16'h8F88;
  LUT3 n1537_s9 (
    .F(n1537_14),
    .I0(n1517_15),
    .I1(n468_2),
    .I2(n1537_15) 
);
defparam n1537_s9.INIT=8'hF8;
  LUT4 n1539_s9 (
    .F(n1539_14),
    .I0(n1517_15),
    .I1(n469_2),
    .I2(n1539_15),
    .I3(n1517_23) 
);
defparam n1539_s9.INIT=16'hF888;
  LUT4 n1541_s9 (
    .F(n1541_14),
    .I0(n1517_15),
    .I1(n470_2),
    .I2(n1541_17),
    .I3(n1517_23) 
);
defparam n1541_s9.INIT=16'hF888;
  LUT4 n1543_s9 (
    .F(n1543_14),
    .I0(n1517_15),
    .I1(n471_2),
    .I2(n1543_15),
    .I3(n1517_23) 
);
defparam n1543_s9.INIT=16'hF888;
  LUT4 n1545_s9 (
    .F(n1545_14),
    .I0(n1517_15),
    .I1(n472_2),
    .I2(n1545_15),
    .I3(n1517_23) 
);
defparam n1545_s9.INIT=16'hF888;
  LUT4 n1547_s9 (
    .F(n1547_14),
    .I0(n1517_15),
    .I1(n473_2),
    .I2(n1547_15),
    .I3(n1517_23) 
);
defparam n1547_s9.INIT=16'hF888;
  LUT4 n1549_s9 (
    .F(n1549_14),
    .I0(n1517_15),
    .I1(n474_2),
    .I2(n1549_15),
    .I3(n1517_23) 
);
defparam n1549_s9.INIT=16'hF888;
  LUT4 n1551_s9 (
    .F(n1551_14),
    .I0(n1517_15),
    .I1(n475_2),
    .I2(n1551_15),
    .I3(n1517_23) 
);
defparam n1551_s9.INIT=16'hF888;
  LUT4 n1553_s9 (
    .F(n1553_14),
    .I0(n1517_15),
    .I1(n476_2),
    .I2(n1553_15),
    .I3(n1517_23) 
);
defparam n1553_s9.INIT=16'hF888;
  LUT4 n1555_s9 (
    .F(n1555_14),
    .I0(n1517_15),
    .I1(n477_2),
    .I2(n1555_15),
    .I3(n1517_23) 
);
defparam n1555_s9.INIT=16'hF888;
  LUT4 n1557_s9 (
    .F(n1557_14),
    .I0(n1517_15),
    .I1(n478_2),
    .I2(n1557_15),
    .I3(n1517_23) 
);
defparam n1557_s9.INIT=16'hF888;
  LUT4 n1559_s9 (
    .F(n1559_14),
    .I0(n1517_15),
    .I1(n479_2),
    .I2(address_PP[1]),
    .I3(n1517_23) 
);
defparam n1559_s9.INIT=16'h8F88;
  LUT3 n1083_s1 (
    .F(n1083_5),
    .I0(uart_start_7),
    .I1(d_first_pong),
    .I2(en_read_PP) 
);
defparam n1083_s1.INIT=8'hB0;
  LUT4 read_15_s3 (
    .F(read_0_6),
    .I0(process[0]),
    .I1(next_step),
    .I2(process[1]),
    .I3(com_start_7) 
);
defparam read_15_s3.INIT=16'hF800;
  LUT4 i_21_s5 (
    .F(i_21_10),
    .I0(stop_acquisition),
    .I1(write_ended),
    .I2(n1174_16),
    .I3(i_21_8) 
);
defparam i_21_s5.INIT=16'h4F00;
  LUT3 buttons_pressed_1_s4 (
    .F(buttons_pressed_1_8),
    .I0(n1174_16),
    .I1(buttonA_debounced),
    .I2(i_21_8) 
);
defparam buttons_pressed_1_s4.INIT=8'hD0;
  LUT3 i_pivot_21_s4 (
    .F(i_pivot_21_8),
    .I0(address_PP_22_9),
    .I1(n1174_16),
    .I2(i_21_8) 
);
defparam i_pivot_21_s4.INIT=8'hB0;
  LUT3 stop_acquisition_s4 (
    .F(stop_acquisition_8),
    .I0(n1174_16),
    .I1(i_pivot_valid),
    .I2(i_21_8) 
);
defparam stop_acquisition_s4.INIT=8'hD0;
  LUT4 fifo_rst_s4 (
    .F(fifo_rst_8),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n1177_7),
    .I3(bypass_7) 
);
defparam fifo_rst_s4.INIT=16'h4F00;
  LUT3 burst_mode_s4 (
    .F(burst_mode_8),
    .I0(n1172_5),
    .I1(start_acquisition),
    .I2(bypass_7) 
);
defparam burst_mode_s4.INIT=8'hD0;
  LUT4 rst_PP_s4 (
    .F(rst_PP_8),
    .I0(n1186_23),
    .I1(process[1]),
    .I2(n1174_6),
    .I3(qpi_on_Z) 
);
defparam rst_PP_s4.INIT=16'hE000;
  LUT2 n762_s1 (
    .F(n762_5),
    .I0(n708_2),
    .I1(n1174_16) 
);
defparam n762_s1.INIT=4'h8;
  LUT2 n761_s1 (
    .F(n761_5),
    .I0(n707_2),
    .I1(n1174_16) 
);
defparam n761_s1.INIT=4'h8;
  LUT2 n760_s1 (
    .F(n760_5),
    .I0(n706_2),
    .I1(n1174_16) 
);
defparam n760_s1.INIT=4'h8;
  LUT2 n759_s1 (
    .F(n759_5),
    .I0(n705_2),
    .I1(n1174_16) 
);
defparam n759_s1.INIT=4'h8;
  LUT2 n758_s1 (
    .F(n758_5),
    .I0(n704_2),
    .I1(n1174_16) 
);
defparam n758_s1.INIT=4'h8;
  LUT2 n757_s1 (
    .F(n757_5),
    .I0(n703_2),
    .I1(n1174_16) 
);
defparam n757_s1.INIT=4'h8;
  LUT2 n756_s1 (
    .F(n756_5),
    .I0(n702_2),
    .I1(n1174_16) 
);
defparam n756_s1.INIT=4'h8;
  LUT2 n755_s1 (
    .F(n755_5),
    .I0(n701_2),
    .I1(n1174_16) 
);
defparam n755_s1.INIT=4'h8;
  LUT2 n754_s1 (
    .F(n754_5),
    .I0(n700_2),
    .I1(n1174_16) 
);
defparam n754_s1.INIT=4'h8;
  LUT2 n753_s1 (
    .F(n753_5),
    .I0(n699_2),
    .I1(n1174_16) 
);
defparam n753_s1.INIT=4'h8;
  LUT2 n752_s1 (
    .F(n752_5),
    .I0(n698_2),
    .I1(n1174_16) 
);
defparam n752_s1.INIT=4'h8;
  LUT2 n751_s1 (
    .F(n751_5),
    .I0(n697_2),
    .I1(n1174_16) 
);
defparam n751_s1.INIT=4'h8;
  LUT2 n750_s1 (
    .F(n750_5),
    .I0(n696_2),
    .I1(n1174_16) 
);
defparam n750_s1.INIT=4'h8;
  LUT2 n749_s1 (
    .F(n749_5),
    .I0(n695_2),
    .I1(n1174_16) 
);
defparam n749_s1.INIT=4'h8;
  LUT2 n748_s1 (
    .F(n748_5),
    .I0(n694_2),
    .I1(n1174_16) 
);
defparam n748_s1.INIT=4'h8;
  LUT2 n747_s1 (
    .F(n747_5),
    .I0(n693_2),
    .I1(n1174_16) 
);
defparam n747_s1.INIT=4'h8;
  LUT2 n746_s1 (
    .F(n746_5),
    .I0(n692_2),
    .I1(n1174_16) 
);
defparam n746_s1.INIT=4'h8;
  LUT2 n745_s1 (
    .F(n745_5),
    .I0(n691_2),
    .I1(n1174_16) 
);
defparam n745_s1.INIT=4'h8;
  LUT2 n744_s1 (
    .F(n744_5),
    .I0(n690_2),
    .I1(n1174_16) 
);
defparam n744_s1.INIT=4'h8;
  LUT2 n743_s1 (
    .F(n743_5),
    .I0(n689_2),
    .I1(n1174_16) 
);
defparam n743_s1.INIT=4'h8;
  LUT2 n742_s1 (
    .F(n742_5),
    .I0(n688_2),
    .I1(n1174_16) 
);
defparam n742_s1.INIT=4'h8;
  LUT2 n740_s1 (
    .F(n740_5),
    .I0(i_minus_i_pivot[0]),
    .I1(n1174_16) 
);
defparam n740_s1.INIT=4'h8;
  LUT2 n739_s1 (
    .F(n739_5),
    .I0(i_minus_i_pivot[1]),
    .I1(n1174_16) 
);
defparam n739_s1.INIT=4'h8;
  LUT2 n738_s1 (
    .F(n738_5),
    .I0(i_minus_i_pivot[2]),
    .I1(n1174_16) 
);
defparam n738_s1.INIT=4'h8;
  LUT2 n737_s1 (
    .F(n737_5),
    .I0(i_minus_i_pivot[3]),
    .I1(n1174_16) 
);
defparam n737_s1.INIT=4'h8;
  LUT2 n736_s1 (
    .F(n736_5),
    .I0(i_minus_i_pivot[4]),
    .I1(n1174_16) 
);
defparam n736_s1.INIT=4'h8;
  LUT2 n735_s1 (
    .F(n735_5),
    .I0(i_minus_i_pivot[5]),
    .I1(n1174_16) 
);
defparam n735_s1.INIT=4'h8;
  LUT2 n734_s1 (
    .F(n734_5),
    .I0(i_minus_i_pivot[6]),
    .I1(n1174_16) 
);
defparam n734_s1.INIT=4'h8;
  LUT2 n733_s1 (
    .F(n733_5),
    .I0(i_minus_i_pivot[7]),
    .I1(n1174_16) 
);
defparam n733_s1.INIT=4'h8;
  LUT2 n732_s1 (
    .F(n732_5),
    .I0(i_minus_i_pivot[8]),
    .I1(n1174_16) 
);
defparam n732_s1.INIT=4'h8;
  LUT2 n731_s1 (
    .F(n731_5),
    .I0(i_minus_i_pivot[9]),
    .I1(n1174_16) 
);
defparam n731_s1.INIT=4'h8;
  LUT2 n730_s1 (
    .F(n730_5),
    .I0(i_minus_i_pivot[10]),
    .I1(n1174_16) 
);
defparam n730_s1.INIT=4'h8;
  LUT2 n729_s1 (
    .F(n729_5),
    .I0(i_minus_i_pivot[11]),
    .I1(n1174_16) 
);
defparam n729_s1.INIT=4'h8;
  LUT2 n728_s1 (
    .F(n728_5),
    .I0(i_minus_i_pivot[12]),
    .I1(n1174_16) 
);
defparam n728_s1.INIT=4'h8;
  LUT2 n727_s1 (
    .F(n727_5),
    .I0(i_minus_i_pivot[13]),
    .I1(n1174_16) 
);
defparam n727_s1.INIT=4'h8;
  LUT2 n726_s1 (
    .F(n726_5),
    .I0(i_minus_i_pivot[14]),
    .I1(n1174_16) 
);
defparam n726_s1.INIT=4'h8;
  LUT2 n725_s1 (
    .F(n725_5),
    .I0(i_minus_i_pivot[15]),
    .I1(n1174_16) 
);
defparam n725_s1.INIT=4'h8;
  LUT2 n724_s1 (
    .F(n724_5),
    .I0(i_minus_i_pivot[16]),
    .I1(n1174_16) 
);
defparam n724_s1.INIT=4'h8;
  LUT2 n723_s1 (
    .F(n723_5),
    .I0(i_minus_i_pivot[17]),
    .I1(n1174_16) 
);
defparam n723_s1.INIT=4'h8;
  LUT2 n722_s1 (
    .F(n722_5),
    .I0(i_minus_i_pivot[18]),
    .I1(n1174_16) 
);
defparam n722_s1.INIT=4'h8;
  LUT2 n721_s1 (
    .F(n721_5),
    .I0(i_minus_i_pivot[19]),
    .I1(n1174_16) 
);
defparam n721_s1.INIT=4'h8;
  LUT2 n720_s1 (
    .F(n720_5),
    .I0(i_minus_i_pivot[20]),
    .I1(n1174_16) 
);
defparam n720_s1.INIT=4'h8;
  LUT3 n765_s1 (
    .F(n765_5),
    .I0(n714_90),
    .I1(n1174_16),
    .I2(n765_6) 
);
defparam n765_s1.INIT=8'h08;
  LUT3 n764_s1 (
    .F(n764_5),
    .I0(n765_6),
    .I1(n1174_16),
    .I2(n712_90) 
);
defparam n764_s1.INIT=8'h80;
  LUT4 n763_s1 (
    .F(n763_5),
    .I0(n763_6),
    .I1(n1174_16),
    .I2(n763_7),
    .I3(n763_8) 
);
defparam n763_s1.INIT=16'h8000;
  LUT4 n766_s1 (
    .F(n766_5),
    .I0(condition2_reg),
    .I1(condition3_reg),
    .I2(condition1_reg),
    .I3(n1174_16) 
);
defparam n766_s1.INIT=16'hFE00;
  LUT2 n571_s1 (
    .F(n571_5),
    .I0(i[0]),
    .I1(n1174_16) 
);
defparam n571_s1.INIT=4'h8;
  LUT2 n570_s1 (
    .F(n570_5),
    .I0(i[1]),
    .I1(n1174_16) 
);
defparam n570_s1.INIT=4'h8;
  LUT2 n569_s1 (
    .F(n569_5),
    .I0(i[2]),
    .I1(n1174_16) 
);
defparam n569_s1.INIT=4'h8;
  LUT2 n568_s1 (
    .F(n568_5),
    .I0(i[3]),
    .I1(n1174_16) 
);
defparam n568_s1.INIT=4'h8;
  LUT2 n567_s1 (
    .F(n567_5),
    .I0(i[4]),
    .I1(n1174_16) 
);
defparam n567_s1.INIT=4'h8;
  LUT2 n566_s1 (
    .F(n566_5),
    .I0(i[5]),
    .I1(n1174_16) 
);
defparam n566_s1.INIT=4'h8;
  LUT2 n565_s1 (
    .F(n565_5),
    .I0(i[6]),
    .I1(n1174_16) 
);
defparam n565_s1.INIT=4'h8;
  LUT2 n564_s1 (
    .F(n564_5),
    .I0(i[7]),
    .I1(n1174_16) 
);
defparam n564_s1.INIT=4'h8;
  LUT2 n563_s1 (
    .F(n563_5),
    .I0(i[8]),
    .I1(n1174_16) 
);
defparam n563_s1.INIT=4'h8;
  LUT2 n562_s1 (
    .F(n562_5),
    .I0(i[9]),
    .I1(n1174_16) 
);
defparam n562_s1.INIT=4'h8;
  LUT2 n561_s1 (
    .F(n561_5),
    .I0(i[10]),
    .I1(n1174_16) 
);
defparam n561_s1.INIT=4'h8;
  LUT2 n560_s1 (
    .F(n560_5),
    .I0(i[11]),
    .I1(n1174_16) 
);
defparam n560_s1.INIT=4'h8;
  LUT2 n559_s1 (
    .F(n559_5),
    .I0(i[12]),
    .I1(n1174_16) 
);
defparam n559_s1.INIT=4'h8;
  LUT2 n558_s1 (
    .F(n558_5),
    .I0(i[13]),
    .I1(n1174_16) 
);
defparam n558_s1.INIT=4'h8;
  LUT2 n557_s1 (
    .F(n557_5),
    .I0(i[14]),
    .I1(n1174_16) 
);
defparam n557_s1.INIT=4'h8;
  LUT2 n556_s1 (
    .F(n556_5),
    .I0(i[15]),
    .I1(n1174_16) 
);
defparam n556_s1.INIT=4'h8;
  LUT2 n555_s1 (
    .F(n555_5),
    .I0(i[16]),
    .I1(n1174_16) 
);
defparam n555_s1.INIT=4'h8;
  LUT2 n554_s1 (
    .F(n554_5),
    .I0(i[17]),
    .I1(n1174_16) 
);
defparam n554_s1.INIT=4'h8;
  LUT2 n553_s1 (
    .F(n553_5),
    .I0(i[18]),
    .I1(n1174_16) 
);
defparam n553_s1.INIT=4'h8;
  LUT2 n552_s1 (
    .F(n552_5),
    .I0(i[19]),
    .I1(n1174_16) 
);
defparam n552_s1.INIT=4'h8;
  LUT2 n551_s1 (
    .F(n551_5),
    .I0(i[20]),
    .I1(n1174_16) 
);
defparam n551_s1.INIT=4'h8;
  LUT2 n550_s1 (
    .F(n550_5),
    .I0(i[21]),
    .I1(n1174_16) 
);
defparam n550_s1.INIT=4'h8;
  LUT3 n414_s1 (
    .F(n414_5),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(n1174_16) 
);
defparam n414_s1.INIT=8'h60;
  LUT3 n919_s1 (
    .F(n919_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(n1174_16) 
);
defparam n919_s1.INIT=8'h60;
  LUT4 n918_s1 (
    .F(n918_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(n1174_16) 
);
defparam n918_s1.INIT=16'h7800;
  LUT3 n917_s1 (
    .F(n917_5),
    .I0(i[3]),
    .I1(n917_6),
    .I2(n1174_16) 
);
defparam n917_s1.INIT=8'h60;
  LUT3 n916_s1 (
    .F(n916_5),
    .I0(i[4]),
    .I1(n916_6),
    .I2(n1174_16) 
);
defparam n916_s1.INIT=8'h60;
  LUT4 n914_s1 (
    .F(n914_5),
    .I0(i[5]),
    .I1(n915_6),
    .I2(address_acq[7]),
    .I3(n1174_16) 
);
defparam n914_s1.INIT=16'h7800;
  LUT3 n913_s1 (
    .F(n913_5),
    .I0(address_acq[8]),
    .I1(n913_9),
    .I2(n1174_16) 
);
defparam n913_s1.INIT=8'h60;
  LUT4 n911_s1 (
    .F(n911_5),
    .I0(address_acq[9]),
    .I1(n912_6),
    .I2(address_acq[10]),
    .I3(n1174_16) 
);
defparam n911_s1.INIT=16'h7800;
  LUT4 n910_s1 (
    .F(n910_5),
    .I0(n910_6),
    .I1(n912_6),
    .I2(address_acq[11]),
    .I3(n1174_16) 
);
defparam n910_s1.INIT=16'h7800;
  LUT3 n909_s1 (
    .F(n909_5),
    .I0(n909_8),
    .I1(address_acq[12]),
    .I2(n1174_16) 
);
defparam n909_s1.INIT=8'h60;
  LUT3 n908_s1 (
    .F(n908_5),
    .I0(address_acq[13]),
    .I1(n908_6),
    .I2(n1174_16) 
);
defparam n908_s1.INIT=8'h60;
  LUT3 n907_s1 (
    .F(n907_5),
    .I0(address_acq[14]),
    .I1(n907_6),
    .I2(n1174_16) 
);
defparam n907_s1.INIT=8'h60;
  LUT3 n906_s1 (
    .F(n906_5),
    .I0(address_acq[15]),
    .I1(n906_6),
    .I2(n1174_16) 
);
defparam n906_s1.INIT=8'h60;
  LUT4 n905_s1 (
    .F(n905_5),
    .I0(n905_6),
    .I1(n907_6),
    .I2(address_acq[16]),
    .I3(n1174_16) 
);
defparam n905_s1.INIT=16'h7800;
  LUT3 n904_s1 (
    .F(n904_5),
    .I0(address_acq[17]),
    .I1(n904_6),
    .I2(n1174_16) 
);
defparam n904_s1.INIT=8'h60;
  LUT4 n903_s1 (
    .F(n903_5),
    .I0(address_acq[17]),
    .I1(n904_6),
    .I2(address_acq[18]),
    .I3(n1174_16) 
);
defparam n903_s1.INIT=16'h7800;
  LUT3 n902_s1 (
    .F(n902_5),
    .I0(n902_6),
    .I1(address_acq[19]),
    .I2(n1174_16) 
);
defparam n902_s1.INIT=8'h60;
  LUT3 n901_s1 (
    .F(n901_5),
    .I0(address_acq[20]),
    .I1(n901_9),
    .I2(n1174_16) 
);
defparam n901_s1.INIT=8'h60;
  LUT4 n900_s1 (
    .F(n900_5),
    .I0(address_acq[20]),
    .I1(n901_9),
    .I2(address_acq[21]),
    .I3(n1174_16) 
);
defparam n900_s1.INIT=16'h7800;
  LUT4 n899_s1 (
    .F(n899_5),
    .I0(n904_6),
    .I1(n899_6),
    .I2(address_acq[22]),
    .I3(n1174_16) 
);
defparam n899_s1.INIT=16'h7800;
  LUT3 n892_s1 (
    .F(n892_5),
    .I0(n892_6),
    .I1(i[6]),
    .I2(n1174_16) 
);
defparam n892_s1.INIT=8'h60;
  LUT3 n891_s1 (
    .F(n891_5),
    .I0(i[7]),
    .I1(n891_6),
    .I2(n1174_16) 
);
defparam n891_s1.INIT=8'h60;
  LUT4 n890_s1 (
    .F(n890_5),
    .I0(i[7]),
    .I1(n891_6),
    .I2(i[8]),
    .I3(n1174_16) 
);
defparam n890_s1.INIT=16'h7800;
  LUT3 n889_s1 (
    .F(n889_5),
    .I0(n889_6),
    .I1(i[9]),
    .I2(n1174_16) 
);
defparam n889_s1.INIT=8'h60;
  LUT3 n888_s1 (
    .F(n888_5),
    .I0(n888_6),
    .I1(i[10]),
    .I2(n1174_16) 
);
defparam n888_s1.INIT=8'h60;
  LUT4 n887_s1 (
    .F(n887_5),
    .I0(n916_6),
    .I1(n887_6),
    .I2(i[11]),
    .I3(n1174_16) 
);
defparam n887_s1.INIT=16'h7800;
  LUT3 n886_s1 (
    .F(n886_5),
    .I0(i[12]),
    .I1(n886_6),
    .I2(n1174_16) 
);
defparam n886_s1.INIT=8'h60;
  LUT3 n885_s1 (
    .F(n885_5),
    .I0(i[13]),
    .I1(n883_7),
    .I2(n1174_16) 
);
defparam n885_s1.INIT=8'h60;
  LUT4 n884_s1 (
    .F(n884_5),
    .I0(i[13]),
    .I1(n883_7),
    .I2(i[14]),
    .I3(n1174_16) 
);
defparam n884_s1.INIT=16'h7800;
  LUT3 n883_s1 (
    .F(n883_5),
    .I0(n883_6),
    .I1(i[15]),
    .I2(n1174_16) 
);
defparam n883_s1.INIT=8'h60;
  LUT4 n882_s1 (
    .F(n882_5),
    .I0(n883_7),
    .I1(n882_6),
    .I2(i[16]),
    .I3(n1174_16) 
);
defparam n882_s1.INIT=16'h7800;
  LUT3 n881_s1 (
    .F(n881_5),
    .I0(i[17]),
    .I1(n881_6),
    .I2(n1174_16) 
);
defparam n881_s1.INIT=8'h60;
  LUT4 n880_s1 (
    .F(n880_5),
    .I0(i[17]),
    .I1(n881_6),
    .I2(i[18]),
    .I3(n1174_16) 
);
defparam n880_s1.INIT=16'h7800;
  LUT4 n879_s1 (
    .F(n879_5),
    .I0(n881_6),
    .I1(n879_6),
    .I2(i[19]),
    .I3(n1174_16) 
);
defparam n879_s1.INIT=16'h7800;
  LUT3 n878_s1 (
    .F(n878_5),
    .I0(i[20]),
    .I1(n878_6),
    .I2(n1174_16) 
);
defparam n878_s1.INIT=8'h60;
  LUT4 n877_s1 (
    .F(n877_5),
    .I0(i[20]),
    .I1(n878_6),
    .I2(i[21]),
    .I3(n1174_16) 
);
defparam n877_s1.INIT=16'h7800;
  LUT4 n1219_s12 (
    .F(n1219_18),
    .I0(data_out_Z[0]),
    .I1(n257_4),
    .I2(n1219_19),
    .I3(n1177_7) 
);
defparam n1219_s12.INIT=16'hF888;
  LUT4 n1217_s12 (
    .F(n1217_18),
    .I0(data_out_Z[1]),
    .I1(n257_4),
    .I2(n1217_19),
    .I3(n1177_7) 
);
defparam n1217_s12.INIT=16'hF888;
  LUT4 n1215_s12 (
    .F(n1215_18),
    .I0(data_out_Z[2]),
    .I1(n257_4),
    .I2(n1215_19),
    .I3(n1177_7) 
);
defparam n1215_s12.INIT=16'hF888;
  LUT4 n1213_s12 (
    .F(n1213_18),
    .I0(data_out_Z[3]),
    .I1(n257_4),
    .I2(n1213_19),
    .I3(n1177_7) 
);
defparam n1213_s12.INIT=16'hF888;
  LUT4 n1211_s12 (
    .F(n1211_18),
    .I0(data_out_Z[4]),
    .I1(n257_4),
    .I2(n1211_19),
    .I3(n1177_7) 
);
defparam n1211_s12.INIT=16'hF888;
  LUT4 n1209_s12 (
    .F(n1209_18),
    .I0(data_out_Z[5]),
    .I1(n257_4),
    .I2(n1209_19),
    .I3(n1177_7) 
);
defparam n1209_s12.INIT=16'hF888;
  LUT4 n1207_s12 (
    .F(n1207_18),
    .I0(data_out_Z[6]),
    .I1(n257_4),
    .I2(n1207_19),
    .I3(n1177_7) 
);
defparam n1207_s12.INIT=16'hF888;
  LUT4 n1205_s12 (
    .F(n1205_18),
    .I0(data_out_Z[7]),
    .I1(n257_4),
    .I2(n1205_19),
    .I3(n1177_7) 
);
defparam n1205_s12.INIT=16'hF888;
  LUT4 n1203_s12 (
    .F(n1203_18),
    .I0(data_out_Z[8]),
    .I1(n257_4),
    .I2(n1203_19),
    .I3(n1177_7) 
);
defparam n1203_s12.INIT=16'hF888;
  LUT4 n1201_s12 (
    .F(n1201_18),
    .I0(data_out_Z[9]),
    .I1(n257_4),
    .I2(n1201_19),
    .I3(n1177_7) 
);
defparam n1201_s12.INIT=16'hF888;
  LUT4 n1199_s12 (
    .F(n1199_18),
    .I0(data_out_Z[10]),
    .I1(n257_4),
    .I2(n1199_19),
    .I3(n1177_7) 
);
defparam n1199_s12.INIT=16'hF888;
  LUT4 n1197_s12 (
    .F(n1197_18),
    .I0(data_out_Z[11]),
    .I1(n257_4),
    .I2(n1197_19),
    .I3(n1177_7) 
);
defparam n1197_s12.INIT=16'hF888;
  LUT4 n1195_s12 (
    .F(n1195_18),
    .I0(data_out_Z[12]),
    .I1(n257_4),
    .I2(n1195_19),
    .I3(n1177_7) 
);
defparam n1195_s12.INIT=16'hF888;
  LUT4 n1193_s12 (
    .F(n1193_18),
    .I0(data_out_Z[13]),
    .I1(n257_4),
    .I2(n1193_19),
    .I3(n1177_7) 
);
defparam n1193_s12.INIT=16'hF888;
  LUT4 n1191_s12 (
    .F(n1191_18),
    .I0(data_out_Z[14]),
    .I1(n257_4),
    .I2(n1191_19),
    .I3(n1177_7) 
);
defparam n1191_s12.INIT=16'hF888;
  LUT4 n1189_s12 (
    .F(n1189_18),
    .I0(data_out_Z[15]),
    .I1(n257_4),
    .I2(n1189_19),
    .I3(n1177_7) 
);
defparam n1189_s12.INIT=16'hF888;
  LUT2 n1174_s2 (
    .F(n1174_6),
    .I0(process[0]),
    .I1(process[2]) 
);
defparam n1174_s2.INIT=4'h4;
  LUT3 n257_s1 (
    .F(n257_4),
    .I0(process[1]),
    .I1(process[2]),
    .I2(process[0]) 
);
defparam n257_s1.INIT=8'h10;
  LUT2 n1151_s2 (
    .F(n1151_5),
    .I0(rst_PP),
    .I1(stop_PP_Z) 
);
defparam n1151_s2.INIT=4'h1;
  LUT3 uart_start_s3 (
    .F(uart_start_7),
    .I0(n490_4),
    .I1(uart_start),
    .I2(UART_finished) 
);
defparam uart_start_s3.INIT=8'h40;
  LUT4 address_PP_22_s5 (
    .F(address_PP_22_9),
    .I0(i_pivot_valid),
    .I1(trigger_Z[0]),
    .I2(address_PP_22_12),
    .I3(address_PP_22_13) 
);
defparam address_PP_22_s5.INIT=16'h1000;
  LUT4 en_write_PP_s5 (
    .F(en_write_PP_9),
    .I0(en_write_PP_13),
    .I1(en_write_PP_14),
    .I2(en_write_PP_15),
    .I3(en_write_PP_16) 
);
defparam en_write_PP_s5.INIT=16'h0040;
  LUT4 en_write_PP_s6 (
    .F(en_write_PP_10),
    .I0(en_write_PP_17),
    .I1(en_write_PP_18),
    .I2(en_write_PP_19),
    .I3(en_write_PP_20) 
);
defparam en_write_PP_s6.INIT=16'h0040;
  LUT4 en_write_PP_s7 (
    .F(en_write_PP_11),
    .I0(en_write_PP_21),
    .I1(en_write_PP_22),
    .I2(en_write_PP_23),
    .I3(en_write_PP_24) 
);
defparam en_write_PP_s7.INIT=16'h0040;
  LUT4 en_read_PP_s5 (
    .F(en_read_PP_9),
    .I0(read_pointer_6_10),
    .I1(en_write_PP),
    .I2(en_read_PP),
    .I3(n1151_5) 
);
defparam en_read_PP_s5.INIT=16'h0B00;
  LUT4 n1181_s18 (
    .F(n1181_22),
    .I0(read_pointer_6_10),
    .I1(n1181_28),
    .I2(com_start),
    .I3(address_PP_22_17) 
);
defparam n1181_s18.INIT=16'h00F4;
  LUT4 n1181_s19 (
    .F(n1181_23),
    .I0(process[0]),
    .I1(n1181_25),
    .I2(next_step),
    .I3(process[2]) 
);
defparam n1181_s19.INIT=16'hEEF0;
  LUT4 n1185_s16 (
    .F(n1185_20),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(process[1]),
    .I3(n1174_6) 
);
defparam n1185_s16.INIT=16'hBF00;
  LUT3 n1186_s19 (
    .F(n1186_23),
    .I0(stop_acquisition),
    .I1(com_start),
    .I2(next_step) 
);
defparam n1186_s19.INIT=8'h80;
  LUT4 n1186_s20 (
    .F(n1186_24),
    .I0(start_acquisition),
    .I1(next_step),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n1186_s20.INIT=16'hAF30;
  LUT2 n1187_s19 (
    .F(n1187_23),
    .I0(process[0]),
    .I1(next_step) 
);
defparam n1187_s19.INIT=4'h9;
  LUT3 n1187_s20 (
    .F(n1187_24),
    .I0(n1225_17),
    .I1(n1187_25),
    .I2(n1187_26) 
);
defparam n1187_s20.INIT=8'h0D;
  LUT4 n1225_s12 (
    .F(n1225_16),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n1186_23),
    .I3(process[1]) 
);
defparam n1225_s12.INIT=16'hBB0F;
  LUT4 n1225_s13 (
    .F(n1225_17),
    .I0(start_acquisition),
    .I1(process[0]),
    .I2(process[2]),
    .I3(process[1]) 
);
defparam n1225_s13.INIT=16'h0700;
  LUT3 n1223_s13 (
    .F(n1223_17),
    .I0(process[2]),
    .I1(process[1]),
    .I2(n1187_25) 
);
defparam n1223_s13.INIT=8'h40;
  LUT2 n1517_s10 (
    .F(n1517_15),
    .I0(n1174_16),
    .I1(address_PP_22_9) 
);
defparam n1517_s10.INIT=4'h8;
  LUT4 n1517_s11 (
    .F(n1517_16),
    .I0(address_PP[21]),
    .I1(n1517_21),
    .I2(n1517_19),
    .I3(address_PP[22]) 
);
defparam n1517_s11.INIT=16'h7F80;
  LUT3 n1519_s10 (
    .F(n1519_15),
    .I0(n1517_21),
    .I1(n1517_19),
    .I2(address_PP[21]) 
);
defparam n1519_s10.INIT=8'h87;
  LUT4 n1521_s10 (
    .F(n1521_15),
    .I0(n1521_19),
    .I1(n1521_17),
    .I2(n1517_19),
    .I3(address_PP[20]) 
);
defparam n1521_s10.INIT=16'h807F;
  LUT4 n1523_s10 (
    .F(n1523_15),
    .I0(address_PP[18]),
    .I1(n1521_19),
    .I2(n1517_19),
    .I3(address_PP[19]) 
);
defparam n1523_s10.INIT=16'h807F;
  LUT3 n1523_s11 (
    .F(n1523_16),
    .I0(n461_2),
    .I1(n1174_16),
    .I2(address_PP_22_9) 
);
defparam n1523_s11.INIT=8'h80;
  LUT3 n1525_s10 (
    .F(n1525_15),
    .I0(n1521_19),
    .I1(n1517_19),
    .I2(address_PP[18]) 
);
defparam n1525_s10.INIT=8'h78;
  LUT3 n1527_s10 (
    .F(n1527_15),
    .I0(n1527_16),
    .I1(n1517_19),
    .I2(address_PP[17]) 
);
defparam n1527_s10.INIT=8'h78;
  LUT4 n1529_s10 (
    .F(n1529_15),
    .I0(address_PP[14]),
    .I1(address_PP[15]),
    .I2(n1517_19),
    .I3(address_PP[16]) 
);
defparam n1529_s10.INIT=16'h807F;
  LUT3 n1531_s10 (
    .F(n1531_15),
    .I0(address_PP[14]),
    .I1(n1517_19),
    .I2(address_PP[15]) 
);
defparam n1531_s10.INIT=8'h87;
  LUT2 n1533_s10 (
    .F(n1533_15),
    .I0(address_PP[14]),
    .I1(n1517_19) 
);
defparam n1533_s10.INIT=4'h6;
  LUT4 n1535_s10 (
    .F(n1535_15),
    .I0(address_PP[11]),
    .I1(n1535_19),
    .I2(n1535_17),
    .I3(address_PP[13]) 
);
defparam n1535_s10.INIT=16'h807F;
  LUT3 n1537_s10 (
    .F(n1537_15),
    .I0(n1537_16),
    .I1(address_PP[12]),
    .I2(n1517_23) 
);
defparam n1537_s10.INIT=8'h60;
  LUT4 n1539_s10 (
    .F(n1539_15),
    .I0(address_PP[10]),
    .I1(n1539_16),
    .I2(n1535_17),
    .I3(address_PP[11]) 
);
defparam n1539_s10.INIT=16'h7F80;
  LUT3 n1543_s10 (
    .F(n1543_15),
    .I0(address_PP[8]),
    .I1(n1535_17),
    .I2(address_PP[9]) 
);
defparam n1543_s10.INIT=8'h78;
  LUT2 n1545_s10 (
    .F(n1545_15),
    .I0(address_PP[8]),
    .I1(n1535_17) 
);
defparam n1545_s10.INIT=4'h6;
  LUT4 n1547_s10 (
    .F(n1547_15),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(n1547_16),
    .I3(address_PP[7]) 
);
defparam n1547_s10.INIT=16'h7F80;
  LUT3 n1549_s10 (
    .F(n1549_15),
    .I0(address_PP[5]),
    .I1(n1547_16),
    .I2(address_PP[6]) 
);
defparam n1549_s10.INIT=8'h78;
  LUT2 n1551_s10 (
    .F(n1551_15),
    .I0(address_PP[5]),
    .I1(n1547_16) 
);
defparam n1551_s10.INIT=4'h6;
  LUT4 n1553_s10 (
    .F(n1553_15),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]),
    .I3(address_PP[4]) 
);
defparam n1553_s10.INIT=16'h7F80;
  LUT3 n1555_s10 (
    .F(n1555_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]) 
);
defparam n1555_s10.INIT=8'h78;
  LUT2 n1557_s10 (
    .F(n1557_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]) 
);
defparam n1557_s10.INIT=4'h6;
  LUT3 n765_s2 (
    .F(n765_6),
    .I0(n711_88),
    .I1(i[21]),
    .I2(i_pivot[21]) 
);
defparam n765_s2.INIT=8'h8E;
  LUT4 n763_s2 (
    .F(n763_6),
    .I0(samples_after_Z[0]),
    .I1(samples_after_Z[1]),
    .I2(samples_after_Z[14]),
    .I3(samples_after_Z[15]) 
);
defparam n763_s2.INIT=16'h0001;
  LUT4 n763_s3 (
    .F(n763_7),
    .I0(samples_after_Z[10]),
    .I1(n763_9),
    .I2(n763_10),
    .I3(n763_11) 
);
defparam n763_s3.INIT=16'h4000;
  LUT4 n763_s4 (
    .F(n763_8),
    .I0(samples_after_Z[16]),
    .I1(samples_after_Z[17]),
    .I2(samples_after_Z[18]),
    .I3(n763_12) 
);
defparam n763_s4.INIT=16'h0100;
  LUT3 n917_s2 (
    .F(n917_6),
    .I0(i[0]),
    .I1(i[2]),
    .I2(i[1]) 
);
defparam n917_s2.INIT=8'h80;
  LUT4 n916_s2 (
    .F(n916_6),
    .I0(i[0]),
    .I1(i[3]),
    .I2(i[2]),
    .I3(i[1]) 
);
defparam n916_s2.INIT=16'h8000;
  LUT2 n915_s2 (
    .F(n915_6),
    .I0(i[4]),
    .I1(n916_6) 
);
defparam n915_s2.INIT=4'h8;
  LUT2 n912_s2 (
    .F(n912_6),
    .I0(n916_6),
    .I1(n912_7) 
);
defparam n912_s2.INIT=4'h8;
  LUT2 n910_s2 (
    .F(n910_6),
    .I0(address_acq[10]),
    .I1(address_acq[9]) 
);
defparam n910_s2.INIT=4'h8;
  LUT4 n908_s2 (
    .F(n908_6),
    .I0(n908_7),
    .I1(n916_6),
    .I2(n910_6),
    .I3(n913_7) 
);
defparam n908_s2.INIT=16'h8000;
  LUT4 n907_s2 (
    .F(n907_6),
    .I0(n907_7),
    .I1(n916_6),
    .I2(n912_7),
    .I3(n910_6) 
);
defparam n907_s2.INIT=16'h8000;
  LUT4 n906_s2 (
    .F(n906_6),
    .I0(n906_7),
    .I1(n916_6),
    .I2(n912_7),
    .I3(n910_6) 
);
defparam n906_s2.INIT=16'h8000;
  LUT4 n905_s2 (
    .F(n905_6),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(address_acq[10]),
    .I3(address_acq[9]) 
);
defparam n905_s2.INIT=16'h8000;
  LUT4 n904_s2 (
    .F(n904_6),
    .I0(n904_7),
    .I1(n916_6),
    .I2(n912_7),
    .I3(n905_6) 
);
defparam n904_s2.INIT=16'h8000;
  LUT3 n902_s2 (
    .F(n902_6),
    .I0(address_acq[18]),
    .I1(address_acq[17]),
    .I2(n904_6) 
);
defparam n902_s2.INIT=8'h80;
  LUT3 n899_s2 (
    .F(n899_6),
    .I0(address_acq[21]),
    .I1(address_acq[20]),
    .I2(n901_7) 
);
defparam n899_s2.INIT=8'h80;
  LUT3 n892_s2 (
    .F(n892_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(n916_6) 
);
defparam n892_s2.INIT=8'h80;
  LUT4 n891_s2 (
    .F(n891_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(i[6]),
    .I3(n916_6) 
);
defparam n891_s2.INIT=16'h8000;
  LUT3 n889_s2 (
    .F(n889_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(n891_6) 
);
defparam n889_s2.INIT=8'h80;
  LUT4 n888_s2 (
    .F(n888_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(i[9]),
    .I3(n891_6) 
);
defparam n888_s2.INIT=16'h8000;
  LUT4 n887_s2 (
    .F(n887_6),
    .I0(n887_7),
    .I1(i[4]),
    .I2(i[5]),
    .I3(i[6]) 
);
defparam n887_s2.INIT=16'h8000;
  LUT3 n886_s2 (
    .F(n886_6),
    .I0(i[11]),
    .I1(n916_6),
    .I2(n887_6) 
);
defparam n886_s2.INIT=8'h80;
  LUT3 n883_s2 (
    .F(n883_6),
    .I0(i[13]),
    .I1(i[14]),
    .I2(n883_7) 
);
defparam n883_s2.INIT=8'h80;
  LUT3 n882_s2 (
    .F(n882_6),
    .I0(i[13]),
    .I1(i[14]),
    .I2(i[15]) 
);
defparam n882_s2.INIT=8'h80;
  LUT3 n881_s2 (
    .F(n881_6),
    .I0(i[16]),
    .I1(n883_7),
    .I2(n882_6) 
);
defparam n881_s2.INIT=8'h80;
  LUT2 n879_s2 (
    .F(n879_6),
    .I0(i[17]),
    .I1(i[18]) 
);
defparam n879_s2.INIT=4'h8;
  LUT4 n878_s2 (
    .F(n878_6),
    .I0(n878_9),
    .I1(i[16]),
    .I2(i[19]),
    .I3(n883_7) 
);
defparam n878_s2.INIT=16'h8000;
  LUT3 n1219_s13 (
    .F(n1219_19),
    .I0(n136_3),
    .I1(read_PP_0_4),
    .I2(read_PP_0_12) 
);
defparam n1219_s13.INIT=8'hAC;
  LUT3 n1217_s13 (
    .F(n1217_19),
    .I0(read_PP_1_3),
    .I1(n135_3),
    .I2(read_PP_0_12) 
);
defparam n1217_s13.INIT=8'hCA;
  LUT3 n1215_s13 (
    .F(n1215_19),
    .I0(read_PP_2_3),
    .I1(n134_3),
    .I2(read_PP_0_12) 
);
defparam n1215_s13.INIT=8'hCA;
  LUT3 n1213_s13 (
    .F(n1213_19),
    .I0(read_PP_3_3),
    .I1(n133_3),
    .I2(read_PP_0_12) 
);
defparam n1213_s13.INIT=8'hCA;
  LUT3 n1211_s13 (
    .F(n1211_19),
    .I0(read_PP_4_3),
    .I1(n132_3),
    .I2(read_PP_0_12) 
);
defparam n1211_s13.INIT=8'hCA;
  LUT3 n1209_s13 (
    .F(n1209_19),
    .I0(read_PP_5_3),
    .I1(n131_3),
    .I2(read_PP_0_12) 
);
defparam n1209_s13.INIT=8'hCA;
  LUT3 n1207_s13 (
    .F(n1207_19),
    .I0(read_PP_6_3),
    .I1(n130_3),
    .I2(read_PP_0_12) 
);
defparam n1207_s13.INIT=8'hCA;
  LUT3 n1205_s13 (
    .F(n1205_19),
    .I0(read_PP_7_3),
    .I1(n129_3),
    .I2(read_PP_0_12) 
);
defparam n1205_s13.INIT=8'hCA;
  LUT3 n1203_s13 (
    .F(n1203_19),
    .I0(read_PP_8_3),
    .I1(n128_3),
    .I2(read_PP_0_12) 
);
defparam n1203_s13.INIT=8'hCA;
  LUT3 n1201_s13 (
    .F(n1201_19),
    .I0(read_PP_9_3),
    .I1(n127_3),
    .I2(read_PP_0_12) 
);
defparam n1201_s13.INIT=8'hCA;
  LUT3 n1199_s13 (
    .F(n1199_19),
    .I0(read_PP_10_3),
    .I1(n126_3),
    .I2(read_PP_0_12) 
);
defparam n1199_s13.INIT=8'hCA;
  LUT3 n1197_s13 (
    .F(n1197_19),
    .I0(read_PP_11_3),
    .I1(n125_3),
    .I2(read_PP_0_12) 
);
defparam n1197_s13.INIT=8'hCA;
  LUT3 n1195_s13 (
    .F(n1195_19),
    .I0(read_PP_12_3),
    .I1(n124_3),
    .I2(read_PP_0_12) 
);
defparam n1195_s13.INIT=8'hCA;
  LUT3 n1193_s13 (
    .F(n1193_19),
    .I0(read_PP_13_3),
    .I1(n123_3),
    .I2(read_PP_0_12) 
);
defparam n1193_s13.INIT=8'hCA;
  LUT3 n1191_s13 (
    .F(n1191_19),
    .I0(read_PP_14_3),
    .I1(n122_3),
    .I2(read_PP_0_12) 
);
defparam n1191_s13.INIT=8'hCA;
  LUT3 n1189_s13 (
    .F(n1189_19),
    .I0(read_PP_15_3),
    .I1(n121_3),
    .I2(read_PP_0_12) 
);
defparam n1189_s13.INIT=8'hCA;
  LUT4 address_PP_22_s8 (
    .F(address_PP_22_12),
    .I0(trigger_Z[3]),
    .I1(trigger_Z[5]),
    .I2(trigger_Z[7]),
    .I3(trigger_Z[6]) 
);
defparam address_PP_22_s8.INIT=16'h0100;
  LUT4 address_PP_22_s9 (
    .F(address_PP_22_13),
    .I0(address_PP_22_14),
    .I1(address_PP_22_15),
    .I2(trigger_Z[4]),
    .I3(trigger_Z[2]) 
);
defparam address_PP_22_s9.INIT=16'h2003;
  LUT4 en_write_PP_s9 (
    .F(en_write_PP_13),
    .I0(address_PP[17]),
    .I1(en_write_PP_25),
    .I2(address_acq[17]),
    .I3(n904_6) 
);
defparam en_write_PP_s9.INIT=16'hBDDE;
  LUT4 en_write_PP_s10 (
    .F(en_write_PP_14),
    .I0(en_write_PP_26),
    .I1(address_PP[8]),
    .I2(address_acq[8]),
    .I3(n913_9) 
);
defparam en_write_PP_s10.INIT=16'h1441;
  LUT4 en_write_PP_s11 (
    .F(en_write_PP_15),
    .I0(n910_6),
    .I1(n912_6),
    .I2(en_write_PP_27),
    .I3(en_write_PP_28) 
);
defparam en_write_PP_s11.INIT=16'h7080;
  LUT3 en_write_PP_s12 (
    .F(en_write_PP_16),
    .I0(address_PP[14]),
    .I1(address_acq[14]),
    .I2(n907_6) 
);
defparam en_write_PP_s12.INIT=8'h96;
  LUT4 en_write_PP_s13 (
    .F(en_write_PP_17),
    .I0(en_write_PP_29),
    .I1(i[5]),
    .I2(n915_6),
    .I3(address_PP[6]) 
);
defparam en_write_PP_s13.INIT=16'hD7BD;
  LUT4 en_write_PP_s14 (
    .F(en_write_PP_18),
    .I0(address_acq[18]),
    .I1(address_acq[17]),
    .I2(n904_6),
    .I3(en_write_PP_30) 
);
defparam en_write_PP_s14.INIT=16'h807F;
  LUT4 en_write_PP_s15 (
    .F(en_write_PP_19),
    .I0(n904_6),
    .I1(n899_6),
    .I2(address_PP[22]),
    .I3(address_acq[22]) 
);
defparam en_write_PP_s15.INIT=16'h7887;
  LUT3 en_write_PP_s16 (
    .F(en_write_PP_20),
    .I0(address_PP[13]),
    .I1(address_acq[13]),
    .I2(n908_6) 
);
defparam en_write_PP_s16.INIT=8'h96;
  LUT4 en_write_PP_s17 (
    .F(en_write_PP_21),
    .I0(en_write_PP_31),
    .I1(address_acq[15]),
    .I2(n906_6),
    .I3(address_PP[15]) 
);
defparam en_write_PP_s17.INIT=16'hD7BD;
  LUT4 en_write_PP_s18 (
    .F(en_write_PP_22),
    .I0(en_write_PP_32),
    .I1(en_write_PP_33),
    .I2(n912_6),
    .I3(en_write_PP_34) 
);
defparam en_write_PP_s18.INIT=16'h0280;
  LUT4 en_write_PP_s19 (
    .F(en_write_PP_23),
    .I0(bypass),
    .I1(en_write_PP_35),
    .I2(address_PP_22_17),
    .I3(rst_PP_8) 
);
defparam en_write_PP_s19.INIT=16'h4000;
  LUT4 en_write_PP_s20 (
    .F(en_write_PP_24),
    .I0(en_write_PP_36),
    .I1(en_write_PP_37),
    .I2(n904_6),
    .I3(n901_7) 
);
defparam en_write_PP_s20.INIT=16'hA333;
  LUT4 n1181_s21 (
    .F(n1181_25),
    .I0(next_step),
    .I1(n1181_26),
    .I2(stop_acquisition),
    .I3(com_start) 
);
defparam n1181_s21.INIT=16'hA3FC;
  LUT4 n1187_s21 (
    .F(n1187_25),
    .I0(read[0]),
    .I1(n1187_27),
    .I2(n1187_28),
    .I3(process[0]) 
);
defparam n1187_s21.INIT=16'h00BF;
  LUT3 n1187_s22 (
    .F(n1187_26),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n1177_7) 
);
defparam n1187_s22.INIT=8'h40;
  LUT4 n1517_s14 (
    .F(n1517_19),
    .I0(address_PP[11]),
    .I1(address_PP[13]),
    .I2(n1535_19),
    .I3(n1535_17) 
);
defparam n1517_s14.INIT=16'h8000;
  LUT2 n1521_s12 (
    .F(n1521_17),
    .I0(address_PP[18]),
    .I1(address_PP[19]) 
);
defparam n1521_s12.INIT=4'h8;
  LUT3 n1527_s11 (
    .F(n1527_16),
    .I0(address_PP[14]),
    .I1(address_PP[15]),
    .I2(address_PP[16]) 
);
defparam n1527_s11.INIT=8'h80;
  LUT4 n1535_s12 (
    .F(n1535_17),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(address_PP[7]),
    .I3(n1547_16) 
);
defparam n1535_s12.INIT=16'h8000;
  LUT4 n1537_s11 (
    .F(n1537_16),
    .I0(address_PP[10]),
    .I1(address_PP[11]),
    .I2(n1539_16),
    .I3(n1535_17) 
);
defparam n1537_s11.INIT=16'h8000;
  LUT2 n1539_s11 (
    .F(n1539_16),
    .I0(address_PP[8]),
    .I1(address_PP[9]) 
);
defparam n1539_s11.INIT=4'h8;
  LUT4 n1547_s11 (
    .F(n1547_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[4]),
    .I3(address_PP[1]) 
);
defparam n1547_s11.INIT=16'h8000;
  LUT3 n763_s5 (
    .F(n763_9),
    .I0(samples_after_Z[11]),
    .I1(samples_after_Z[12]),
    .I2(samples_after_Z[13]) 
);
defparam n763_s5.INIT=8'h01;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(samples_after_Z[2]),
    .I1(samples_after_Z[3]),
    .I2(samples_after_Z[4]),
    .I3(samples_after_Z[5]) 
);
defparam n763_s6.INIT=16'h0001;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(samples_after_Z[6]),
    .I1(samples_after_Z[7]),
    .I2(samples_after_Z[8]),
    .I3(samples_after_Z[9]) 
);
defparam n763_s7.INIT=16'h0001;
  LUT3 n763_s8 (
    .F(n763_12),
    .I0(samples_after_Z[19]),
    .I1(samples_after_Z[20]),
    .I2(samples_after_Z[21]) 
);
defparam n763_s8.INIT=8'h01;
  LUT3 n913_s3 (
    .F(n913_7),
    .I0(address_acq[7]),
    .I1(i[5]),
    .I2(i[4]) 
);
defparam n913_s3.INIT=8'h80;
  LUT4 n912_s3 (
    .F(n912_7),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(i[5]),
    .I3(i[4]) 
);
defparam n912_s3.INIT=16'h8000;
  LUT3 n908_s3 (
    .F(n908_7),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(address_acq[8]) 
);
defparam n908_s3.INIT=8'h80;
  LUT3 n907_s3 (
    .F(n907_7),
    .I0(address_acq[13]),
    .I1(address_acq[12]),
    .I2(address_acq[11]) 
);
defparam n907_s3.INIT=8'h80;
  LUT4 n906_s3 (
    .F(n906_7),
    .I0(address_acq[14]),
    .I1(address_acq[13]),
    .I2(address_acq[12]),
    .I3(address_acq[11]) 
);
defparam n906_s3.INIT=16'h8000;
  LUT4 n904_s3 (
    .F(n904_7),
    .I0(address_acq[16]),
    .I1(address_acq[13]),
    .I2(address_acq[12]),
    .I3(address_acq[11]) 
);
defparam n904_s3.INIT=16'h8000;
  LUT3 n901_s3 (
    .F(n901_7),
    .I0(address_acq[19]),
    .I1(address_acq[18]),
    .I2(address_acq[17]) 
);
defparam n901_s3.INIT=8'h80;
  LUT4 n887_s3 (
    .F(n887_7),
    .I0(i[7]),
    .I1(i[8]),
    .I2(i[9]),
    .I3(i[10]) 
);
defparam n887_s3.INIT=16'h8000;
  LUT4 n883_s3 (
    .F(n883_7),
    .I0(i[11]),
    .I1(i[12]),
    .I2(n916_6),
    .I3(n887_6) 
);
defparam n883_s3.INIT=16'h8000;
  LUT4 address_PP_22_s10 (
    .F(address_PP_22_14),
    .I0(threshold_Z[12]),
    .I1(n427_54),
    .I2(n431_52),
    .I3(n429_52) 
);
defparam address_PP_22_s10.INIT=16'h4000;
  LUT4 address_PP_22_s11 (
    .F(address_PP_22_15),
    .I0(buttons_pressed[1]),
    .I1(buttons_pressed[0]),
    .I2(trigger_Z[2]),
    .I3(trigger_Z[1]) 
);
defparam address_PP_22_s11.INIT=16'hFB0F;
  LUT2 en_write_PP_s21 (
    .F(en_write_PP_25),
    .I0(address_PP[18]),
    .I1(address_acq[18]) 
);
defparam en_write_PP_s21.INIT=4'h6;
  LUT4 en_write_PP_s22 (
    .F(en_write_PP_26),
    .I0(i[0]),
    .I1(address_PP[2]),
    .I2(i[1]),
    .I3(address_PP[1]) 
);
defparam en_write_PP_s22.INIT=16'hBED7;
  LUT4 en_write_PP_s23 (
    .F(en_write_PP_27),
    .I0(en_write_PP_28),
    .I1(address_acq[11]),
    .I2(address_PP[12]),
    .I3(address_acq[12]) 
);
defparam en_write_PP_s23.INIT=16'hB44B;
  LUT2 en_write_PP_s24 (
    .F(en_write_PP_28),
    .I0(address_PP[11]),
    .I1(address_acq[11]) 
);
defparam en_write_PP_s24.INIT=4'h9;
  LUT2 en_write_PP_s25 (
    .F(en_write_PP_29),
    .I0(address_PP[7]),
    .I1(address_acq[7]) 
);
defparam en_write_PP_s25.INIT=4'h9;
  LUT2 en_write_PP_s26 (
    .F(en_write_PP_30),
    .I0(address_PP[19]),
    .I1(address_acq[19]) 
);
defparam en_write_PP_s26.INIT=4'h6;
  LUT2 en_write_PP_s27 (
    .F(en_write_PP_31),
    .I0(address_PP[16]),
    .I1(address_acq[16]) 
);
defparam en_write_PP_s27.INIT=4'h9;
  LUT3 en_write_PP_s28 (
    .F(en_write_PP_32),
    .I0(address_PP[5]),
    .I1(i[4]),
    .I2(n916_6) 
);
defparam en_write_PP_s28.INIT=8'h69;
  LUT4 en_write_PP_s29 (
    .F(en_write_PP_33),
    .I0(address_acq[9]),
    .I1(en_write_PP_34),
    .I2(address_PP[10]),
    .I3(address_acq[10]) 
);
defparam en_write_PP_s29.INIT=16'h1EE1;
  LUT2 en_write_PP_s30 (
    .F(en_write_PP_34),
    .I0(address_PP[9]),
    .I1(address_acq[9]) 
);
defparam en_write_PP_s30.INIT=4'h9;
  LUT4 en_write_PP_s31 (
    .F(en_write_PP_35),
    .I0(en_write_PP_38),
    .I1(address_PP[4]),
    .I2(i[3]),
    .I3(n917_6) 
);
defparam en_write_PP_s31.INIT=16'h2882;
  LUT4 en_write_PP_s32 (
    .F(en_write_PP_36),
    .I0(address_PP[20]),
    .I1(address_PP[21]),
    .I2(address_acq[21]),
    .I3(address_acq[20]) 
);
defparam en_write_PP_s32.INIT=16'hEB7D;
  LUT4 en_write_PP_s33 (
    .F(en_write_PP_37),
    .I0(address_PP[20]),
    .I1(address_acq[20]),
    .I2(address_acq[21]),
    .I3(address_PP[21]) 
);
defparam en_write_PP_s33.INIT=16'h9009;
  LUT4 n1181_s22 (
    .F(n1181_26),
    .I0(prev_ended),
    .I1(ended),
    .I2(fifo_empty),
    .I3(com_start) 
);
defparam n1181_s22.INIT=16'hBBF0;
  LUT4 n1187_s23 (
    .F(n1187_27),
    .I0(read[1]),
    .I1(read[3]),
    .I2(read[2]),
    .I3(n1187_29) 
);
defparam n1187_s23.INIT=16'h1000;
  LUT4 n1187_s24 (
    .F(n1187_28),
    .I0(read[13]),
    .I1(read[12]),
    .I2(n1187_30),
    .I3(n1187_31) 
);
defparam n1187_s24.INIT=16'h4000;
  LUT4 en_write_PP_s34 (
    .F(en_write_PP_38),
    .I0(i[0]),
    .I1(i[1]),
    .I2(address_PP[3]),
    .I3(i[2]) 
);
defparam en_write_PP_s34.INIT=16'h7887;
  LUT4 n1187_s25 (
    .F(n1187_29),
    .I0(read[6]),
    .I1(read[7]),
    .I2(read[4]),
    .I3(read[5]) 
);
defparam n1187_s25.INIT=16'h1000;
  LUT2 n1187_s26 (
    .F(n1187_30),
    .I0(read[14]),
    .I1(read[15]) 
);
defparam n1187_s26.INIT=4'h1;
  LUT4 n1187_s27 (
    .F(n1187_31),
    .I0(read[8]),
    .I1(read[10]),
    .I2(read[11]),
    .I3(read[9]) 
);
defparam n1187_s27.INIT=16'h0100;
  LUT4 n1517_s15 (
    .F(n1517_21),
    .I0(address_PP[20]),
    .I1(n1521_19),
    .I2(address_PP[18]),
    .I3(address_PP[19]) 
);
defparam n1517_s15.INIT=16'h8000;
  LUT4 n1521_s13 (
    .F(n1521_19),
    .I0(address_PP[17]),
    .I1(address_PP[14]),
    .I2(address_PP[15]),
    .I3(address_PP[16]) 
);
defparam n1521_s13.INIT=16'h8000;
  LUT3 n878_s4 (
    .F(n878_9),
    .I0(n882_6),
    .I1(i[17]),
    .I2(i[18]) 
);
defparam n878_s4.INIT=8'h80;
  LUT4 n913_s4 (
    .F(n913_9),
    .I0(n916_6),
    .I1(address_acq[7]),
    .I2(i[5]),
    .I3(i[4]) 
);
defparam n913_s4.INIT=16'h8000;
  LUT4 address_PP_22_s12 (
    .F(address_PP_22_17),
    .I0(en_write_PP),
    .I1(com_start),
    .I2(next_step),
    .I3(n1151_5) 
);
defparam address_PP_22_s12.INIT=16'h8000;
  LUT4 n901_s4 (
    .F(n901_9),
    .I0(n904_6),
    .I1(address_acq[19]),
    .I2(address_acq[18]),
    .I3(address_acq[17]) 
);
defparam n901_s4.INIT=16'h8000;
  LUT4 n915_s3 (
    .F(n915_8),
    .I0(i[5]),
    .I1(i[4]),
    .I2(n916_6),
    .I3(n1174_16) 
);
defparam n915_s3.INIT=16'h6A00;
  LUT4 n1562_s10 (
    .F(n1562_15),
    .I0(n1174_16),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam n1562_s10.INIT=16'h8000;
  LUT4 n1535_s13 (
    .F(n1535_19),
    .I0(address_PP[10]),
    .I1(address_PP[12]),
    .I2(address_PP[8]),
    .I3(address_PP[9]) 
);
defparam n1535_s13.INIT=16'h8000;
  LUT4 n1541_s11 (
    .F(n1541_17),
    .I0(address_PP[8]),
    .I1(address_PP[9]),
    .I2(n1535_17),
    .I3(address_PP[10]) 
);
defparam n1541_s11.INIT=16'h7F80;
  LUT4 n909_s3 (
    .F(n909_8),
    .I0(address_acq[11]),
    .I1(address_acq[10]),
    .I2(address_acq[9]),
    .I3(n912_6) 
);
defparam n909_s3.INIT=16'h8000;
  LUT4 n912_s4 (
    .F(n912_9),
    .I0(address_acq[9]),
    .I1(n916_6),
    .I2(n912_7),
    .I3(n1174_16) 
);
defparam n912_s4.INIT=16'h6A00;
  LUT4 n1181_s23 (
    .F(n1181_28),
    .I0(write_clk_PP),
    .I1(en_write_PP),
    .I2(rst_PP),
    .I3(stop_PP_Z) 
);
defparam n1181_s23.INIT=16'h0004;
  LUT4 n1086_s2 (
    .F(n1086_6),
    .I0(send_uart),
    .I1(n2612_5),
    .I2(rst_PP),
    .I3(stop_PP_Z) 
);
defparam n1086_s2.INIT=16'h0008;
  LUT3 n1152_s2 (
    .F(n1152_6),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(n2612_5) 
);
defparam n1152_s2.INIT=8'hE0;
  LUT4 n1151_s3 (
    .F(n1151_7),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(en_write_PP),
    .I3(n2612_5) 
);
defparam n1151_s3.INIT=16'hEF00;
  LUT4 n336_s8 (
    .F(n336_14),
    .I0(fifo_out[2]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n336_s8.INIT=16'h000B;
  LUT4 n332_s8 (
    .F(n332_14),
    .I0(fifo_out[4]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n332_s8.INIT=16'h000B;
  LUT4 n330_s8 (
    .F(n330_14),
    .I0(fifo_out[5]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n330_s8.INIT=16'h000B;
  LUT4 n322_s8 (
    .F(n322_14),
    .I0(fifo_out[9]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n322_s8.INIT=16'h000B;
  LUT4 n257_s2 (
    .F(n257_6),
    .I0(n1177_7),
    .I1(process[1]),
    .I2(process[2]),
    .I3(process[0]) 
);
defparam n257_s2.INIT=16'hABAA;
  LUT3 address_PP_22_s13 (
    .F(address_PP_22_19),
    .I0(qpi_on_Z),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam address_PP_22_s13.INIT=8'h20;
  LUT3 n1177_s3 (
    .F(n1177_7),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam n1177_s3.INIT=8'h20;
  LUT4 n1174_s5 (
    .F(n1174_14),
    .I0(n1806_5),
    .I1(process[1]),
    .I2(process[0]),
    .I3(process[2]) 
);
defparam n1174_s5.INIT=16'hA3A8;
  LUT3 n1840_s7 (
    .F(n1840_16),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam n1840_s7.INIT=8'h31;
  LUT3 n1564_s10 (
    .F(n1564_15),
    .I0(en_read_PP_13),
    .I1(n1564_19),
    .I2(en_read_PP) 
);
defparam n1564_s10.INIT=8'hD8;
  LUT3 en_read_PP_s7 (
    .F(en_read_PP_13),
    .I0(n1177_7),
    .I1(en_read_PP_9),
    .I2(rst_PP_8) 
);
defparam en_read_PP_s7.INIT=8'hD0;
  LUT4 n719_s2 (
    .F(n719_8),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I2(i_minus_i_pivot_20_3),
    .I3(n1174_16) 
);
defparam n719_s2.INIT=16'h6900;
  LUT4 n741_s2 (
    .F(n741_7),
    .I0(i_pivot[21]),
    .I1(n1174_16),
    .I2(samples_after_Z[21]),
    .I3(n688_3) 
);
defparam n741_s2.INIT=16'h8448;
  LUT3 n263_s11 (
    .F(n263_20),
    .I0(process[1]),
    .I1(process[0]),
    .I2(n257_6) 
);
defparam n263_s11.INIT=8'hF1;
  LUT4 n256_s6 (
    .F(n256_14),
    .I0(process[1]),
    .I1(process[0]),
    .I2(read_write[0]),
    .I3(n257_6) 
);
defparam n256_s6.INIT=16'h11F1;
  LUT4 n256_s7 (
    .F(n256_16),
    .I0(process[1]),
    .I1(process[0]),
    .I2(n1840_16),
    .I3(n1809_5) 
);
defparam n256_s7.INIT=16'h1F11;
  LUT3 n1174_s7 (
    .F(n1174_16),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam n1174_s7.INIT=8'h10;
  LUT4 n1564_s12 (
    .F(n1564_19),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]),
    .I3(en_read_PP_9) 
);
defparam n1564_s12.INIT=16'h2000;
  LUT4 n2612_s1 (
    .F(n2612_5),
    .I0(qpi_on_Z),
    .I1(process[1]),
    .I2(process[0]),
    .I3(process[2]) 
);
defparam n2612_s1.INIT=16'h0800;
  LUT3 n1841_s5 (
    .F(n1841_10),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]) 
);
defparam n1841_s5.INIT=8'hDF;
  LUT4 en_write_PP_s35 (
    .F(en_write_PP_40),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]),
    .I3(rst_PP_8) 
);
defparam en_write_PP_s35.INIT=16'hDF00;
  LUT4 n1517_s16 (
    .F(n1517_23),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process[2]),
    .I3(address_PP_22_17) 
);
defparam n1517_s16.INIT=16'h2000;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n246_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFE n1810_s0 (
    .Q(n1810_3),
    .D(n318_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1811_s0 (
    .Q(n1811_3),
    .D(n320_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1812_s0 (
    .Q(n1812_3),
    .D(n322_14),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1813_s0 (
    .Q(n1813_3),
    .D(n324_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1814_s0 (
    .Q(n1814_3),
    .D(n326_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1815_s0 (
    .Q(n1815_3),
    .D(n328_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1816_s0 (
    .Q(n1816_3),
    .D(n330_14),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1817_s0 (
    .Q(n1817_3),
    .D(n332_14),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1818_s0 (
    .Q(n1818_3),
    .D(n334_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1819_s0 (
    .Q(n1819_3),
    .D(n336_14),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1820_s0 (
    .Q(n1820_3),
    .D(n338_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1821_s0 (
    .Q(n1821_3),
    .D(n340_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE n1824_s0 (
    .Q(n1824_3),
    .D(n1841_10),
    .CLK(clk_PSRAM),
    .CE(n1840_16) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1181_21),
    .CLK(clk_PSRAM),
    .CE(com_start_7) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE process_2_s0 (
    .Q(process[2]),
    .D(n1185_19),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_2_s0.INIT=1'b0;
  DFFE process_1_s0 (
    .Q(process[1]),
    .D(n1186_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_1_s0.INIT=1'b0;
  DFFE process_0_s0 (
    .Q(process[0]),
    .D(n1187_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_0_s0.INIT=1'b0;
  DFFE read_15_s0 (
    .Q(read[15]),
    .D(n1189_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_15_s0.INIT=1'b0;
  DFFE read_14_s0 (
    .Q(read[14]),
    .D(n1191_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_14_s0.INIT=1'b0;
  DFFE read_13_s0 (
    .Q(read[13]),
    .D(n1193_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_13_s0.INIT=1'b0;
  DFFE read_12_s0 (
    .Q(read[12]),
    .D(n1195_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_12_s0.INIT=1'b0;
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(n1197_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(n1199_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(n1201_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(n1203_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(n1205_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(n1207_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(n1209_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(n1211_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(n1213_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(n1215_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(n1217_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(n1219_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_0_s0.INIT=1'b0;
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n877_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n878_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n879_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n880_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n881_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n882_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n883_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n884_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n885_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n886_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n887_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n888_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n889_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n890_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n891_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n892_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n915_8),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n916_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n917_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n918_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n919_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n1314_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n899_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n900_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n901_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n902_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n903_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n904_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n905_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n906_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n907_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n908_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n909_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n910_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n911_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n912_9),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n913_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n914_5),
    .CLK(clk_PSRAM),
    .CE(i_21_10) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n414_5),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n1319_10),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n550_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n551_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n552_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n553_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n554_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n555_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n556_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n557_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n558_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n559_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n560_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n561_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n562_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n563_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n564_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n565_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n566_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n567_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n568_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n569_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n570_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n571_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(n1174_16),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n766_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n763_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n764_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n765_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n719_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n720_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n721_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n722_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n723_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n724_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n725_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n726_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n727_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n728_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n729_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n730_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n731_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n732_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n733_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n734_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n735_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n736_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n737_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n738_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n739_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n740_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n741_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n742_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n743_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n744_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n745_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n746_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n747_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n748_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n749_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n750_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n751_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n752_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n753_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n754_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n755_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n756_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n757_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n758_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n759_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n760_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n761_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n762_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1463_12),
    .CLK(clk_PSRAM),
    .CE(bypass_7) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE fifo_rst_s0 (
    .Q(fifo_rst),
    .D(n1177_7),
    .CLK(clk_PSRAM),
    .CE(fifo_rst_8) 
);
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(n1172_5),
    .CLK(clk_PSRAM),
    .CE(burst_mode_8) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE d_fifo_out_11_s0 (
    .Q(d_fifo_out[11]),
    .D(n1469_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_10_s0 (
    .Q(d_fifo_out[10]),
    .D(n1471_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_9_s0 (
    .Q(d_fifo_out[9]),
    .D(n1473_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_8_s0 (
    .Q(d_fifo_out[8]),
    .D(n1475_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_7_s0 (
    .Q(d_fifo_out[7]),
    .D(n1477_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_6_s0 (
    .Q(d_fifo_out[6]),
    .D(n1479_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_5_s0 (
    .Q(d_fifo_out[5]),
    .D(n1481_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_4_s0 (
    .Q(d_fifo_out[4]),
    .D(n1483_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_3_s0 (
    .Q(d_fifo_out[3]),
    .D(n1485_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_2_s0 (
    .Q(d_fifo_out[2]),
    .D(n1487_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_s0 (
    .Q(d_fifo_out[1]),
    .D(n1489_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_0_s0 (
    .Q(d_fifo_out[0]),
    .D(n1491_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_11_s0 (
    .Q(d_fifo_out_1[11]),
    .D(n1493_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_10_s0 (
    .Q(d_fifo_out_1[10]),
    .D(n1495_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_9_s0 (
    .Q(d_fifo_out_1[9]),
    .D(n1497_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_8_s0 (
    .Q(d_fifo_out_1[8]),
    .D(n1499_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_7_s0 (
    .Q(d_fifo_out_1[7]),
    .D(n1501_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_6_s0 (
    .Q(d_fifo_out_1[6]),
    .D(n1503_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_5_s0 (
    .Q(d_fifo_out_1[5]),
    .D(n1505_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_4_s0 (
    .Q(d_fifo_out_1[4]),
    .D(n1507_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_3_s0 (
    .Q(d_fifo_out_1[3]),
    .D(n1509_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_2_s0 (
    .Q(d_fifo_out_1[2]),
    .D(n1511_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_1_s0 (
    .Q(d_fifo_out_1[1]),
    .D(n1513_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE d_fifo_out_1_0_s0 (
    .Q(d_fifo_out_1[0]),
    .D(n1515_12),
    .CLK(clk_PSRAM),
    .CE(d_fifo_out_11_8) 
);
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1517_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1519_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1521_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1523_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1525_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1527_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1529_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1531_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1533_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1535_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1537_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1539_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1541_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1543_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1545_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1547_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1549_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1551_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1553_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1555_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1557_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1559_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE en_write_PP_s0 (
    .Q(en_write_PP),
    .D(n1562_15),
    .CLK(clk_PSRAM),
    .CE(en_write_PP_8) 
);
  DFFE rst_PP_s0 (
    .Q(rst_PP),
    .D(n1174_16),
    .CLK(clk_PSRAM),
    .CE(rst_PP_8) 
);
  DFFRE write_clk_PP_s0 (
    .Q(write_clk_PP),
    .D(n939_3),
    .CLK(clk_PSRAM),
    .CE(n2612_5),
    .RESET(n1151_7) 
);
  DFFRE read_clk_PP_s0 (
    .Q(read_clk_PP),
    .D(n1083_5),
    .CLK(clk_PSRAM),
    .CE(n2612_5),
    .RESET(n1152_6) 
);
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(n2612_5) 
);
  DFFRE send_uart_s0 (
    .Q(send_uart),
    .D(read_cmp_Z),
    .CLK(clk_PSRAM),
    .CE(n2612_5),
    .RESET(n1152_6) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFSE uart_start_s0 (
    .Q(uart_start),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(uart_start_6),
    .SET(n1086_6) 
);
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n244_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1225_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1223_16),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1221_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(n257_6),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n263_14),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n265_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n267_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n269_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n271_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n273_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n275_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n277_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n279_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n281_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n283_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n285_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n287_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n289_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n291_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n293_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n295_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n297_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n299_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n301_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n303_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n305_13),
    .CLK(clk_PSRAM),
    .CE(n263_20) 
);
defparam address_1_s1.INIT=1'b0;
  DFFR next_step_s1 (
    .Q(next_step),
    .D(ended),
    .CLK(clk_PSRAM),
    .RESET(prev_ended) 
);
  DFF n1806_s1 (
    .Q(n1806_5),
    .D(n1174_14),
    .CLK(clk_PSRAM) 
);
defparam n1806_s1.INIT=1'b0;
  DFF n1809_s1 (
    .Q(n1809_5),
    .D(n256_16),
    .CLK(clk_PSRAM) 
);
defparam n1809_s1.INIT=1'b0;
  DFF en_read_PP_s6 (
    .Q(en_read_PP),
    .D(n1564_15),
    .CLK(clk_PSRAM) 
);
defparam en_read_PP_s6.INIT=1'b0;
  DFF read_write_0_s2 (
    .Q(read_write[0]),
    .D(n256_14),
    .CLK(clk_PSRAM) 
);
defparam read_write_0_s2.INIT=1'b0;
  ALU n427_s27 (
    .SUM(n427_28_SUM),
    .COUT(n427_32),
    .I0(VCC),
    .I1(fifo_out[0]),
    .I3(GND),
    .CIN(threshold_Z[0]) 
);
defparam n427_s27.ALU_MODE=1;
  ALU n427_s28 (
    .SUM(n427_29_SUM),
    .COUT(n427_34),
    .I0(threshold_Z[1]),
    .I1(fifo_out[1]),
    .I3(GND),
    .CIN(n427_32) 
);
defparam n427_s28.ALU_MODE=1;
  ALU n427_s29 (
    .SUM(n427_30_SUM),
    .COUT(n427_36),
    .I0(threshold_Z[2]),
    .I1(fifo_out[2]),
    .I3(GND),
    .CIN(n427_34) 
);
defparam n427_s29.ALU_MODE=1;
  ALU n427_s30 (
    .SUM(n427_31_SUM),
    .COUT(n427_38),
    .I0(threshold_Z[3]),
    .I1(fifo_out[3]),
    .I3(GND),
    .CIN(n427_36) 
);
defparam n427_s30.ALU_MODE=1;
  ALU n427_s31 (
    .SUM(n427_32_SUM),
    .COUT(n427_40),
    .I0(threshold_Z[4]),
    .I1(fifo_out[4]),
    .I3(GND),
    .CIN(n427_38) 
);
defparam n427_s31.ALU_MODE=1;
  ALU n427_s32 (
    .SUM(n427_33_SUM),
    .COUT(n427_42),
    .I0(threshold_Z[5]),
    .I1(fifo_out[5]),
    .I3(GND),
    .CIN(n427_40) 
);
defparam n427_s32.ALU_MODE=1;
  ALU n427_s33 (
    .SUM(n427_34_SUM),
    .COUT(n427_44),
    .I0(threshold_Z[6]),
    .I1(fifo_out[6]),
    .I3(GND),
    .CIN(n427_42) 
);
defparam n427_s33.ALU_MODE=1;
  ALU n427_s34 (
    .SUM(n427_35_SUM),
    .COUT(n427_46),
    .I0(threshold_Z[7]),
    .I1(fifo_out[7]),
    .I3(GND),
    .CIN(n427_44) 
);
defparam n427_s34.ALU_MODE=1;
  ALU n427_s35 (
    .SUM(n427_36_SUM),
    .COUT(n427_48),
    .I0(threshold_Z[8]),
    .I1(fifo_out[8]),
    .I3(GND),
    .CIN(n427_46) 
);
defparam n427_s35.ALU_MODE=1;
  ALU n427_s36 (
    .SUM(n427_37_SUM),
    .COUT(n427_50),
    .I0(threshold_Z[9]),
    .I1(fifo_out[9]),
    .I3(GND),
    .CIN(n427_48) 
);
defparam n427_s36.ALU_MODE=1;
  ALU n427_s37 (
    .SUM(n427_38_SUM),
    .COUT(n427_52),
    .I0(threshold_Z[10]),
    .I1(fifo_out[10]),
    .I3(GND),
    .CIN(n427_50) 
);
defparam n427_s37.ALU_MODE=1;
  ALU n427_s38 (
    .SUM(n427_39_SUM),
    .COUT(n427_54),
    .I0(threshold_Z[11]),
    .I1(fifo_out[11]),
    .I3(GND),
    .CIN(n427_52) 
);
defparam n427_s38.ALU_MODE=1;
  ALU n429_s26 (
    .SUM(n429_27_SUM),
    .COUT(n429_30),
    .I0(GND),
    .I1(threshold_Z[0]),
    .I3(GND),
    .CIN(d_fifo_out[0]) 
);
defparam n429_s26.ALU_MODE=1;
  ALU n429_s27 (
    .SUM(n429_28_SUM),
    .COUT(n429_32),
    .I0(d_fifo_out[1]),
    .I1(threshold_Z[1]),
    .I3(GND),
    .CIN(n429_30) 
);
defparam n429_s27.ALU_MODE=1;
  ALU n429_s28 (
    .SUM(n429_29_SUM),
    .COUT(n429_34),
    .I0(d_fifo_out[2]),
    .I1(threshold_Z[2]),
    .I3(GND),
    .CIN(n429_32) 
);
defparam n429_s28.ALU_MODE=1;
  ALU n429_s29 (
    .SUM(n429_30_SUM),
    .COUT(n429_36),
    .I0(d_fifo_out[3]),
    .I1(threshold_Z[3]),
    .I3(GND),
    .CIN(n429_34) 
);
defparam n429_s29.ALU_MODE=1;
  ALU n429_s30 (
    .SUM(n429_31_SUM),
    .COUT(n429_38),
    .I0(d_fifo_out[4]),
    .I1(threshold_Z[4]),
    .I3(GND),
    .CIN(n429_36) 
);
defparam n429_s30.ALU_MODE=1;
  ALU n429_s31 (
    .SUM(n429_32_SUM),
    .COUT(n429_40),
    .I0(d_fifo_out[5]),
    .I1(threshold_Z[5]),
    .I3(GND),
    .CIN(n429_38) 
);
defparam n429_s31.ALU_MODE=1;
  ALU n429_s32 (
    .SUM(n429_33_SUM),
    .COUT(n429_42),
    .I0(d_fifo_out[6]),
    .I1(threshold_Z[6]),
    .I3(GND),
    .CIN(n429_40) 
);
defparam n429_s32.ALU_MODE=1;
  ALU n429_s33 (
    .SUM(n429_34_SUM),
    .COUT(n429_44),
    .I0(d_fifo_out[7]),
    .I1(threshold_Z[7]),
    .I3(GND),
    .CIN(n429_42) 
);
defparam n429_s33.ALU_MODE=1;
  ALU n429_s34 (
    .SUM(n429_35_SUM),
    .COUT(n429_46),
    .I0(d_fifo_out[8]),
    .I1(threshold_Z[8]),
    .I3(GND),
    .CIN(n429_44) 
);
defparam n429_s34.ALU_MODE=1;
  ALU n429_s35 (
    .SUM(n429_36_SUM),
    .COUT(n429_48),
    .I0(d_fifo_out[9]),
    .I1(threshold_Z[9]),
    .I3(GND),
    .CIN(n429_46) 
);
defparam n429_s35.ALU_MODE=1;
  ALU n429_s36 (
    .SUM(n429_37_SUM),
    .COUT(n429_50),
    .I0(d_fifo_out[10]),
    .I1(threshold_Z[10]),
    .I3(GND),
    .CIN(n429_48) 
);
defparam n429_s36.ALU_MODE=1;
  ALU n429_s37 (
    .SUM(n429_38_SUM),
    .COUT(n429_52),
    .I0(d_fifo_out[11]),
    .I1(threshold_Z[11]),
    .I3(GND),
    .CIN(n429_50) 
);
defparam n429_s37.ALU_MODE=1;
  ALU n431_s26 (
    .SUM(n431_27_SUM),
    .COUT(n431_30),
    .I0(GND),
    .I1(threshold_Z[0]),
    .I3(GND),
    .CIN(d_fifo_out_1[0]) 
);
defparam n431_s26.ALU_MODE=1;
  ALU n431_s27 (
    .SUM(n431_28_SUM),
    .COUT(n431_32),
    .I0(d_fifo_out_1[1]),
    .I1(threshold_Z[1]),
    .I3(GND),
    .CIN(n431_30) 
);
defparam n431_s27.ALU_MODE=1;
  ALU n431_s28 (
    .SUM(n431_29_SUM),
    .COUT(n431_34),
    .I0(d_fifo_out_1[2]),
    .I1(threshold_Z[2]),
    .I3(GND),
    .CIN(n431_32) 
);
defparam n431_s28.ALU_MODE=1;
  ALU n431_s29 (
    .SUM(n431_30_SUM),
    .COUT(n431_36),
    .I0(d_fifo_out_1[3]),
    .I1(threshold_Z[3]),
    .I3(GND),
    .CIN(n431_34) 
);
defparam n431_s29.ALU_MODE=1;
  ALU n431_s30 (
    .SUM(n431_31_SUM),
    .COUT(n431_38),
    .I0(d_fifo_out_1[4]),
    .I1(threshold_Z[4]),
    .I3(GND),
    .CIN(n431_36) 
);
defparam n431_s30.ALU_MODE=1;
  ALU n431_s31 (
    .SUM(n431_32_SUM),
    .COUT(n431_40),
    .I0(d_fifo_out_1[5]),
    .I1(threshold_Z[5]),
    .I3(GND),
    .CIN(n431_38) 
);
defparam n431_s31.ALU_MODE=1;
  ALU n431_s32 (
    .SUM(n431_33_SUM),
    .COUT(n431_42),
    .I0(d_fifo_out_1[6]),
    .I1(threshold_Z[6]),
    .I3(GND),
    .CIN(n431_40) 
);
defparam n431_s32.ALU_MODE=1;
  ALU n431_s33 (
    .SUM(n431_34_SUM),
    .COUT(n431_44),
    .I0(d_fifo_out_1[7]),
    .I1(threshold_Z[7]),
    .I3(GND),
    .CIN(n431_42) 
);
defparam n431_s33.ALU_MODE=1;
  ALU n431_s34 (
    .SUM(n431_35_SUM),
    .COUT(n431_46),
    .I0(d_fifo_out_1[8]),
    .I1(threshold_Z[8]),
    .I3(GND),
    .CIN(n431_44) 
);
defparam n431_s34.ALU_MODE=1;
  ALU n431_s35 (
    .SUM(n431_36_SUM),
    .COUT(n431_48),
    .I0(d_fifo_out_1[9]),
    .I1(threshold_Z[9]),
    .I3(GND),
    .CIN(n431_46) 
);
defparam n431_s35.ALU_MODE=1;
  ALU n431_s36 (
    .SUM(n431_37_SUM),
    .COUT(n431_50),
    .I0(d_fifo_out_1[10]),
    .I1(threshold_Z[10]),
    .I3(GND),
    .CIN(n431_48) 
);
defparam n431_s36.ALU_MODE=1;
  ALU n431_s37 (
    .SUM(n431_38_SUM),
    .COUT(n431_52),
    .I0(d_fifo_out_1[11]),
    .I1(threshold_Z[11]),
    .I3(GND),
    .CIN(n431_50) 
);
defparam n431_s37.ALU_MODE=1;
  ALU n711_s44 (
    .SUM(n711_45_SUM),
    .COUT(n711_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n711_s44.ALU_MODE=1;
  ALU n711_s45 (
    .SUM(n711_46_SUM),
    .COUT(n711_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n711_48) 
);
defparam n711_s45.ALU_MODE=1;
  ALU n711_s46 (
    .SUM(n711_47_SUM),
    .COUT(n711_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n711_50) 
);
defparam n711_s46.ALU_MODE=1;
  ALU n711_s47 (
    .SUM(n711_48_SUM),
    .COUT(n711_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n711_52) 
);
defparam n711_s47.ALU_MODE=1;
  ALU n711_s48 (
    .SUM(n711_49_SUM),
    .COUT(n711_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n711_54) 
);
defparam n711_s48.ALU_MODE=1;
  ALU n711_s49 (
    .SUM(n711_50_SUM),
    .COUT(n711_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n711_56) 
);
defparam n711_s49.ALU_MODE=1;
  ALU n711_s50 (
    .SUM(n711_51_SUM),
    .COUT(n711_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n711_58) 
);
defparam n711_s50.ALU_MODE=1;
  ALU n711_s51 (
    .SUM(n711_52_SUM),
    .COUT(n711_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n711_60) 
);
defparam n711_s51.ALU_MODE=1;
  ALU n711_s52 (
    .SUM(n711_53_SUM),
    .COUT(n711_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n711_62) 
);
defparam n711_s52.ALU_MODE=1;
  ALU n711_s53 (
    .SUM(n711_54_SUM),
    .COUT(n711_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n711_64) 
);
defparam n711_s53.ALU_MODE=1;
  ALU n711_s54 (
    .SUM(n711_55_SUM),
    .COUT(n711_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n711_66) 
);
defparam n711_s54.ALU_MODE=1;
  ALU n711_s55 (
    .SUM(n711_56_SUM),
    .COUT(n711_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n711_68) 
);
defparam n711_s55.ALU_MODE=1;
  ALU n711_s56 (
    .SUM(n711_57_SUM),
    .COUT(n711_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n711_70) 
);
defparam n711_s56.ALU_MODE=1;
  ALU n711_s57 (
    .SUM(n711_58_SUM),
    .COUT(n711_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n711_72) 
);
defparam n711_s57.ALU_MODE=1;
  ALU n711_s58 (
    .SUM(n711_59_SUM),
    .COUT(n711_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n711_74) 
);
defparam n711_s58.ALU_MODE=1;
  ALU n711_s59 (
    .SUM(n711_60_SUM),
    .COUT(n711_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n711_76) 
);
defparam n711_s59.ALU_MODE=1;
  ALU n711_s60 (
    .SUM(n711_61_SUM),
    .COUT(n711_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n711_78) 
);
defparam n711_s60.ALU_MODE=1;
  ALU n711_s61 (
    .SUM(n711_62_SUM),
    .COUT(n711_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n711_80) 
);
defparam n711_s61.ALU_MODE=1;
  ALU n711_s62 (
    .SUM(n711_63_SUM),
    .COUT(n711_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n711_82) 
);
defparam n711_s62.ALU_MODE=1;
  ALU n711_s63 (
    .SUM(n711_64_SUM),
    .COUT(n711_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n711_84) 
);
defparam n711_s63.ALU_MODE=1;
  ALU n711_s64 (
    .SUM(n711_65_SUM),
    .COUT(n711_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n711_86) 
);
defparam n711_s64.ALU_MODE=1;
  ALU n712_s44 (
    .SUM(n712_45_SUM),
    .COUT(n712_48),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n712_s44.ALU_MODE=1;
  ALU n712_s45 (
    .SUM(n712_46_SUM),
    .COUT(n712_50),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n712_48) 
);
defparam n712_s45.ALU_MODE=1;
  ALU n712_s46 (
    .SUM(n712_47_SUM),
    .COUT(n712_52),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n712_50) 
);
defparam n712_s46.ALU_MODE=1;
  ALU n712_s47 (
    .SUM(n712_48_SUM),
    .COUT(n712_54),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n712_52) 
);
defparam n712_s47.ALU_MODE=1;
  ALU n712_s48 (
    .SUM(n712_49_SUM),
    .COUT(n712_56),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n712_54) 
);
defparam n712_s48.ALU_MODE=1;
  ALU n712_s49 (
    .SUM(n712_50_SUM),
    .COUT(n712_58),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n712_56) 
);
defparam n712_s49.ALU_MODE=1;
  ALU n712_s50 (
    .SUM(n712_51_SUM),
    .COUT(n712_60),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n712_58) 
);
defparam n712_s50.ALU_MODE=1;
  ALU n712_s51 (
    .SUM(n712_52_SUM),
    .COUT(n712_62),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n712_60) 
);
defparam n712_s51.ALU_MODE=1;
  ALU n712_s52 (
    .SUM(n712_53_SUM),
    .COUT(n712_64),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n712_62) 
);
defparam n712_s52.ALU_MODE=1;
  ALU n712_s53 (
    .SUM(n712_54_SUM),
    .COUT(n712_66),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n712_64) 
);
defparam n712_s53.ALU_MODE=1;
  ALU n712_s54 (
    .SUM(n712_55_SUM),
    .COUT(n712_68),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n712_66) 
);
defparam n712_s54.ALU_MODE=1;
  ALU n712_s55 (
    .SUM(n712_56_SUM),
    .COUT(n712_70),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n712_68) 
);
defparam n712_s55.ALU_MODE=1;
  ALU n712_s56 (
    .SUM(n712_57_SUM),
    .COUT(n712_72),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n712_70) 
);
defparam n712_s56.ALU_MODE=1;
  ALU n712_s57 (
    .SUM(n712_58_SUM),
    .COUT(n712_74),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n712_72) 
);
defparam n712_s57.ALU_MODE=1;
  ALU n712_s58 (
    .SUM(n712_59_SUM),
    .COUT(n712_76),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n712_74) 
);
defparam n712_s58.ALU_MODE=1;
  ALU n712_s59 (
    .SUM(n712_60_SUM),
    .COUT(n712_78),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n712_76) 
);
defparam n712_s59.ALU_MODE=1;
  ALU n712_s60 (
    .SUM(n712_61_SUM),
    .COUT(n712_80),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n712_78) 
);
defparam n712_s60.ALU_MODE=1;
  ALU n712_s61 (
    .SUM(n712_62_SUM),
    .COUT(n712_82),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n712_80) 
);
defparam n712_s61.ALU_MODE=1;
  ALU n712_s62 (
    .SUM(n712_63_SUM),
    .COUT(n712_84),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n712_82) 
);
defparam n712_s62.ALU_MODE=1;
  ALU n712_s63 (
    .SUM(n712_64_SUM),
    .COUT(n712_86),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n712_84) 
);
defparam n712_s63.ALU_MODE=1;
  ALU n712_s64 (
    .SUM(n712_65_SUM),
    .COUT(n712_88),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n712_86) 
);
defparam n712_s64.ALU_MODE=1;
  ALU n712_s65 (
    .SUM(n712_66_SUM),
    .COUT(n712_90),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n712_88) 
);
defparam n712_s65.ALU_MODE=1;
  ALU n714_s44 (
    .SUM(n714_45_SUM),
    .COUT(n714_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n714_s44.ALU_MODE=1;
  ALU n714_s45 (
    .SUM(n714_46_SUM),
    .COUT(n714_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n714_48) 
);
defparam n714_s45.ALU_MODE=1;
  ALU n714_s46 (
    .SUM(n714_47_SUM),
    .COUT(n714_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n714_50) 
);
defparam n714_s46.ALU_MODE=1;
  ALU n714_s47 (
    .SUM(n714_48_SUM),
    .COUT(n714_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n714_52) 
);
defparam n714_s47.ALU_MODE=1;
  ALU n714_s48 (
    .SUM(n714_49_SUM),
    .COUT(n714_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n714_54) 
);
defparam n714_s48.ALU_MODE=1;
  ALU n714_s49 (
    .SUM(n714_50_SUM),
    .COUT(n714_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n714_56) 
);
defparam n714_s49.ALU_MODE=1;
  ALU n714_s50 (
    .SUM(n714_51_SUM),
    .COUT(n714_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n714_58) 
);
defparam n714_s50.ALU_MODE=1;
  ALU n714_s51 (
    .SUM(n714_52_SUM),
    .COUT(n714_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n714_60) 
);
defparam n714_s51.ALU_MODE=1;
  ALU n714_s52 (
    .SUM(n714_53_SUM),
    .COUT(n714_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n714_62) 
);
defparam n714_s52.ALU_MODE=1;
  ALU n714_s53 (
    .SUM(n714_54_SUM),
    .COUT(n714_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n714_64) 
);
defparam n714_s53.ALU_MODE=1;
  ALU n714_s54 (
    .SUM(n714_55_SUM),
    .COUT(n714_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n714_66) 
);
defparam n714_s54.ALU_MODE=1;
  ALU n714_s55 (
    .SUM(n714_56_SUM),
    .COUT(n714_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n714_68) 
);
defparam n714_s55.ALU_MODE=1;
  ALU n714_s56 (
    .SUM(n714_57_SUM),
    .COUT(n714_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n714_70) 
);
defparam n714_s56.ALU_MODE=1;
  ALU n714_s57 (
    .SUM(n714_58_SUM),
    .COUT(n714_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n714_72) 
);
defparam n714_s57.ALU_MODE=1;
  ALU n714_s58 (
    .SUM(n714_59_SUM),
    .COUT(n714_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n714_74) 
);
defparam n714_s58.ALU_MODE=1;
  ALU n714_s59 (
    .SUM(n714_60_SUM),
    .COUT(n714_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n714_76) 
);
defparam n714_s59.ALU_MODE=1;
  ALU n714_s60 (
    .SUM(n714_61_SUM),
    .COUT(n714_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n714_78) 
);
defparam n714_s60.ALU_MODE=1;
  ALU n714_s61 (
    .SUM(n714_62_SUM),
    .COUT(n714_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n714_80) 
);
defparam n714_s61.ALU_MODE=1;
  ALU n714_s62 (
    .SUM(n714_63_SUM),
    .COUT(n714_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n714_82) 
);
defparam n714_s62.ALU_MODE=1;
  ALU n714_s63 (
    .SUM(n714_64_SUM),
    .COUT(n714_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n714_84) 
);
defparam n714_s63.ALU_MODE=1;
  ALU n714_s64 (
    .SUM(n714_65_SUM),
    .COUT(n714_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n714_86) 
);
defparam n714_s64.ALU_MODE=1;
  ALU n714_s65 (
    .SUM(n714_66_SUM),
    .COUT(n714_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n714_88) 
);
defparam n714_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU n479_s (
    .SUM(n479_2),
    .COUT(n479_3),
    .I0(i[0]),
    .I1(samples_before_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n479_s.ALU_MODE=1;
  ALU n478_s (
    .SUM(n478_2),
    .COUT(n478_3),
    .I0(i[1]),
    .I1(samples_before_Z[1]),
    .I3(GND),
    .CIN(n479_3) 
);
defparam n478_s.ALU_MODE=1;
  ALU n477_s (
    .SUM(n477_2),
    .COUT(n477_3),
    .I0(i[2]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(n478_3) 
);
defparam n477_s.ALU_MODE=1;
  ALU n476_s (
    .SUM(n476_2),
    .COUT(n476_3),
    .I0(i[3]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n477_3) 
);
defparam n476_s.ALU_MODE=1;
  ALU n475_s (
    .SUM(n475_2),
    .COUT(n475_3),
    .I0(i[4]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n476_3) 
);
defparam n475_s.ALU_MODE=1;
  ALU n474_s (
    .SUM(n474_2),
    .COUT(n474_3),
    .I0(i[5]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n475_3) 
);
defparam n474_s.ALU_MODE=1;
  ALU n473_s (
    .SUM(n473_2),
    .COUT(n473_3),
    .I0(i[6]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n474_3) 
);
defparam n473_s.ALU_MODE=1;
  ALU n472_s (
    .SUM(n472_2),
    .COUT(n472_3),
    .I0(i[7]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n472_s.ALU_MODE=1;
  ALU n471_s (
    .SUM(n471_2),
    .COUT(n471_3),
    .I0(i[8]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n471_s.ALU_MODE=1;
  ALU n470_s (
    .SUM(n470_2),
    .COUT(n470_3),
    .I0(i[9]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n470_s.ALU_MODE=1;
  ALU n469_s (
    .SUM(n469_2),
    .COUT(n469_3),
    .I0(i[10]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n469_s.ALU_MODE=1;
  ALU n468_s (
    .SUM(n468_2),
    .COUT(n468_3),
    .I0(i[11]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n468_s.ALU_MODE=1;
  ALU n467_s (
    .SUM(n467_2),
    .COUT(n467_3),
    .I0(i[12]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n467_s.ALU_MODE=1;
  ALU n466_s (
    .SUM(n466_2),
    .COUT(n466_3),
    .I0(i[13]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n466_s.ALU_MODE=1;
  ALU n465_s (
    .SUM(n465_2),
    .COUT(n465_3),
    .I0(i[14]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n465_s.ALU_MODE=1;
  ALU n464_s (
    .SUM(n464_2),
    .COUT(n464_3),
    .I0(i[15]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n464_s.ALU_MODE=1;
  ALU n463_s (
    .SUM(n463_2),
    .COUT(n463_3),
    .I0(i[16]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n463_s.ALU_MODE=1;
  ALU n462_s (
    .SUM(n462_2),
    .COUT(n462_3),
    .I0(i[17]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n462_s.ALU_MODE=1;
  ALU n461_s (
    .SUM(n461_2),
    .COUT(n461_3),
    .I0(i[18]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n461_s.ALU_MODE=1;
  ALU n460_s (
    .SUM(n460_2),
    .COUT(n460_3),
    .I0(i[19]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n460_s.ALU_MODE=1;
  ALU n459_s (
    .SUM(n459_2),
    .COUT(n459_3),
    .I0(i[20]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n459_s.ALU_MODE=1;
  ALU n458_s (
    .SUM(n458_2),
    .COUT(n458_0_COUT),
    .I0(i[21]),
    .I1(samples_before_Z[21]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n458_s.ALU_MODE=1;
  ALU n708_s (
    .SUM(n708_2),
    .COUT(n708_3),
    .I0(samples_after_Z[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n708_s.ALU_MODE=0;
  ALU n707_s (
    .SUM(n707_2),
    .COUT(n707_3),
    .I0(samples_after_Z[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n707_s.ALU_MODE=0;
  ALU n706_s (
    .SUM(n706_2),
    .COUT(n706_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n706_s.ALU_MODE=0;
  ALU n705_s (
    .SUM(n705_2),
    .COUT(n705_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n705_s.ALU_MODE=0;
  ALU n704_s (
    .SUM(n704_2),
    .COUT(n704_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n704_s.ALU_MODE=0;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n703_s.ALU_MODE=0;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=0;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=0;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=0;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=0;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=0;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=0;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=0;
  ALU n695_s (
    .SUM(n695_2),
    .COUT(n695_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n696_3) 
);
defparam n695_s.ALU_MODE=0;
  ALU n694_s (
    .SUM(n694_2),
    .COUT(n694_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n695_3) 
);
defparam n694_s.ALU_MODE=0;
  ALU n693_s (
    .SUM(n693_2),
    .COUT(n693_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n694_3) 
);
defparam n693_s.ALU_MODE=0;
  ALU n692_s (
    .SUM(n692_2),
    .COUT(n692_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n693_3) 
);
defparam n692_s.ALU_MODE=0;
  ALU n691_s (
    .SUM(n691_2),
    .COUT(n691_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n692_3) 
);
defparam n691_s.ALU_MODE=0;
  ALU n690_s (
    .SUM(n690_2),
    .COUT(n690_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n691_3) 
);
defparam n690_s.ALU_MODE=0;
  ALU n689_s (
    .SUM(n689_2),
    .COUT(n689_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n690_3) 
);
defparam n689_s.ALU_MODE=0;
  ALU n688_s (
    .SUM(n688_2),
    .COUT(n688_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n689_3) 
);
defparam n688_s.ALU_MODE=0;
  INV n246_s2 (
    .O(n246_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV n244_s2 (
    .O(n244_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .n1806_5(n1806_5),
    .n1809_5(n1809_5),
    .n1810_3(n1810_3),
    .n1811_3(n1811_3),
    .n1812_3(n1812_3),
    .n1813_3(n1813_3),
    .n1814_3(n1814_3),
    .n1815_3(n1815_3),
    .n1816_3(n1816_3),
    .n1817_3(n1817_3),
    .n1818_3(n1818_3),
    .n1819_3(n1819_3),
    .n1820_3(n1820_3),
    .n1821_3(n1821_3),
    .quad_start_mcu(quad_start_mcu),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .fifo_empty(fifo_empty),
    .n1824_3(n1824_3),
    .address(address[22:1]),
    .mem_sio_in(mem_sio_in[3:0]),
    .read_write(read_write[1:0]),
    .qpi_on_Z(qpi_on_Z),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .fifo_rd_Z(fifo_rd_Z),
    .write_ended(write_ended),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_0_5(mem_sio_0_5),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n29_8(n29_8),
    .data_out_Z(data_out_Z[15:0])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[15:0]),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .trigger_Z(trigger_Z[7:0]),
    .threshold_Z(threshold_Z[12:0]),
    .samples_after_Z(samples_after_Z[21:0]),
    .samples_before_Z(samples_before_Z[21:0])
);
  ping_pong_buffer PP_post_process (
    .write_clk_PP(write_clk_PP),
    .clk_PSRAM(clk_PSRAM),
    .rst_PP(rst_PP),
    .read_clk_PP(read_clk_PP),
    .en_read_PP(en_read_PP),
    .en_write_PP(en_write_PP),
    .data_out_Z(data_out_Z[15:0]),
    .stop_PP_Z(stop_PP_Z),
    .read_cmp_Z(read_cmp_Z),
    .read_PP_0_4(read_PP_0_4),
    .read_PP_1_3(read_PP_1_3),
    .read_PP_2_3(read_PP_2_3),
    .read_PP_3_3(read_PP_3_3),
    .read_PP_4_3(read_PP_4_3),
    .read_PP_5_3(read_PP_5_3),
    .read_PP_6_3(read_PP_6_3),
    .read_PP_7_3(read_PP_7_3),
    .read_PP_8_3(read_PP_8_3),
    .read_PP_9_3(read_PP_9_3),
    .read_PP_10_3(read_PP_10_3),
    .read_PP_11_3(read_PP_11_3),
    .read_PP_12_3(read_PP_12_3),
    .read_PP_13_3(read_PP_13_3),
    .read_PP_14_3(read_PP_14_3),
    .read_PP_15_3(read_PP_15_3),
    .read_PP_0_12(read_PP_0_12),
    .n121_3(n121_3),
    .n122_3(n122_3),
    .n123_3(n123_3),
    .n124_3(n124_3),
    .n125_3(n125_3),
    .n126_3(n126_3),
    .n127_3(n127_3),
    .n128_3(n128_3),
    .n129_3(n129_3),
    .n130_3(n130_3),
    .n131_3(n131_3),
    .n132_3(n132_3),
    .n133_3(n133_3),
    .n134_3(n134_3),
    .n135_3(n135_3),
    .n136_3(n136_3),
    .n490_4(n490_4),
    .read_pointer_6_10(read_pointer_6_10)
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d),
    .stop_acquisition(stop_acquisition),
    .n1174_16(n1174_16),
    .adc_out_d(adc_out_d[11:0]),
    .fifo_wr(fifo_wr),
    .adc_data_Z(adc_data_Z[11:0])
);
  fifo_adc fifo_inst (
    .clk_PSRAM(clk_PSRAM),
    .fifo_wr(fifo_wr),
    .fifo_rst(fifo_rst),
    .fifo_rd_Z(fifo_rd_Z),
    .adc_data_Z(adc_data_Z[11:0]),
    .fifo_empty(fifo_empty),
    .half_full_d(half_full_d),
    .fifo_out(fifo_out[11:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
