<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dvbt-channel-estimation.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpolador11_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="interpolador11_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="interpolador11_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_05_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_06_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_08_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_09_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_10_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_12_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_13_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_13_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_bloque_13_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_13_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_5_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_5_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_bloque_5_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_5_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_6_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_8_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_8_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_bloque_8_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_estimador_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543344727" xil_pn:in_ck="-1898479531919218287" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543344727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bloque_10.vhd"/>
      <outfile xil_pn:name="bloque_12.vhd"/>
      <outfile xil_pn:name="bloque_14.vhd"/>
      <outfile xil_pn:name="bloque_2.vhd"/>
      <outfile xil_pn:name="bloque_3.vhd"/>
      <outfile xil_pn:name="bloque_5.vhd"/>
      <outfile xil_pn:name="bloque_6.vhd"/>
      <outfile xil_pn:name="bloque_8.vhd"/>
      <outfile xil_pn:name="bloque_9.vhd"/>
      <outfile xil_pn:name="clkmanager.vhd"/>
      <outfile xil_pn:name="cont_N_i_M.vhd"/>
      <outfile xil_pn:name="datagen.vhd"/>
      <outfile xil_pn:name="datawrite.vhd"/>
      <outfile xil_pn:name="estimador.vhd"/>
      <outfile xil_pn:name="estimador_verification.vhd"/>
      <outfile xil_pn:name="image_pkg.vhd"/>
      <outfile xil_pn:name="interpolador11.vhd"/>
      <outfile xil_pn:name="interpolador11_tb.vhd"/>
      <outfile xil_pn:name="miROM.vhd"/>
      <outfile xil_pn:name="mi_paquete.vhd"/>
      <outfile xil_pn:name="tb_bloque_10.vhd"/>
      <outfile xil_pn:name="tb_bloque_12.vhd"/>
      <outfile xil_pn:name="tb_bloque_5.vhd"/>
      <outfile xil_pn:name="tb_bloque_6.vhd"/>
      <outfile xil_pn:name="tb_bloque_8.vhd"/>
      <outfile xil_pn:name="tb_bloque_9.vhd"/>
      <outfile xil_pn:name="tb_estimador.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
      <outfile xil_pn:name="vhdl_verification.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543344598" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2457852071259912487" xil_pn:start_ts="1543344598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1543344598" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1356988508973595557" xil_pn:start_ts="1543344598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1543343004" xil_pn:in_ck="7832821866565679509" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4514215221474229482" xil_pn:start_ts="1543343004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bloque_11.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bloque_11.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dpram_b12_test.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dpram_b12_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543344598" xil_pn:in_ck="8624216949431454735" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543344598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bloque_10.vhd"/>
      <outfile xil_pn:name="bloque_12.vhd"/>
      <outfile xil_pn:name="bloque_14.vhd"/>
      <outfile xil_pn:name="bloque_2.vhd"/>
      <outfile xil_pn:name="bloque_3.vhd"/>
      <outfile xil_pn:name="bloque_5.vhd"/>
      <outfile xil_pn:name="bloque_6.vhd"/>
      <outfile xil_pn:name="bloque_8.vhd"/>
      <outfile xil_pn:name="bloque_9.vhd"/>
      <outfile xil_pn:name="clkmanager.vhd"/>
      <outfile xil_pn:name="cont_N_i_M.vhd"/>
      <outfile xil_pn:name="datagen.vhd"/>
      <outfile xil_pn:name="datawrite.vhd"/>
      <outfile xil_pn:name="estimador.vhd"/>
      <outfile xil_pn:name="estimador_verification.vhd"/>
      <outfile xil_pn:name="image_pkg.vhd"/>
      <outfile xil_pn:name="interpolador11.vhd"/>
      <outfile xil_pn:name="interpolador11_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bloque_11.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dpram_b12_test.vhd"/>
      <outfile xil_pn:name="miROM.vhd"/>
      <outfile xil_pn:name="mi_paquete.vhd"/>
      <outfile xil_pn:name="tb_bloque_10.vhd"/>
      <outfile xil_pn:name="tb_bloque_12.vhd"/>
      <outfile xil_pn:name="tb_bloque_5.vhd"/>
      <outfile xil_pn:name="tb_bloque_6.vhd"/>
      <outfile xil_pn:name="tb_bloque_8.vhd"/>
      <outfile xil_pn:name="tb_bloque_9.vhd"/>
      <outfile xil_pn:name="tb_estimador.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
      <outfile xil_pn:name="vhdl_verification.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543344601" xil_pn:in_ck="-3031359208479351194" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3071678695369102" xil_pn:start_ts="1543344598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1543344601" xil_pn:in_ck="3373609930092523488" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6383699364820888603" xil_pn:start_ts="1543344601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
