<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"process design" | Genetic Logic Lab</title><link>/tag/process-design/</link><atom:link href="/tag/process-design/index.xml" rel="self" type="application/rss+xml"/><description>"process design"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sat, 01 Nov 2003 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"process design"</title><link>/tag/process-design/</link></image><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-efficient-1997/</guid><description/></item></channel></rss>