Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/deepak/6thSem/CS220A/Assignments/verilog2/Q1/Q1_test_isim_beh.exe -prj /home/deepak/6thSem/CS220A/Assignments/verilog2/Q1/Q1_test_beh.prj work.Q1_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/deepak/6thSem/CS220A/Assignments/verilog2/Q1/Q1.v" into library work
Analyzing Verilog file "/home/deepak/6thSem/CS220A/Assignments/verilog2/Q1/Q1_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/deepak/6thSem/CS220A/Assignments/verilog2/Q1/Q1.v" Line 40: Port sf_e is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94684 KB
Fuse CPU Usage: 1270 ms
Compiling module add1
Compiling module add4
Compiling module printLCD
Compiling module Q1
Compiling module Q1_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/deepak/6thSem/CS220A/Assignments/verilog2/Q1/Q1_test_isim_beh.exe
Fuse Memory Usage: 654872 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 550 ms
