#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
typedef  int u_int ;
struct ahc_softc {int flags; scalar_t__ pci_target_perr_count; int /*<<< orphan*/  seqctl; int /*<<< orphan*/  dev_softc; } ;

/* Variables and functions */
 int AHC_DISABLE_PCI_PERR ; 
 scalar_t__ AHC_PCI_TARGET_PERR_THRESH ; 
 int /*<<< orphan*/  CLRINT ; 
 int /*<<< orphan*/  CLRPARERR ; 
 int DPE ; 
 int DPR ; 
 int /*<<< orphan*/  ERROR ; 
 int /*<<< orphan*/  FAILDIS ; 
 int PCIERRSTAT ; 
 scalar_t__ PCIR_STATUS ; 
 int RMA ; 
 int RTA ; 
 int /*<<< orphan*/  SEQADDR0 ; 
 int /*<<< orphan*/  SEQADDR1 ; 
 int /*<<< orphan*/  SEQCTL ; 
 int SSE ; 
 int STA ; 
 int FUNC0 (struct ahc_softc*,int /*<<< orphan*/ ) ; 
 char* FUNC1 (struct ahc_softc*) ; 
 int /*<<< orphan*/  FUNC2 (struct ahc_softc*,int /*<<< orphan*/ ,int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  FUNC3 (struct ahc_softc*) ; 
 int FUNC4 (int /*<<< orphan*/ ,scalar_t__,int) ; 
 int /*<<< orphan*/  FUNC5 (int /*<<< orphan*/ ,scalar_t__,int,int) ; 
 int /*<<< orphan*/  FUNC6 (char*,char*,...) ; 

__attribute__((used)) static void
FUNC7(struct ahc_softc *ahc)
{
	u_int error;
	u_int status1;

	error = FUNC0(ahc, ERROR);
	if ((error & PCIERRSTAT) == 0)
		return;

	status1 = FUNC4(ahc->dev_softc,
				      PCIR_STATUS + 1, /*bytes*/1);

	if ((status1 & ~DPE) != 0
	 || (ahc->flags & AHC_DISABLE_PCI_PERR) == 0) {
		FUNC6("%s: PCI error Interrupt at seqaddr = 0x%x\n",
		       FUNC1(ahc),
		       FUNC0(ahc, SEQADDR0) | (FUNC0(ahc, SEQADDR1) << 8));
	}

	if (status1 & DPE
	 && (ahc->flags & AHC_DISABLE_PCI_PERR) == 0) {
		ahc->pci_target_perr_count++;
		FUNC6("%s: Data Parity Error Detected during address "
		       "or write data phase\n", FUNC1(ahc));
	}
	if (status1 & SSE) {
		FUNC6("%s: Signal System Error Detected\n", FUNC1(ahc));
	}
	if (status1 & RMA) {
		FUNC6("%s: Received a Master Abort\n", FUNC1(ahc));
	}
	if (status1 & RTA) {
		FUNC6("%s: Received a Target Abort\n", FUNC1(ahc));
	}
	if (status1 & STA) {
		FUNC6("%s: Signaled a Target Abort\n", FUNC1(ahc));
	}
	if (status1 & DPR) {
		FUNC6("%s: Data Parity Error has been reported via PERR#\n",
		       FUNC1(ahc));
	}

	/* Clear latched errors. */
	FUNC5(ahc->dev_softc, PCIR_STATUS + 1,
			     status1, /*bytes*/1);

	if ((status1 & (DPE|SSE|RMA|RTA|STA|DPR)) == 0) {
		FUNC6("%s: Latched PCIERR interrupt with "
		       "no status bits set\n", FUNC1(ahc)); 
	} else {
		FUNC2(ahc, CLRINT, CLRPARERR);
	}

	if (ahc->pci_target_perr_count > AHC_PCI_TARGET_PERR_THRESH
	 && (ahc->flags & AHC_DISABLE_PCI_PERR) == 0) {
		FUNC6(
"%s: WARNING WARNING WARNING WARNING\n"
"%s: Too many PCI parity errors observed as a target.\n"
"%s: Some device on this PCI bus is generating bad parity.\n"
"%s: This is an error *observed by*, not *generated by*, %s.\n"
"%s: PCI parity error checking has been disabled.\n"
"%s: WARNING WARNING WARNING WARNING\n",
		       FUNC1(ahc), FUNC1(ahc), FUNC1(ahc),
		       FUNC1(ahc), FUNC1(ahc), FUNC1(ahc),
		       FUNC1(ahc));
		ahc->seqctl |= FAILDIS;
		ahc->flags |= AHC_DISABLE_PCI_PERR;
		FUNC2(ahc, SEQCTL, ahc->seqctl);
	}
	FUNC3(ahc);
}