PPA Report for Address Masking Decoder
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 0
IO Count: 20
Cell Count: 61

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 6.253 ns

POWER METRICS:
-------------
Total Power Consumption: 0.867 W
