Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 18:16:11 2019
| Host         : EmbSys18 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_HDMI_wrapper_control_sets_placed.rpt
| Design       : Testing_HDMI_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      9 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                Clock Signal               |               Enable Signal              |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS |                                          | Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0 |                1 |              4 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   |                                          | Testing_HDMI_i/HDMI_test_0/inst/CounterY              |                4 |              9 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   | Testing_HDMI_i/HDMI_test_0/inst/CounterY | Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_1_n_0   |                4 |              9 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   |                                          | Testing_HDMI_i/HDMI_test_0/inst/encode_R/DrawArea_reg |               10 |             30 |
|  Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS |                                          |                                                       |                7 |             31 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   |                                          |                                                       |               12 |             41 |
+-------------------------------------------+------------------------------------------+-------------------------------------------------------+------------------+----------------+


