Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Aug 11 10:38:51 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
| Design       : mtf7_core_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   290 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |    39 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6577 |         1755 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             527 |          244 |
| Yes          | No                    | No                     |             133 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             654 |          236 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                        Enable Signal                                                        |                                                   Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                 |                1 |              1 |         1.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/phase_done_n                                                                                                   |                1 |              2 |         2.00 |
|  ctoc/ctoc_mmcm_out/inst/clk_125M |                                                                                                                             |                                                                                                                     |                1 |              2 |         2.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/FSM_onehot_bs_st[3]_i_1_n_0                                                                                            |                                                                                                                     |                2 |              4 |         2.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].reset_count[3]_i_1_n_0                                                                      |                                                                                                                     |                1 |              4 |         4.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].bram_address[3]_i_2_n_0                                                                     | my_test_algo/data_source_gen[0].bram_address[3]_i_1_n_0                                                             |                2 |              4 |         2.00 |
|  pcie_clk_buf                     |                                                                                                                             | cp/reset                                                                                                            |                3 |              6 |         2.00 |
|  pcie_clk_buf                     | m_aresetn_IBUF                                                                                                              |                                                                                                                     |                5 |              7 |         1.40 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].count[7]_i_1_n_0                                                                            |                                                                                                                     |                2 |              8 |         4.00 |
|  pcie_clk_buf                     | imem/xfer_cnt[7]_i_1__0_n_0                                                                                                 |                                                                                                                     |                3 |              8 |         2.67 |
|  pcie_clk_buf                     | ctoc/data_out[7]_i_1_n_0                                                                                                    | ctoc/data_out[63]_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  pcie_clk_buf                     | cp/xfer_cnt[7]_i_1_n_0                                                                                                      |                                                                                                                     |                3 |              8 |         2.67 |
|  pcie_clk_buf                     |                                                                                                                             | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                     |                6 |              9 |         1.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_19_fu_2821_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_32_fu_2001_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_33_fu_2121_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_fu_441_p2[18]     |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_10_fu_1741_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_11_fu_1861_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_12_fu_1981_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_15_fu_2341_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_13_fu_2101_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_14_fu_2221_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_16_fu_2461_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_17_fu_2581_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_18_fu_2701_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_8_fu_1501_p2[18]   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_26_fu_1281_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_1_fu_661_p2[18]    |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_2_fu_781_p2[18]    |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/reset                                                                                                  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_3_fu_901_p2[18]    |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_fu_541_p2[18]      |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_4_fu_1021_p2[18]   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_9_fu_1621_p2[18]   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_5_fu_1141_p2[18]   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_6_fu_1261_p2[18]   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config6_s_fu_323/add_ln475_7_fu_1381_p2[18]   |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_30_fu_1761_p2[18] |                4 |             10 |         2.50 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/phdone_to                                                                                                              | ctoc/bs_bits0                                                                                                       |                3 |             10 |         3.33 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/psen1                                                                                                                  | ctoc/clear                                                                                                          |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | imem/clear                                                                                                          |                3 |             10 |         3.33 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_20_fu_561_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_21_fu_681_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_22_fu_801_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_25_fu_1161_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_24_fu_1041_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_23_fu_921_p2[18]  |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_27_fu_1401_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_28_fu_1521_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_31_fu_1881_p2[18] |                4 |             10 |         2.50 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config10_s_fu_349/add_ln475_29_fu_1641_p2[18] |                4 |             10 |         2.50 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/bitslip[13]_i_1_n_0                                                                                            |               12 |             14 |         1.17 |
|  pcie_clk_buf                     | cp/addr_cnt[14]_i_1_n_0                                                                                                     |                                                                                                                     |                6 |             15 |         2.50 |
|  pcie_clk_buf                     | imem/addr_cnt[14]_i_1__0_n_0                                                                                                |                                                                                                                     |                4 |             15 |         3.75 |
|  pcie_clk_buf                     | ctoc/sel                                                                                                                    | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                     |                4 |             16 |         4.00 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[68] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                     |                6 |             32 |         5.33 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[65] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                     |                8 |             40 |         5.00 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             |                                                                                                                     |               24 |             52 |         2.17 |
|  pcie_clk_buf                     | ctoc/data_out[63]_i_2_n_0                                                                                                   | ctoc/data_out[63]_i_1_n_0                                                                                           |               38 |             56 |         1.47 |
|  pcie_clk_buf                     |                                                                                                                             | cp/SR[0]                                                                                                            |               38 |             64 |         1.68 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[66] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                                                     |               29 |             64 |         2.21 |
|  pcie_clk_buf                     |                                                                                                                             | cp/s_axo\\.rdata[63]_i_1_n_0                                                                                        |               38 |             64 |         1.68 |
|  pcie_clk_buf                     | cp/E[0]                                                                                                                     |                                                                                                                     |               50 |             64 |         1.28 |
|  pcie_clk_buf                     |                                                                                                                             |                                                                                                                     |               44 |             85 |         1.93 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/input1_0_V_ap_vld                                                                                              | my_test_algo/reset                                                                                                  |              138 |            414 |         3.00 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             |                                                                                                                     |             1686 |           6479 |         3.84 |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


