// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/19/2017 15:51:26"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module microprocessador (
	clk,
	execute,
	reset,
	externaldata,
	finished,
	saida,
	carryflag);
input 	clk;
input 	execute;
input 	reset;
input 	[7:0] externaldata;
output 	finished;
output 	[7:0] saida;
output 	carryflag;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datapath0|ALU0|Add1~0_combout ;
wire \datapath0|ALU0|Add1~2_combout ;
wire \datapath0|ALU0|Add1~4_combout ;
wire \datapath0|ALU0|Add1~6_combout ;
wire \datapath0|ALU0|Add1~8_combout ;
wire \datapath0|ALU0|Add1~10_combout ;
wire \datapath0|ALU0|Add1~12_combout ;
wire \datapath0|ALU0|Add0~14_combout ;
wire \datapath0|regcarryflag|out0~0_combout ;
wire \datapath0|ALU0|Add0~18_combout ;
wire \datapath0|ALU0|Add0~20_combout ;
wire \datapath0|ALU0|Add0~22_combout ;
wire \datapath0|ALU0|Add0~24_combout ;
wire \datapath0|ALU0|Add0~26_combout ;
wire \datapath0|ALU0|Add0~28_combout ;
wire \datapath0|ALU0|Add0~30_combout ;
wire \datapath0|ALU0|Add0~31_combout ;
wire \controlador0|WideOr2~0_combout ;
wire \controlador0|datamem_write_enable~combout ;
wire \reset~combout ;
wire \controlador0|state.start~regout ;
wire \clk~combout ;
wire \~GND~combout ;
wire \datapath0|programcounter0|current[0]~8_combout ;
wire \datapath0|programcounter0|current[0]~9 ;
wire \datapath0|programcounter0|current[1]~10_combout ;
wire \datapath0|programcounter0|current[1]~11 ;
wire \datapath0|programcounter0|current[2]~12_combout ;
wire \datapath0|programcounter0|current[2]~13 ;
wire \datapath0|programcounter0|current[3]~14_combout ;
wire \datapath0|programcounter0|current[3]~15 ;
wire \datapath0|programcounter0|current[4]~16_combout ;
wire \datapath0|programcounter0|current[4]~17 ;
wire \datapath0|programcounter0|current[5]~18_combout ;
wire \datapath0|programcounter0|current[5]~19 ;
wire \datapath0|programcounter0|current[6]~20_combout ;
wire \datapath0|programcounter0|current[6]~21 ;
wire \datapath0|programcounter0|current[7]~22_combout ;
wire \controlador0|Mux7~9_combout ;
wire \execute~combout ;
wire \controlador0|Selector2~0_combout ;
wire \controlador0|state.decode~regout ;
wire \controlador0|state.JMP~regout ;
wire \controlador0|WideOr4~0_combout ;
wire \controlador0|Selector2~1_combout ;
wire \controlador0|state.busca~regout ;
wire \controlador0|WideOr1~0_combout ;
wire \controlador0|Mux7~6_combout ;
wire \controlador0|state.SHL~regout ;
wire \controlador0|Mux7~7_combout ;
wire \controlador0|state.SHR~regout ;
wire \controlador0|Mux7~8_combout ;
wire \controlador0|state.ST~regout ;
wire \controlador0|WideOr13~0_combout ;
wire \controlador0|Mux7~0_combout ;
wire \controlador0|state.instOUT~regout ;
wire \controlador0|Selector5~0_combout ;
wire \controlador0|Selector5~1_combout ;
wire \controlador0|Mux7~3_combout ;
wire \controlador0|state.MOV~regout ;
wire \controlador0|Mux7~2_combout ;
wire \controlador0|state.SUB~regout ;
wire \controlador0|WideOr8~0_combout ;
wire \controlador0|WideOr12~2_combout ;
wire \controlador0|Selector3~0_combout ;
wire \controlador0|Mux7~5_combout ;
wire \controlador0|state.LD~regout ;
wire \controlador0|WideOr10~0_combout ;
wire \controlador0|Mux7~4_combout ;
wire \controlador0|state.MVI~regout ;
wire \controlador0|WideOr0~0_combout ;
wire \controlador0|Mux15~0_combout ;
wire \controlador0|Selector1~0_combout ;
wire \controlador0|Selector9~0_combout ;
wire \datapath0|mux2|Mux7~0_combout ;
wire \controlador0|Mux15~2_combout ;
wire \datapath0|mux2|Mux7~1_combout ;
wire \controlador0|Selector6~0_combout ;
wire \controlador0|Selector6~1_combout ;
wire \datapath0|mux1|Mux6~0_combout ;
wire \datapath0|mux1|Mux6~1_combout ;
wire \controlador0|Mux15~1_combout ;
wire \datapath0|mux1|Mux5~0_combout ;
wire \datapath0|mux1|Mux5~1_combout ;
wire \datapath0|mux1|Mux4~0_combout ;
wire \datapath0|mux1|Mux4~1_combout ;
wire \datapath0|mux1|Mux3~0_combout ;
wire \datapath0|mux1|Mux3~1_combout ;
wire \controlador0|Mux7~10_combout ;
wire \controlador0|state.instIN~regout ;
wire \controlador0|Mux7~11_combout ;
wire \controlador0|state.JZ~regout ;
wire \controlador0|WideOr6~0_combout ;
wire \controlador0|WideOr6~combout ;
wire \datapath0|mux0|Mux1~0_combout ;
wire \datapath0|ALU0|Add2~1 ;
wire \datapath0|ALU0|Add2~3 ;
wire \datapath0|ALU0|Add2~5 ;
wire \datapath0|ALU0|Add2~7 ;
wire \datapath0|ALU0|Add2~8_combout ;
wire \controlador0|alucontrol~0_combout ;
wire \datapath0|mux0|Mux1~1_combout ;
wire \datapath0|ALU0|Add0~1 ;
wire \datapath0|ALU0|Add0~3 ;
wire \datapath0|ALU0|Add0~5 ;
wire \datapath0|ALU0|Add0~7 ;
wire \datapath0|ALU0|Add0~8_combout ;
wire \controlador0|WideOr13~1_combout ;
wire \datapath0|ALU0|Add0~25_combout ;
wire \datapath0|mux1|Mux0~0_combout ;
wire \datapath0|mux1|Mux0~1_combout ;
wire \datapath0|ALU0|Add2~9 ;
wire \datapath0|ALU0|Add2~10_combout ;
wire \datapath0|ALU0|Add0~9 ;
wire \datapath0|ALU0|Add0~10_combout ;
wire \datapath0|ALU0|Add0~27_combout ;
wire \datapath0|mux0|Mux2~0_combout ;
wire \datapath0|mux0|Mux2~1_combout ;
wire \controlador0|WideOr9~combout ;
wire \controlador0|WideOr8~combout ;
wire \datapath0|mux0|Mux1~3_combout ;
wire \datapath0|mux0|Mux1~4_combout ;
wire \datapath0|mux0|Mux2~2_combout ;
wire \datapath0|mux0|Mux2~combout ;
wire \datapath0|mux1|Mux2~0_combout ;
wire \datapath0|mux1|Mux2~1_combout ;
wire \datapath0|ALU0|Add2~11 ;
wire \datapath0|ALU0|Add2~12_combout ;
wire \datapath0|ALU0|Add0~11 ;
wire \datapath0|ALU0|Add0~12_combout ;
wire \datapath0|ALU0|Add0~29_combout ;
wire \datapath0|mux0|Mux1~5_combout ;
wire \datapath0|mux0|Mux1~6_combout ;
wire \datapath0|mux0|Mux1~7_combout ;
wire \datapath0|mux0|Mux1~combout ;
wire \datapath0|mux1|Mux1~0_combout ;
wire \datapath0|mux1|Mux1~1_combout ;
wire \datapath0|ALU0|Add0~13 ;
wire \datapath0|ALU0|Add0~15 ;
wire \datapath0|ALU0|Add0~16_combout ;
wire \datapath0|ALU0|Mux20~0_combout ;
wire \datapath0|ALU0|Add2~13 ;
wire \datapath0|ALU0|Add2~14_combout ;
wire \datapath0|ALU0|Add1~1 ;
wire \datapath0|ALU0|Add1~3 ;
wire \datapath0|ALU0|Add1~5 ;
wire \datapath0|ALU0|Add1~7 ;
wire \datapath0|ALU0|Add1~9 ;
wire \datapath0|ALU0|Add1~11 ;
wire \datapath0|ALU0|Add1~13 ;
wire \datapath0|ALU0|Add1~14_combout ;
wire \datapath0|mux0|Mux0~0_combout ;
wire \datapath0|mux0|Mux0~1_combout ;
wire \datapath0|mux0|Mux0~2_combout ;
wire \datapath0|mux0|Mux0~combout ;
wire \datapath0|mux2|Mux0~0_combout ;
wire \datapath0|mux2|Mux0~1_combout ;
wire \datapath0|mux2|Mux1~0_combout ;
wire \datapath0|mux2|Mux1~1_combout ;
wire \datapath0|mux2|Mux2~0_combout ;
wire \datapath0|mux2|Mux2~1_combout ;
wire \datapath0|ALU0|LessThan0~1_cout ;
wire \datapath0|ALU0|LessThan0~3_cout ;
wire \datapath0|ALU0|LessThan0~5_cout ;
wire \datapath0|ALU0|LessThan0~7_cout ;
wire \datapath0|ALU0|LessThan0~9_cout ;
wire \datapath0|ALU0|LessThan0~11_cout ;
wire \datapath0|ALU0|LessThan0~13_cout ;
wire \datapath0|ALU0|LessThan0~14_combout ;
wire \datapath0|mux0|Mux1~2_combout ;
wire \datapath0|mux0|Mux3~0_combout ;
wire \datapath0|mux0|Mux3~1_combout ;
wire \datapath0|mux0|Mux3~2_combout ;
wire \datapath0|mux0|Mux3~combout ;
wire \datapath0|mux2|Mux3~0_combout ;
wire \datapath0|mux2|Mux3~1_combout ;
wire \datapath0|ALU0|Add2~6_combout ;
wire \datapath0|ALU0|Add0~6_combout ;
wire \datapath0|ALU0|Add0~23_combout ;
wire \datapath0|mux0|Mux4~0_combout ;
wire \datapath0|mux0|Mux4~1_combout ;
wire \datapath0|mux0|Mux4~2_combout ;
wire \datapath0|mux0|Mux4~combout ;
wire \datapath0|mux2|Mux4~0_combout ;
wire \datapath0|mux2|Mux4~1_combout ;
wire \datapath0|ALU0|Add2~4_combout ;
wire \datapath0|ALU0|Add0~4_combout ;
wire \datapath0|ALU0|Add0~21_combout ;
wire \datapath0|mux0|Mux5~0_combout ;
wire \datapath0|mux0|Mux5~1_combout ;
wire \datapath0|mux0|Mux5~2_combout ;
wire \datapath0|mux0|Mux5~combout ;
wire \datapath0|mux2|Mux5~0_combout ;
wire \datapath0|mux2|Mux5~1_combout ;
wire \datapath0|ALU0|Add2~2_combout ;
wire \datapath0|ALU0|Add0~2_combout ;
wire \datapath0|ALU0|Add0~19_combout ;
wire \datapath0|mux0|Mux6~0_combout ;
wire \datapath0|mux0|Mux6~1_combout ;
wire \datapath0|mux0|Mux6~2_combout ;
wire \datapath0|mux0|Mux6~combout ;
wire \datapath0|mux2|Mux6~0_combout ;
wire \datapath0|mux2|Mux6~1_combout ;
wire \datapath0|ALU0|Add2~0_combout ;
wire \datapath0|ALU0|Add0~0_combout ;
wire \datapath0|ALU0|Mux11~0_combout ;
wire \datapath0|mux0|Mux7~0_combout ;
wire \datapath0|mux0|Mux7~1_combout ;
wire \datapath0|mux0|Mux7~2_combout ;
wire \datapath0|mux0|Mux7~combout ;
wire \datapath0|mux1|Mux7~0_combout ;
wire \datapath0|mux1|Mux7~1_combout ;
wire \controlador0|Mux7~1_combout ;
wire \controlador0|state.ADD~regout ;
wire \datapath0|regcarryflag|out0~1_combout ;
wire \datapath0|regcarryflag|out0~regout ;
wire [7:0] \datapath0|datamem0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \datapath0|reg00|out0 ;
wire [8:0] \datapath0|ALU0|temp ;
wire [7:0] \datapath0|progmem0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \datapath0|reg11|out0 ;
wire [7:0] \datapath0|programcounter0|current ;
wire [1:0] \controlador0|mux1select ;
wire [3:0] \controlador0|alucontrol ;
wire [7:0] \datapath0|reg10|out0 ;
wire [1:0] \controlador0|mux2select ;
wire [7:0] \datapath0|reg01|out0 ;
wire [7:0] \datapath0|reout|out0 ;
wire [2:0] \controlador0|mux0select ;

wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [0] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [0] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [3] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [1] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [1] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [2] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [3] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [4] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [5] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [6] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [7] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

cycloneii_lcell_comb \datapath0|ALU0|Add1~0 (
// Equation(s):
// \datapath0|ALU0|Add1~0_combout  = (\datapath0|mux2|Mux7~1_combout  & (\datapath0|mux1|Mux7~1_combout  $ (VCC))) # (!\datapath0|mux2|Mux7~1_combout  & ((\datapath0|mux1|Mux7~1_combout ) # (GND)))
// \datapath0|ALU0|Add1~1  = CARRY((\datapath0|mux1|Mux7~1_combout ) # (!\datapath0|mux2|Mux7~1_combout ))

	.dataa(\datapath0|mux2|Mux7~1_combout ),
	.datab(\datapath0|mux1|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add1~0_combout ),
	.cout(\datapath0|ALU0|Add1~1 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~0 .lut_mask = 16'h66DD;
defparam \datapath0|ALU0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~2 (
// Equation(s):
// \datapath0|ALU0|Add1~2_combout  = (\datapath0|mux2|Mux6~1_combout  & ((\datapath0|mux1|Mux6~1_combout  & (!\datapath0|ALU0|Add1~1 )) # (!\datapath0|mux1|Mux6~1_combout  & ((\datapath0|ALU0|Add1~1 ) # (GND))))) # (!\datapath0|mux2|Mux6~1_combout  & 
// ((\datapath0|mux1|Mux6~1_combout  & (\datapath0|ALU0|Add1~1  & VCC)) # (!\datapath0|mux1|Mux6~1_combout  & (!\datapath0|ALU0|Add1~1 ))))
// \datapath0|ALU0|Add1~3  = CARRY((\datapath0|mux2|Mux6~1_combout  & ((!\datapath0|ALU0|Add1~1 ) # (!\datapath0|mux1|Mux6~1_combout ))) # (!\datapath0|mux2|Mux6~1_combout  & (!\datapath0|mux1|Mux6~1_combout  & !\datapath0|ALU0|Add1~1 )))

	.dataa(\datapath0|mux2|Mux6~1_combout ),
	.datab(\datapath0|mux1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~1 ),
	.combout(\datapath0|ALU0|Add1~2_combout ),
	.cout(\datapath0|ALU0|Add1~3 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~2 .lut_mask = 16'h692B;
defparam \datapath0|ALU0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~4 (
// Equation(s):
// \datapath0|ALU0|Add1~4_combout  = ((\datapath0|mux2|Mux5~1_combout  $ (\datapath0|mux1|Mux5~1_combout  $ (\datapath0|ALU0|Add1~3 )))) # (GND)
// \datapath0|ALU0|Add1~5  = CARRY((\datapath0|mux2|Mux5~1_combout  & (\datapath0|mux1|Mux5~1_combout  & !\datapath0|ALU0|Add1~3 )) # (!\datapath0|mux2|Mux5~1_combout  & ((\datapath0|mux1|Mux5~1_combout ) # (!\datapath0|ALU0|Add1~3 ))))

	.dataa(\datapath0|mux2|Mux5~1_combout ),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~3 ),
	.combout(\datapath0|ALU0|Add1~4_combout ),
	.cout(\datapath0|ALU0|Add1~5 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~4 .lut_mask = 16'h964D;
defparam \datapath0|ALU0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~6 (
// Equation(s):
// \datapath0|ALU0|Add1~6_combout  = (\datapath0|mux2|Mux4~1_combout  & ((\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add1~5 )) # (!\datapath0|mux1|Mux4~1_combout  & ((\datapath0|ALU0|Add1~5 ) # (GND))))) # (!\datapath0|mux2|Mux4~1_combout  & 
// ((\datapath0|mux1|Mux4~1_combout  & (\datapath0|ALU0|Add1~5  & VCC)) # (!\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add1~5 ))))
// \datapath0|ALU0|Add1~7  = CARRY((\datapath0|mux2|Mux4~1_combout  & ((!\datapath0|ALU0|Add1~5 ) # (!\datapath0|mux1|Mux4~1_combout ))) # (!\datapath0|mux2|Mux4~1_combout  & (!\datapath0|mux1|Mux4~1_combout  & !\datapath0|ALU0|Add1~5 )))

	.dataa(\datapath0|mux2|Mux4~1_combout ),
	.datab(\datapath0|mux1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~5 ),
	.combout(\datapath0|ALU0|Add1~6_combout ),
	.cout(\datapath0|ALU0|Add1~7 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~6 .lut_mask = 16'h692B;
defparam \datapath0|ALU0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~8 (
// Equation(s):
// \datapath0|ALU0|Add1~8_combout  = ((\datapath0|mux2|Mux3~1_combout  $ (\datapath0|mux1|Mux3~1_combout  $ (\datapath0|ALU0|Add1~7 )))) # (GND)
// \datapath0|ALU0|Add1~9  = CARRY((\datapath0|mux2|Mux3~1_combout  & (\datapath0|mux1|Mux3~1_combout  & !\datapath0|ALU0|Add1~7 )) # (!\datapath0|mux2|Mux3~1_combout  & ((\datapath0|mux1|Mux3~1_combout ) # (!\datapath0|ALU0|Add1~7 ))))

	.dataa(\datapath0|mux2|Mux3~1_combout ),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~7 ),
	.combout(\datapath0|ALU0|Add1~8_combout ),
	.cout(\datapath0|ALU0|Add1~9 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~8 .lut_mask = 16'h964D;
defparam \datapath0|ALU0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~10 (
// Equation(s):
// \datapath0|ALU0|Add1~10_combout  = (\datapath0|mux2|Mux2~1_combout  & ((\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add1~9 )) # (!\datapath0|mux1|Mux2~1_combout  & ((\datapath0|ALU0|Add1~9 ) # (GND))))) # (!\datapath0|mux2|Mux2~1_combout  & 
// ((\datapath0|mux1|Mux2~1_combout  & (\datapath0|ALU0|Add1~9  & VCC)) # (!\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add1~9 ))))
// \datapath0|ALU0|Add1~11  = CARRY((\datapath0|mux2|Mux2~1_combout  & ((!\datapath0|ALU0|Add1~9 ) # (!\datapath0|mux1|Mux2~1_combout ))) # (!\datapath0|mux2|Mux2~1_combout  & (!\datapath0|mux1|Mux2~1_combout  & !\datapath0|ALU0|Add1~9 )))

	.dataa(\datapath0|mux2|Mux2~1_combout ),
	.datab(\datapath0|mux1|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~9 ),
	.combout(\datapath0|ALU0|Add1~10_combout ),
	.cout(\datapath0|ALU0|Add1~11 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~10 .lut_mask = 16'h692B;
defparam \datapath0|ALU0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~12 (
// Equation(s):
// \datapath0|ALU0|Add1~12_combout  = ((\datapath0|mux2|Mux1~1_combout  $ (\datapath0|mux1|Mux1~1_combout  $ (\datapath0|ALU0|Add1~11 )))) # (GND)
// \datapath0|ALU0|Add1~13  = CARRY((\datapath0|mux2|Mux1~1_combout  & (\datapath0|mux1|Mux1~1_combout  & !\datapath0|ALU0|Add1~11 )) # (!\datapath0|mux2|Mux1~1_combout  & ((\datapath0|mux1|Mux1~1_combout ) # (!\datapath0|ALU0|Add1~11 ))))

	.dataa(\datapath0|mux2|Mux1~1_combout ),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~11 ),
	.combout(\datapath0|ALU0|Add1~12_combout ),
	.cout(\datapath0|ALU0|Add1~13 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~12 .lut_mask = 16'h964D;
defparam \datapath0|ALU0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~14 (
// Equation(s):
// \datapath0|ALU0|Add0~14_combout  = (\datapath0|mux2|Mux0~1_combout  & ((\datapath0|mux1|Mux0~1_combout  & (\datapath0|ALU0|Add0~13  & VCC)) # (!\datapath0|mux1|Mux0~1_combout  & (!\datapath0|ALU0|Add0~13 )))) # (!\datapath0|mux2|Mux0~1_combout  & 
// ((\datapath0|mux1|Mux0~1_combout  & (!\datapath0|ALU0|Add0~13 )) # (!\datapath0|mux1|Mux0~1_combout  & ((\datapath0|ALU0|Add0~13 ) # (GND)))))
// \datapath0|ALU0|Add0~15  = CARRY((\datapath0|mux2|Mux0~1_combout  & (!\datapath0|mux1|Mux0~1_combout  & !\datapath0|ALU0|Add0~13 )) # (!\datapath0|mux2|Mux0~1_combout  & ((!\datapath0|ALU0|Add0~13 ) # (!\datapath0|mux1|Mux0~1_combout ))))

	.dataa(\datapath0|mux2|Mux0~1_combout ),
	.datab(\datapath0|mux1|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~13 ),
	.combout(\datapath0|ALU0|Add0~14_combout ),
	.cout(\datapath0|ALU0|Add0~15 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~14 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|regcarryflag|out0~0 (
// Equation(s):
// \datapath0|regcarryflag|out0~0_combout  = (!\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|ALU0|LessThan0~14_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|ALU0|temp [8])))))

	.dataa(\datapath0|ALU0|LessThan0~14_combout ),
	.datab(\datapath0|ALU0|temp [8]),
	.datac(\controlador0|alucontrol [0]),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|regcarryflag|out0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|regcarryflag|out0~0 .lut_mask = 16'h00AC;
defparam \datapath0|regcarryflag|out0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~18 (
// Equation(s):
// \datapath0|ALU0|Add0~18_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux6~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux7~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux6~1_combout ),
	.datac(\datapath0|mux1|Mux7~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~18 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~20 (
// Equation(s):
// \datapath0|ALU0|Add0~20_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux5~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux6~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(\datapath0|mux1|Mux6~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~20 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~22 (
// Equation(s):
// \datapath0|ALU0|Add0~22_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux4~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux5~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux4~1_combout ),
	.datac(\datapath0|mux1|Mux5~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~22 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~24 (
// Equation(s):
// \datapath0|ALU0|Add0~24_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux3~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux4~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(\datapath0|mux1|Mux4~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~24 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~26 (
// Equation(s):
// \datapath0|ALU0|Add0~26_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux2~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux3~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux2~1_combout ),
	.datac(\datapath0|mux1|Mux3~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~26 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~28 (
// Equation(s):
// \datapath0|ALU0|Add0~28_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux1~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux2~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(\datapath0|mux1|Mux2~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~28 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~30 (
// Equation(s):
// \datapath0|ALU0|Add0~30_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux0~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux1~1_combout )))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux0~1_combout ),
	.datac(\datapath0|mux1|Mux1~1_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~30 .lut_mask = 16'h88A0;
defparam \datapath0|ALU0|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~31 (
// Equation(s):
// \datapath0|ALU0|Add0~31_combout  = (\datapath0|ALU0|Add0~30_combout ) # ((\datapath0|ALU0|Add0~14_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~30_combout ),
	.datab(\datapath0|ALU0|Add0~14_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~31 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|WideOr2~0 (
// Equation(s):
// \controlador0|WideOr2~0_combout  = (\controlador0|state.start~regout  & (!\controlador0|state.busca~regout  & (!\controlador0|state.decode~regout  & !\controlador0|state.ST~regout )))

	.dataa(\controlador0|state.start~regout ),
	.datab(\controlador0|state.busca~regout ),
	.datac(\controlador0|state.decode~regout ),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr2~0 .lut_mask = 16'h0002;
defparam \controlador0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[7] (
// Equation(s):
// \datapath0|ALU0|temp [7] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~31_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [7])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~31_combout ),
	.datac(\datapath0|ALU0|temp [7]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [7]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[7] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|datamem_write_enable (
// Equation(s):
// \controlador0|datamem_write_enable~combout  = (\controlador0|WideOr2~0_combout  & ((\controlador0|datamem_write_enable~combout ))) # (!\controlador0|WideOr2~0_combout  & (\controlador0|state.ST~regout ))

	.dataa(vcc),
	.datab(\controlador0|state.ST~regout ),
	.datac(\controlador0|datamem_write_enable~combout ),
	.datad(\controlador0|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\controlador0|datamem_write_enable~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|datamem_write_enable .lut_mask = 16'hF0CC;
defparam \controlador0|datamem_write_enable .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.start (
	.clk(\clk~combout ),
	.datain(vcc),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.start~regout ));

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[0]~8 (
// Equation(s):
// \datapath0|programcounter0|current[0]~8_combout  = \datapath0|programcounter0|current [0] $ (VCC)
// \datapath0|programcounter0|current[0]~9  = CARRY(\datapath0|programcounter0|current [0])

	.dataa(\datapath0|programcounter0|current [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|programcounter0|current[0]~8_combout ),
	.cout(\datapath0|programcounter0|current[0]~9 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[0]~8 .lut_mask = 16'h55AA;
defparam \datapath0|programcounter0|current[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[1]~10 (
// Equation(s):
// \datapath0|programcounter0|current[1]~10_combout  = (\datapath0|programcounter0|current [1] & (!\datapath0|programcounter0|current[0]~9 )) # (!\datapath0|programcounter0|current [1] & ((\datapath0|programcounter0|current[0]~9 ) # (GND)))
// \datapath0|programcounter0|current[1]~11  = CARRY((!\datapath0|programcounter0|current[0]~9 ) # (!\datapath0|programcounter0|current [1]))

	.dataa(\datapath0|programcounter0|current [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[0]~9 ),
	.combout(\datapath0|programcounter0|current[1]~10_combout ),
	.cout(\datapath0|programcounter0|current[1]~11 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[1]~10 .lut_mask = 16'h5A5F;
defparam \datapath0|programcounter0|current[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[2]~12 (
// Equation(s):
// \datapath0|programcounter0|current[2]~12_combout  = (\datapath0|programcounter0|current [2] & (\datapath0|programcounter0|current[1]~11  $ (GND))) # (!\datapath0|programcounter0|current [2] & (!\datapath0|programcounter0|current[1]~11  & VCC))
// \datapath0|programcounter0|current[2]~13  = CARRY((\datapath0|programcounter0|current [2] & !\datapath0|programcounter0|current[1]~11 ))

	.dataa(\datapath0|programcounter0|current [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[1]~11 ),
	.combout(\datapath0|programcounter0|current[2]~12_combout ),
	.cout(\datapath0|programcounter0|current[2]~13 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[2]~12 .lut_mask = 16'hA50A;
defparam \datapath0|programcounter0|current[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[3]~14 (
// Equation(s):
// \datapath0|programcounter0|current[3]~14_combout  = (\datapath0|programcounter0|current [3] & (!\datapath0|programcounter0|current[2]~13 )) # (!\datapath0|programcounter0|current [3] & ((\datapath0|programcounter0|current[2]~13 ) # (GND)))
// \datapath0|programcounter0|current[3]~15  = CARRY((!\datapath0|programcounter0|current[2]~13 ) # (!\datapath0|programcounter0|current [3]))

	.dataa(\datapath0|programcounter0|current [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[2]~13 ),
	.combout(\datapath0|programcounter0|current[3]~14_combout ),
	.cout(\datapath0|programcounter0|current[3]~15 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[3]~14 .lut_mask = 16'h5A5F;
defparam \datapath0|programcounter0|current[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[4]~16 (
// Equation(s):
// \datapath0|programcounter0|current[4]~16_combout  = (\datapath0|programcounter0|current [4] & (\datapath0|programcounter0|current[3]~15  $ (GND))) # (!\datapath0|programcounter0|current [4] & (!\datapath0|programcounter0|current[3]~15  & VCC))
// \datapath0|programcounter0|current[4]~17  = CARRY((\datapath0|programcounter0|current [4] & !\datapath0|programcounter0|current[3]~15 ))

	.dataa(\datapath0|programcounter0|current [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[3]~15 ),
	.combout(\datapath0|programcounter0|current[4]~16_combout ),
	.cout(\datapath0|programcounter0|current[4]~17 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[4]~16 .lut_mask = 16'hA50A;
defparam \datapath0|programcounter0|current[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[5]~18 (
// Equation(s):
// \datapath0|programcounter0|current[5]~18_combout  = (\datapath0|programcounter0|current [5] & (!\datapath0|programcounter0|current[4]~17 )) # (!\datapath0|programcounter0|current [5] & ((\datapath0|programcounter0|current[4]~17 ) # (GND)))
// \datapath0|programcounter0|current[5]~19  = CARRY((!\datapath0|programcounter0|current[4]~17 ) # (!\datapath0|programcounter0|current [5]))

	.dataa(\datapath0|programcounter0|current [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[4]~17 ),
	.combout(\datapath0|programcounter0|current[5]~18_combout ),
	.cout(\datapath0|programcounter0|current[5]~19 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[5]~18 .lut_mask = 16'h5A5F;
defparam \datapath0|programcounter0|current[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[6]~20 (
// Equation(s):
// \datapath0|programcounter0|current[6]~20_combout  = (\datapath0|programcounter0|current [6] & (\datapath0|programcounter0|current[5]~19  $ (GND))) # (!\datapath0|programcounter0|current [6] & (!\datapath0|programcounter0|current[5]~19  & VCC))
// \datapath0|programcounter0|current[6]~21  = CARRY((\datapath0|programcounter0|current [6] & !\datapath0|programcounter0|current[5]~19 ))

	.dataa(\datapath0|programcounter0|current [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[5]~19 ),
	.combout(\datapath0|programcounter0|current[6]~20_combout ),
	.cout(\datapath0|programcounter0|current[6]~21 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[6]~20 .lut_mask = 16'hA50A;
defparam \datapath0|programcounter0|current[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|programcounter0|current[7]~22 (
// Equation(s):
// \datapath0|programcounter0|current[7]~22_combout  = \datapath0|programcounter0|current [7] $ (\datapath0|programcounter0|current[6]~21 )

	.dataa(\datapath0|programcounter0|current [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[6]~21 ),
	.combout(\datapath0|programcounter0|current[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|programcounter0|current[7]~22 .lut_mask = 16'h5A5A;
defparam \datapath0|programcounter0|current[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~9 (
// Equation(s):
// \controlador0|Mux7~9_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~9 .lut_mask = 16'h0080;
defparam \controlador0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \execute~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\execute~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(execute));
// synopsys translate_off
defparam \execute~I .input_async_reset = "none";
defparam \execute~I .input_power_up = "low";
defparam \execute~I .input_register_mode = "none";
defparam \execute~I .input_sync_reset = "none";
defparam \execute~I .oe_async_reset = "none";
defparam \execute~I .oe_power_up = "low";
defparam \execute~I .oe_register_mode = "none";
defparam \execute~I .oe_sync_reset = "none";
defparam \execute~I .operation_mode = "input";
defparam \execute~I .output_async_reset = "none";
defparam \execute~I .output_power_up = "low";
defparam \execute~I .output_register_mode = "none";
defparam \execute~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector2~0 (
// Equation(s):
// \controlador0|Selector2~0_combout  = (\controlador0|state.busca~regout  & \execute~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.busca~regout ),
	.datad(\execute~combout ),
	.cin(gnd),
	.combout(\controlador0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector2~0 .lut_mask = 16'hF000;
defparam \controlador0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.decode (
	.clk(\clk~combout ),
	.datain(\controlador0|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.decode~regout ));

cycloneii_lcell_ff \controlador0|state.JMP (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~9_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.JMP~regout ));

cycloneii_lcell_comb \controlador0|WideOr4~0 (
// Equation(s):
// \controlador0|WideOr4~0_combout  = (\controlador0|state.start~regout  & !\controlador0|state.decode~regout )

	.dataa(\controlador0|state.start~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlador0|state.decode~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr4~0 .lut_mask = 16'h00AA;
defparam \controlador0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[7] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[7]~22_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [7]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000544;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[6] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[6]~20_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [6]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000011;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[5] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[5]~18_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [5]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000455;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[4] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[4]~16_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [4]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[3] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[3]~14_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [3]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[2] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[2]~12_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [2]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[1] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[1]~10_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [1]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000152;
// synopsys translate_on

cycloneii_lcell_ff \datapath0|programcounter0|current[0] (
	.clk(\clk~combout ),
	.datain(\datapath0|programcounter0|current[0]~8_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\controlador0|state.JMP~regout ),
	.ena(\controlador0|WideOr4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [0]));

cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "progmem2.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_n2d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000444;
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector2~1 (
// Equation(s):
// \controlador0|Selector2~1_combout  = (!\controlador0|Selector2~0_combout  & (((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])) # (!\controlador0|state.decode~regout )))

	.dataa(\controlador0|Selector2~0_combout ),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datad(\controlador0|state.decode~regout ),
	.cin(gnd),
	.combout(\controlador0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector2~1 .lut_mask = 16'h0455;
defparam \controlador0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.busca (
	.clk(\clk~combout ),
	.datain(\controlador0|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.busca~regout ));

cycloneii_lcell_comb \controlador0|WideOr1~0 (
// Equation(s):
// \controlador0|WideOr1~0_combout  = (\controlador0|state.start~regout  & (!\controlador0|state.busca~regout  & !\controlador0|state.decode~regout ))

	.dataa(\controlador0|state.start~regout ),
	.datab(vcc),
	.datac(\controlador0|state.busca~regout ),
	.datad(\controlador0|state.decode~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr1~0 .lut_mask = 16'h000A;
defparam \controlador0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~6 (
// Equation(s):
// \controlador0|Mux7~6_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~6 .lut_mask = 16'h0040;
defparam \controlador0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.SHL (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~6_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.SHL~regout ));

cycloneii_lcell_comb \controlador0|Mux7~7 (
// Equation(s):
// \controlador0|Mux7~7_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~7 .lut_mask = 16'h4000;
defparam \controlador0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.SHR (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~7_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.SHR~regout ));

cycloneii_lcell_comb \controlador0|Mux7~8 (
// Equation(s):
// \controlador0|Mux7~8_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~8 .lut_mask = 16'h0100;
defparam \controlador0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.ST (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~8_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.ST~regout ));

cycloneii_lcell_comb \controlador0|WideOr13~0 (
// Equation(s):
// \controlador0|WideOr13~0_combout  = (\controlador0|state.MOV~regout ) # ((\controlador0|state.SHL~regout ) # ((\controlador0|state.SHR~regout ) # (\controlador0|state.ST~regout )))

	.dataa(\controlador0|state.MOV~regout ),
	.datab(\controlador0|state.SHL~regout ),
	.datac(\controlador0|state.SHR~regout ),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr13~0 .lut_mask = 16'hFFFE;
defparam \controlador0|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~0 (
// Equation(s):
// \controlador0|Mux7~0_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~0 .lut_mask = 16'h0800;
defparam \controlador0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.instOUT (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.instOUT~regout ));

cycloneii_lcell_comb \controlador0|Selector5~0 (
// Equation(s):
// \controlador0|Selector5~0_combout  = (\controlador0|WideOr13~0_combout  & (((\controlador0|state.instOUT~regout )))) # (!\controlador0|WideOr13~0_combout  & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0] & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] & !\controlador0|state.instOUT~regout )))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\controlador0|WideOr13~0_combout ),
	.datad(\controlador0|state.instOUT~regout ),
	.cin(gnd),
	.combout(\controlador0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector5~0 .lut_mask = 16'hF004;
defparam \controlador0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector5~1 (
// Equation(s):
// \controlador0|Selector5~1_combout  = (\controlador0|WideOr13~0_combout  & ((\controlador0|Selector5~0_combout  & ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]))) # (!\controlador0|Selector5~0_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1])))) # (!\controlador0|WideOr13~0_combout  & ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]) # ((!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1] & 
// \controlador0|Selector5~0_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\controlador0|WideOr13~0_combout ),
	.datad(\controlador0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector5~1 .lut_mask = 16'hCDAC;
defparam \controlador0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~3 (
// Equation(s):
// \controlador0|Mux7~3_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~3 .lut_mask = 16'h0010;
defparam \controlador0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.MOV (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.MOV~regout ));

cycloneii_lcell_comb \controlador0|Mux7~2 (
// Equation(s):
// \controlador0|Mux7~2_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~2 .lut_mask = 16'h0400;
defparam \controlador0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.SUB (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.SUB~regout ));

cycloneii_lcell_comb \controlador0|WideOr8~0 (
// Equation(s):
// \controlador0|WideOr8~0_combout  = (!\controlador0|state.ADD~regout  & (!\controlador0|state.SUB~regout  & (!\controlador0|state.SHL~regout  & !\controlador0|state.SHR~regout )))

	.dataa(\controlador0|state.ADD~regout ),
	.datab(\controlador0|state.SUB~regout ),
	.datac(\controlador0|state.SHL~regout ),
	.datad(\controlador0|state.SHR~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr8~0 .lut_mask = 16'h0001;
defparam \controlador0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|WideOr12~2 (
// Equation(s):
// \controlador0|WideOr12~2_combout  = (\controlador0|state.instOUT~regout ) # ((\controlador0|state.ST~regout ) # ((\controlador0|state.MOV~regout ) # (!\controlador0|WideOr8~0_combout )))

	.dataa(\controlador0|state.instOUT~regout ),
	.datab(\controlador0|state.ST~regout ),
	.datac(\controlador0|state.MOV~regout ),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr12~2 .lut_mask = 16'hFEFF;
defparam \controlador0|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux1select[1] (
// Equation(s):
// \controlador0|mux1select [1] = (\controlador0|WideOr12~2_combout  & (\controlador0|Selector5~1_combout )) # (!\controlador0|WideOr12~2_combout  & ((\controlador0|mux1select [1])))

	.dataa(vcc),
	.datab(\controlador0|Selector5~1_combout ),
	.datac(\controlador0|mux1select [1]),
	.datad(\controlador0|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\controlador0|mux1select [1]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux1select[1] .lut_mask = 16'hCCF0;
defparam \controlador0|mux1select[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector3~0 (
// Equation(s):
// \controlador0|Selector3~0_combout  = (\controlador0|state.ST~regout  & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2])) # (!\controlador0|state.ST~regout  & ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector3~0 .lut_mask = 16'hAACC;
defparam \controlador0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~5 (
// Equation(s):
// \controlador0|Mux7~5_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~5 .lut_mask = 16'h0001;
defparam \controlador0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.LD (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~5_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.LD~regout ));

cycloneii_lcell_comb \controlador0|WideOr10~0 (
// Equation(s):
// \controlador0|WideOr10~0_combout  = (\controlador0|state.ADD~regout ) # ((\controlador0|state.SUB~regout ) # ((\controlador0|state.LD~regout ) # (\controlador0|state.ST~regout )))

	.dataa(\controlador0|state.ADD~regout ),
	.datab(\controlador0|state.SUB~regout ),
	.datac(\controlador0|state.LD~regout ),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr10~0 .lut_mask = 16'hFFFE;
defparam \controlador0|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux2select[0] (
// Equation(s):
// \controlador0|mux2select [0] = (\controlador0|WideOr10~0_combout  & (\controlador0|Selector3~0_combout )) # (!\controlador0|WideOr10~0_combout  & ((\controlador0|mux2select [0])))

	.dataa(vcc),
	.datab(\controlador0|Selector3~0_combout ),
	.datac(\controlador0|mux2select [0]),
	.datad(\controlador0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\controlador0|mux2select [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux2select[0] .lut_mask = 16'hCCF0;
defparam \controlador0|mux2select[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~4 (
// Equation(s):
// \controlador0|Mux7~4_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~4 .lut_mask = 16'h1000;
defparam \controlador0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.MVI (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.MVI~regout ));

cycloneii_lcell_comb \controlador0|WideOr0~0 (
// Equation(s):
// \controlador0|WideOr0~0_combout  = (\controlador0|state.MOV~regout ) # ((\controlador0|state.MVI~regout ) # ((\controlador0|state.LD~regout ) # (!\controlador0|WideOr8~0_combout )))

	.dataa(\controlador0|state.MOV~regout ),
	.datab(\controlador0|state.MVI~regout ),
	.datac(\controlador0|state.LD~regout ),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr0~0 .lut_mask = 16'hFEFF;
defparam \controlador0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux15~0 (
// Equation(s):
// \controlador0|Mux15~0_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3] & (\controlador0|WideOr0~0_combout  & !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\controlador0|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\controlador0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux15~0 .lut_mask = 16'h0088;
defparam \controlador0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[0] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux7~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [0]));

cycloneii_lcell_comb \controlador0|Selector1~0 (
// Equation(s):
// \controlador0|Selector1~0_combout  = (\controlador0|state.ST~regout  & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3])) # (!\controlador0|state.ST~regout  & ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector1~0 .lut_mask = 16'hAACC;
defparam \controlador0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux2select[1] (
// Equation(s):
// \controlador0|mux2select [1] = (\controlador0|WideOr10~0_combout  & (\controlador0|Selector1~0_combout )) # (!\controlador0|WideOr10~0_combout  & ((\controlador0|mux2select [1])))

	.dataa(vcc),
	.datab(\controlador0|Selector1~0_combout ),
	.datac(\controlador0|mux2select [1]),
	.datad(\controlador0|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\controlador0|mux2select [1]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux2select[1] .lut_mask = 16'hCCF0;
defparam \controlador0|mux2select[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector9~0 (
// Equation(s):
// \controlador0|Selector9~0_combout  = (\controlador0|WideOr0~0_combout  & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3] & !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\controlador0|WideOr0~0_combout ),
	.datab(vcc),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\controlador0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector9~0 .lut_mask = 16'h000A;
defparam \controlador0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg00|out0[0] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux7~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [0]));

cycloneii_lcell_comb \datapath0|mux2|Mux7~0 (
// Equation(s):
// \datapath0|mux2|Mux7~0_combout  = (\controlador0|mux2select [0] & (((\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & ((\controlador0|mux2select [1] & (\datapath0|reg10|out0 [0])) # (!\controlador0|mux2select [1] & 
// ((\datapath0|reg00|out0 [0])))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg10|out0 [0]),
	.datac(\controlador0|mux2select [1]),
	.datad(\datapath0|reg00|out0 [0]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux7~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux15~2 (
// Equation(s):
// \controlador0|Mux15~2_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] & \controlador0|WideOr0~0_combout ))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\controlador0|WideOr0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlador0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux15~2 .lut_mask = 16'h8080;
defparam \controlador0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[0] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux7~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [0]));

cycloneii_lcell_comb \datapath0|mux2|Mux7~1 (
// Equation(s):
// \datapath0|mux2|Mux7~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux7~0_combout  & ((\datapath0|reg11|out0 [0]))) # (!\datapath0|mux2|Mux7~0_combout  & (\datapath0|reg01|out0 [0])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux7~0_combout ))))

	.dataa(\datapath0|reg01|out0 [0]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|mux2|Mux7~0_combout ),
	.datad(\datapath0|reg11|out0 [0]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux7~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector6~0 (
// Equation(s):
// \controlador0|Selector6~0_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] & (!\controlador0|WideOr13~0_combout  & ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]) # 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3])))) # (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] & (((\controlador0|WideOr13~0_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datad(\controlador0|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector6~0 .lut_mask = 16'h33C8;
defparam \controlador0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Selector6~1 (
// Equation(s):
// \controlador0|Selector6~1_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0] & ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]) # ((!\controlador0|state.instOUT~regout  & \controlador0|Selector6~0_combout )))) # 
// (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] & ((\controlador0|state.instOUT~regout ) # (\controlador0|Selector6~0_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\controlador0|state.instOUT~regout ),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datad(\controlador0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector6~1 .lut_mask = 16'hF2E0;
defparam \controlador0|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux1select[0] (
// Equation(s):
// \controlador0|mux1select [0] = (\controlador0|WideOr12~2_combout  & (\controlador0|Selector6~1_combout )) # (!\controlador0|WideOr12~2_combout  & ((\controlador0|mux1select [0])))

	.dataa(vcc),
	.datab(\controlador0|Selector6~1_combout ),
	.datac(\controlador0|mux1select [0]),
	.datad(\controlador0|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\controlador0|mux1select [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux1select[0] .lut_mask = 16'hCCF0;
defparam \controlador0|mux1select[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[1] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux6~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [1]));

cycloneii_lcell_ff \datapath0|reg00|out0[1] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux6~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [1]));

cycloneii_lcell_comb \datapath0|mux1|Mux6~0 (
// Equation(s):
// \datapath0|mux1|Mux6~0_combout  = (\controlador0|mux1select [0] & (((\controlador0|mux1select [1])))) # (!\controlador0|mux1select [0] & ((\controlador0|mux1select [1] & (\datapath0|reg10|out0 [1])) # (!\controlador0|mux1select [1] & 
// ((\datapath0|reg00|out0 [1])))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\datapath0|reg10|out0 [1]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|reg00|out0 [1]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux6~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[1] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux6~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [1]));

cycloneii_lcell_comb \datapath0|mux1|Mux6~1 (
// Equation(s):
// \datapath0|mux1|Mux6~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux6~0_combout  & ((\datapath0|reg11|out0 [1]))) # (!\datapath0|mux1|Mux6~0_combout  & (\datapath0|reg01|out0 [1])))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux6~0_combout ))))

	.dataa(\datapath0|reg01|out0 [1]),
	.datab(\controlador0|mux1select [0]),
	.datac(\datapath0|mux1|Mux6~0_combout ),
	.datad(\datapath0|reg11|out0 [1]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux6~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux15~1 (
// Equation(s):
// \controlador0|Mux15~1_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] & (\controlador0|WideOr0~0_combout  & !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\controlador0|WideOr0~0_combout ),
	.datac(vcc),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\controlador0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux15~1 .lut_mask = 16'h0088;
defparam \controlador0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[2] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux5~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [2]));

cycloneii_lcell_ff \datapath0|reg00|out0[2] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux5~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [2]));

cycloneii_lcell_comb \datapath0|mux1|Mux5~0 (
// Equation(s):
// \datapath0|mux1|Mux5~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [2])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [2])))))

	.dataa(\controlador0|mux1select [1]),
	.datab(\datapath0|reg01|out0 [2]),
	.datac(\controlador0|mux1select [0]),
	.datad(\datapath0|reg00|out0 [2]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux5~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[2] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux5~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [2]));

cycloneii_lcell_comb \datapath0|mux1|Mux5~1 (
// Equation(s):
// \datapath0|mux1|Mux5~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux5~0_combout  & ((\datapath0|reg11|out0 [2]))) # (!\datapath0|mux1|Mux5~0_combout  & (\datapath0|reg10|out0 [2])))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux5~0_combout ))))

	.dataa(\datapath0|reg10|out0 [2]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|mux1|Mux5~0_combout ),
	.datad(\datapath0|reg11|out0 [2]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux5~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[3] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux4~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [3]));

cycloneii_lcell_ff \datapath0|reg00|out0[3] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux4~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [3]));

cycloneii_lcell_comb \datapath0|mux1|Mux4~0 (
// Equation(s):
// \datapath0|mux1|Mux4~0_combout  = (\controlador0|mux1select [0] & (((\controlador0|mux1select [1])))) # (!\controlador0|mux1select [0] & ((\controlador0|mux1select [1] & (\datapath0|reg10|out0 [3])) # (!\controlador0|mux1select [1] & 
// ((\datapath0|reg00|out0 [3])))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\datapath0|reg10|out0 [3]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|reg00|out0 [3]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux4~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[3] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux4~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [3]));

cycloneii_lcell_comb \datapath0|mux1|Mux4~1 (
// Equation(s):
// \datapath0|mux1|Mux4~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux4~0_combout  & ((\datapath0|reg11|out0 [3]))) # (!\datapath0|mux1|Mux4~0_combout  & (\datapath0|reg01|out0 [3])))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux4~0_combout ))))

	.dataa(\datapath0|reg01|out0 [3]),
	.datab(\controlador0|mux1select [0]),
	.datac(\datapath0|mux1|Mux4~0_combout ),
	.datad(\datapath0|reg11|out0 [3]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux4~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[4] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux3~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [4]));

cycloneii_lcell_ff \datapath0|reg00|out0[4] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux3~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [4]));

cycloneii_lcell_comb \datapath0|mux1|Mux3~0 (
// Equation(s):
// \datapath0|mux1|Mux3~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [4])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [4])))))

	.dataa(\controlador0|mux1select [1]),
	.datab(\datapath0|reg01|out0 [4]),
	.datac(\controlador0|mux1select [0]),
	.datad(\datapath0|reg00|out0 [4]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux3~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[4] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux3~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [4]));

cycloneii_lcell_comb \datapath0|mux1|Mux3~1 (
// Equation(s):
// \datapath0|mux1|Mux3~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux3~0_combout  & ((\datapath0|reg11|out0 [4]))) # (!\datapath0|mux1|Mux3~0_combout  & (\datapath0|reg10|out0 [4])))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux3~0_combout ))))

	.dataa(\datapath0|reg10|out0 [4]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|mux1|Mux3~0_combout ),
	.datad(\datapath0|reg11|out0 [4]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux3~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux3~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|Mux7~10 (
// Equation(s):
// \controlador0|Mux7~10_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~10 .lut_mask = 16'h0008;
defparam \controlador0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.instIN (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~10_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.instIN~regout ));

cycloneii_lcell_comb \controlador0|Mux7~11 (
// Equation(s):
// \controlador0|Mux7~11_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~11 .lut_mask = 16'h8000;
defparam \controlador0|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.JZ (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~11_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.JZ~regout ));

cycloneii_lcell_comb \controlador0|WideOr6~0 (
// Equation(s):
// \controlador0|WideOr6~0_combout  = (!\controlador0|state.instOUT~regout  & !\controlador0|state.ST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.instOUT~regout ),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr6~0 .lut_mask = 16'h000F;
defparam \controlador0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|WideOr6 (
// Equation(s):
// \controlador0|WideOr6~combout  = (\controlador0|state.JMP~regout ) # ((\controlador0|state.JZ~regout ) # ((!\controlador0|WideOr6~0_combout ) # (!\controlador0|WideOr1~0_combout )))

	.dataa(\controlador0|state.JMP~regout ),
	.datab(\controlador0|state.JZ~regout ),
	.datac(\controlador0|WideOr1~0_combout ),
	.datad(\controlador0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr6 .lut_mask = 16'hEFFF;
defparam \controlador0|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux0select[2] (
// Equation(s):
// \controlador0|mux0select [2] = (\controlador0|WideOr6~combout  & ((\controlador0|mux0select [2]))) # (!\controlador0|WideOr6~combout  & (\controlador0|state.instIN~regout ))

	.dataa(vcc),
	.datab(\controlador0|state.instIN~regout ),
	.datac(\controlador0|mux0select [2]),
	.datad(\controlador0|WideOr6~combout ),
	.cin(gnd),
	.combout(\controlador0|mux0select [2]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux0select[2] .lut_mask = 16'hF0CC;
defparam \controlador0|mux0select[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~0 (
// Equation(s):
// \datapath0|mux0|Mux1~0_combout  = (\controlador0|mux0select [1] & !\controlador0|mux0select [2])

	.dataa(\controlador0|mux0select [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlador0|mux0select [2]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~0 .lut_mask = 16'h00AA;
defparam \datapath0|mux0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~0 (
// Equation(s):
// \datapath0|ALU0|Add2~0_combout  = (\datapath0|mux2|Mux7~1_combout  & ((GND) # (!\datapath0|mux1|Mux7~1_combout ))) # (!\datapath0|mux2|Mux7~1_combout  & (\datapath0|mux1|Mux7~1_combout  $ (GND)))
// \datapath0|ALU0|Add2~1  = CARRY((\datapath0|mux2|Mux7~1_combout ) # (!\datapath0|mux1|Mux7~1_combout ))

	.dataa(\datapath0|mux2|Mux7~1_combout ),
	.datab(\datapath0|mux1|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add2~0_combout ),
	.cout(\datapath0|ALU0|Add2~1 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~0 .lut_mask = 16'h66BB;
defparam \datapath0|ALU0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~2 (
// Equation(s):
// \datapath0|ALU0|Add2~2_combout  = (\datapath0|mux2|Mux6~1_combout  & ((\datapath0|mux1|Mux6~1_combout  & (!\datapath0|ALU0|Add2~1 )) # (!\datapath0|mux1|Mux6~1_combout  & (\datapath0|ALU0|Add2~1  & VCC)))) # (!\datapath0|mux2|Mux6~1_combout  & 
// ((\datapath0|mux1|Mux6~1_combout  & ((\datapath0|ALU0|Add2~1 ) # (GND))) # (!\datapath0|mux1|Mux6~1_combout  & (!\datapath0|ALU0|Add2~1 ))))
// \datapath0|ALU0|Add2~3  = CARRY((\datapath0|mux2|Mux6~1_combout  & (\datapath0|mux1|Mux6~1_combout  & !\datapath0|ALU0|Add2~1 )) # (!\datapath0|mux2|Mux6~1_combout  & ((\datapath0|mux1|Mux6~1_combout ) # (!\datapath0|ALU0|Add2~1 ))))

	.dataa(\datapath0|mux2|Mux6~1_combout ),
	.datab(\datapath0|mux1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~1 ),
	.combout(\datapath0|ALU0|Add2~2_combout ),
	.cout(\datapath0|ALU0|Add2~3 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~2 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~4 (
// Equation(s):
// \datapath0|ALU0|Add2~4_combout  = ((\datapath0|mux2|Mux5~1_combout  $ (\datapath0|mux1|Mux5~1_combout  $ (\datapath0|ALU0|Add2~3 )))) # (GND)
// \datapath0|ALU0|Add2~5  = CARRY((\datapath0|mux2|Mux5~1_combout  & ((!\datapath0|ALU0|Add2~3 ) # (!\datapath0|mux1|Mux5~1_combout ))) # (!\datapath0|mux2|Mux5~1_combout  & (!\datapath0|mux1|Mux5~1_combout  & !\datapath0|ALU0|Add2~3 )))

	.dataa(\datapath0|mux2|Mux5~1_combout ),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~3 ),
	.combout(\datapath0|ALU0|Add2~4_combout ),
	.cout(\datapath0|ALU0|Add2~5 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~4 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~6 (
// Equation(s):
// \datapath0|ALU0|Add2~6_combout  = (\datapath0|mux2|Mux4~1_combout  & ((\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add2~5 )) # (!\datapath0|mux1|Mux4~1_combout  & (\datapath0|ALU0|Add2~5  & VCC)))) # (!\datapath0|mux2|Mux4~1_combout  & 
// ((\datapath0|mux1|Mux4~1_combout  & ((\datapath0|ALU0|Add2~5 ) # (GND))) # (!\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add2~5 ))))
// \datapath0|ALU0|Add2~7  = CARRY((\datapath0|mux2|Mux4~1_combout  & (\datapath0|mux1|Mux4~1_combout  & !\datapath0|ALU0|Add2~5 )) # (!\datapath0|mux2|Mux4~1_combout  & ((\datapath0|mux1|Mux4~1_combout ) # (!\datapath0|ALU0|Add2~5 ))))

	.dataa(\datapath0|mux2|Mux4~1_combout ),
	.datab(\datapath0|mux1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~5 ),
	.combout(\datapath0|ALU0|Add2~6_combout ),
	.cout(\datapath0|ALU0|Add2~7 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~6 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~8 (
// Equation(s):
// \datapath0|ALU0|Add2~8_combout  = ((\datapath0|mux2|Mux3~1_combout  $ (\datapath0|mux1|Mux3~1_combout  $ (\datapath0|ALU0|Add2~7 )))) # (GND)
// \datapath0|ALU0|Add2~9  = CARRY((\datapath0|mux2|Mux3~1_combout  & ((!\datapath0|ALU0|Add2~7 ) # (!\datapath0|mux1|Mux3~1_combout ))) # (!\datapath0|mux2|Mux3~1_combout  & (!\datapath0|mux1|Mux3~1_combout  & !\datapath0|ALU0|Add2~7 )))

	.dataa(\datapath0|mux2|Mux3~1_combout ),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~7 ),
	.combout(\datapath0|ALU0|Add2~8_combout ),
	.cout(\datapath0|ALU0|Add2~9 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~8 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|alucontrol~0 (
// Equation(s):
// \controlador0|alucontrol~0_combout  = (\controlador0|state.SUB~regout ) # (\controlador0|state.SHR~regout )

	.dataa(\controlador0|state.SUB~regout ),
	.datab(\controlador0|state.SHR~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlador0|alucontrol~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol~0 .lut_mask = 16'hEEEE;
defparam \controlador0|alucontrol~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|alucontrol[0] (
// Equation(s):
// \controlador0|alucontrol [0] = (\controlador0|WideOr8~0_combout  & ((\controlador0|alucontrol [0]))) # (!\controlador0|WideOr8~0_combout  & (\controlador0|alucontrol~0_combout ))

	.dataa(vcc),
	.datab(\controlador0|alucontrol~0_combout ),
	.datac(\controlador0|alucontrol [0]),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|alucontrol [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol[0] .lut_mask = 16'hF0CC;
defparam \controlador0|alucontrol[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~1 (
// Equation(s):
// \datapath0|mux0|Mux1~1_combout  = (\controlador0|alucontrol [3]) # (!\controlador0|alucontrol [0])

	.dataa(\controlador0|alucontrol [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~1 .lut_mask = 16'hAAFF;
defparam \datapath0|mux0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~0 (
// Equation(s):
// \datapath0|ALU0|Add0~0_combout  = (\datapath0|mux2|Mux7~1_combout  & (\datapath0|mux1|Mux7~1_combout  $ (VCC))) # (!\datapath0|mux2|Mux7~1_combout  & (\datapath0|mux1|Mux7~1_combout  & VCC))
// \datapath0|ALU0|Add0~1  = CARRY((\datapath0|mux2|Mux7~1_combout  & \datapath0|mux1|Mux7~1_combout ))

	.dataa(\datapath0|mux2|Mux7~1_combout ),
	.datab(\datapath0|mux1|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~0_combout ),
	.cout(\datapath0|ALU0|Add0~1 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~0 .lut_mask = 16'h6688;
defparam \datapath0|ALU0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~2 (
// Equation(s):
// \datapath0|ALU0|Add0~2_combout  = (\datapath0|mux2|Mux6~1_combout  & ((\datapath0|mux1|Mux6~1_combout  & (\datapath0|ALU0|Add0~1  & VCC)) # (!\datapath0|mux1|Mux6~1_combout  & (!\datapath0|ALU0|Add0~1 )))) # (!\datapath0|mux2|Mux6~1_combout  & 
// ((\datapath0|mux1|Mux6~1_combout  & (!\datapath0|ALU0|Add0~1 )) # (!\datapath0|mux1|Mux6~1_combout  & ((\datapath0|ALU0|Add0~1 ) # (GND)))))
// \datapath0|ALU0|Add0~3  = CARRY((\datapath0|mux2|Mux6~1_combout  & (!\datapath0|mux1|Mux6~1_combout  & !\datapath0|ALU0|Add0~1 )) # (!\datapath0|mux2|Mux6~1_combout  & ((!\datapath0|ALU0|Add0~1 ) # (!\datapath0|mux1|Mux6~1_combout ))))

	.dataa(\datapath0|mux2|Mux6~1_combout ),
	.datab(\datapath0|mux1|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~1 ),
	.combout(\datapath0|ALU0|Add0~2_combout ),
	.cout(\datapath0|ALU0|Add0~3 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~2 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~4 (
// Equation(s):
// \datapath0|ALU0|Add0~4_combout  = ((\datapath0|mux2|Mux5~1_combout  $ (\datapath0|mux1|Mux5~1_combout  $ (!\datapath0|ALU0|Add0~3 )))) # (GND)
// \datapath0|ALU0|Add0~5  = CARRY((\datapath0|mux2|Mux5~1_combout  & ((\datapath0|mux1|Mux5~1_combout ) # (!\datapath0|ALU0|Add0~3 ))) # (!\datapath0|mux2|Mux5~1_combout  & (\datapath0|mux1|Mux5~1_combout  & !\datapath0|ALU0|Add0~3 )))

	.dataa(\datapath0|mux2|Mux5~1_combout ),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~3 ),
	.combout(\datapath0|ALU0|Add0~4_combout ),
	.cout(\datapath0|ALU0|Add0~5 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~4 .lut_mask = 16'h698E;
defparam \datapath0|ALU0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~6 (
// Equation(s):
// \datapath0|ALU0|Add0~6_combout  = (\datapath0|mux2|Mux4~1_combout  & ((\datapath0|mux1|Mux4~1_combout  & (\datapath0|ALU0|Add0~5  & VCC)) # (!\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add0~5 )))) # (!\datapath0|mux2|Mux4~1_combout  & 
// ((\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add0~5 )) # (!\datapath0|mux1|Mux4~1_combout  & ((\datapath0|ALU0|Add0~5 ) # (GND)))))
// \datapath0|ALU0|Add0~7  = CARRY((\datapath0|mux2|Mux4~1_combout  & (!\datapath0|mux1|Mux4~1_combout  & !\datapath0|ALU0|Add0~5 )) # (!\datapath0|mux2|Mux4~1_combout  & ((!\datapath0|ALU0|Add0~5 ) # (!\datapath0|mux1|Mux4~1_combout ))))

	.dataa(\datapath0|mux2|Mux4~1_combout ),
	.datab(\datapath0|mux1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~5 ),
	.combout(\datapath0|ALU0|Add0~6_combout ),
	.cout(\datapath0|ALU0|Add0~7 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~6 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~8 (
// Equation(s):
// \datapath0|ALU0|Add0~8_combout  = ((\datapath0|mux2|Mux3~1_combout  $ (\datapath0|mux1|Mux3~1_combout  $ (!\datapath0|ALU0|Add0~7 )))) # (GND)
// \datapath0|ALU0|Add0~9  = CARRY((\datapath0|mux2|Mux3~1_combout  & ((\datapath0|mux1|Mux3~1_combout ) # (!\datapath0|ALU0|Add0~7 ))) # (!\datapath0|mux2|Mux3~1_combout  & (\datapath0|mux1|Mux3~1_combout  & !\datapath0|ALU0|Add0~7 )))

	.dataa(\datapath0|mux2|Mux3~1_combout ),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~7 ),
	.combout(\datapath0|ALU0|Add0~8_combout ),
	.cout(\datapath0|ALU0|Add0~9 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~8 .lut_mask = 16'h698E;
defparam \datapath0|ALU0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|WideOr13~1 (
// Equation(s):
// \controlador0|WideOr13~1_combout  = (!\controlador0|state.SHL~regout  & !\controlador0|state.SHR~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.SHL~regout ),
	.datad(\controlador0|state.SHR~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr13~1 .lut_mask = 16'h000F;
defparam \controlador0|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|alucontrol[3] (
// Equation(s):
// \controlador0|alucontrol [3] = (\controlador0|WideOr8~0_combout  & ((\controlador0|alucontrol [3]))) # (!\controlador0|WideOr8~0_combout  & (!\controlador0|WideOr13~1_combout ))

	.dataa(vcc),
	.datab(\controlador0|WideOr13~1_combout ),
	.datac(\controlador0|alucontrol [3]),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|alucontrol [3]),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol[3] .lut_mask = 16'hF033;
defparam \controlador0|alucontrol[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~25 (
// Equation(s):
// \datapath0|ALU0|Add0~25_combout  = (\datapath0|ALU0|Add0~24_combout ) # ((\datapath0|ALU0|Add0~8_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~24_combout ),
	.datab(\datapath0|ALU0|Add0~8_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~25 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[4] (
// Equation(s):
// \datapath0|ALU0|temp [4] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~25_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [4])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~25_combout ),
	.datac(\datapath0|ALU0|temp [4]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [4]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[4] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[7] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux0~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [7]));

cycloneii_lcell_ff \datapath0|reg00|out0[7] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux0~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [7]));

cycloneii_lcell_comb \datapath0|mux1|Mux0~0 (
// Equation(s):
// \datapath0|mux1|Mux0~0_combout  = (\controlador0|mux1select [0] & (((\controlador0|mux1select [1])))) # (!\controlador0|mux1select [0] & ((\controlador0|mux1select [1] & (\datapath0|reg10|out0 [7])) # (!\controlador0|mux1select [1] & 
// ((\datapath0|reg00|out0 [7])))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\datapath0|reg10|out0 [7]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|reg00|out0 [7]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux0~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[7] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux0~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [7]));

cycloneii_lcell_comb \datapath0|mux1|Mux0~1 (
// Equation(s):
// \datapath0|mux1|Mux0~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux0~0_combout  & ((\datapath0|reg11|out0 [7]))) # (!\datapath0|mux1|Mux0~0_combout  & (\datapath0|reg01|out0 [7])))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux0~0_combout ))))

	.dataa(\datapath0|reg01|out0 [7]),
	.datab(\controlador0|mux1select [0]),
	.datac(\datapath0|mux1|Mux0~0_combout ),
	.datad(\datapath0|reg11|out0 [7]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux0~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux0~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux1~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux2~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~10 (
// Equation(s):
// \datapath0|ALU0|Add2~10_combout  = (\datapath0|mux2|Mux2~1_combout  & ((\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add2~9 )) # (!\datapath0|mux1|Mux2~1_combout  & (\datapath0|ALU0|Add2~9  & VCC)))) # (!\datapath0|mux2|Mux2~1_combout  & 
// ((\datapath0|mux1|Mux2~1_combout  & ((\datapath0|ALU0|Add2~9 ) # (GND))) # (!\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add2~9 ))))
// \datapath0|ALU0|Add2~11  = CARRY((\datapath0|mux2|Mux2~1_combout  & (\datapath0|mux1|Mux2~1_combout  & !\datapath0|ALU0|Add2~9 )) # (!\datapath0|mux2|Mux2~1_combout  & ((\datapath0|mux1|Mux2~1_combout ) # (!\datapath0|ALU0|Add2~9 ))))

	.dataa(\datapath0|mux2|Mux2~1_combout ),
	.datab(\datapath0|mux1|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~9 ),
	.combout(\datapath0|ALU0|Add2~10_combout ),
	.cout(\datapath0|ALU0|Add2~11 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~10 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~10 (
// Equation(s):
// \datapath0|ALU0|Add0~10_combout  = (\datapath0|mux2|Mux2~1_combout  & ((\datapath0|mux1|Mux2~1_combout  & (\datapath0|ALU0|Add0~9  & VCC)) # (!\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add0~9 )))) # (!\datapath0|mux2|Mux2~1_combout  & 
// ((\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add0~9 )) # (!\datapath0|mux1|Mux2~1_combout  & ((\datapath0|ALU0|Add0~9 ) # (GND)))))
// \datapath0|ALU0|Add0~11  = CARRY((\datapath0|mux2|Mux2~1_combout  & (!\datapath0|mux1|Mux2~1_combout  & !\datapath0|ALU0|Add0~9 )) # (!\datapath0|mux2|Mux2~1_combout  & ((!\datapath0|ALU0|Add0~9 ) # (!\datapath0|mux1|Mux2~1_combout ))))

	.dataa(\datapath0|mux2|Mux2~1_combout ),
	.datab(\datapath0|mux1|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~9 ),
	.combout(\datapath0|ALU0|Add0~10_combout ),
	.cout(\datapath0|ALU0|Add0~11 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~10 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~27 (
// Equation(s):
// \datapath0|ALU0|Add0~27_combout  = (\datapath0|ALU0|Add0~26_combout ) # ((\datapath0|ALU0|Add0~10_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~26_combout ),
	.datab(\datapath0|ALU0|Add0~10_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~27 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[5] (
// Equation(s):
// \datapath0|ALU0|temp [5] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~27_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [5])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~27_combout ),
	.datac(\datapath0|ALU0|temp [5]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [5]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[5] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux2~0 (
// Equation(s):
// \datapath0|mux0|Mux2~0_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [6])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [5]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [6]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [5]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2~0 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux2~1 (
// Equation(s):
// \datapath0|mux0|Mux2~1_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux2~0_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux2~0_combout  & (\datapath0|ALU0|Add1~10_combout )) # (!\datapath0|mux0|Mux2~0_combout  & 
// ((\datapath0|ALU0|Add2~10_combout )))))

	.dataa(\datapath0|ALU0|Add1~10_combout ),
	.datab(\datapath0|ALU0|Add2~10_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2~1 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|WideOr9 (
// Equation(s):
// \controlador0|WideOr9~combout  = (\controlador0|state.MVI~regout ) # ((\controlador0|state.instIN~regout ) # (!\controlador0|WideOr8~0_combout ))

	.dataa(\controlador0|state.MVI~regout ),
	.datab(\controlador0|state.instIN~regout ),
	.datac(vcc),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr9 .lut_mask = 16'hEEFF;
defparam \controlador0|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux0select[0] (
// Equation(s):
// \controlador0|mux0select [0] = (\controlador0|WideOr6~combout  & ((\controlador0|mux0select [0]))) # (!\controlador0|WideOr6~combout  & (!\controlador0|WideOr9~combout ))

	.dataa(vcc),
	.datab(\controlador0|WideOr9~combout ),
	.datac(\controlador0|mux0select [0]),
	.datad(\controlador0|WideOr6~combout ),
	.cin(gnd),
	.combout(\controlador0|mux0select [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux0select[0] .lut_mask = 16'hF033;
defparam \controlador0|mux0select[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|WideOr8 (
// Equation(s):
// \controlador0|WideOr8~combout  = (\controlador0|state.MOV~regout ) # ((\controlador0|state.instIN~regout ) # (!\controlador0|WideOr8~0_combout ))

	.dataa(\controlador0|state.MOV~regout ),
	.datab(\controlador0|state.instIN~regout ),
	.datac(vcc),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr8 .lut_mask = 16'hEEFF;
defparam \controlador0|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \controlador0|mux0select[1] (
// Equation(s):
// \controlador0|mux0select [1] = (\controlador0|WideOr6~combout  & ((\controlador0|mux0select [1]))) # (!\controlador0|WideOr6~combout  & (!\controlador0|WideOr8~combout ))

	.dataa(vcc),
	.datab(\controlador0|WideOr8~combout ),
	.datac(\controlador0|mux0select [1]),
	.datad(\controlador0|WideOr6~combout ),
	.cin(gnd),
	.combout(\controlador0|mux0select [1]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux0select[1] .lut_mask = 16'hF033;
defparam \controlador0|mux0select[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~3 (
// Equation(s):
// \datapath0|mux0|Mux1~3_combout  = (\controlador0|mux0select [2] & ((\controlador0|mux0select [0]) # (\controlador0|mux0select [1]))) # (!\controlador0|mux0select [2] & ((!\controlador0|mux0select [1])))

	.dataa(\controlador0|mux0select [2]),
	.datab(\controlador0|mux0select [0]),
	.datac(vcc),
	.datad(\controlador0|mux0select [1]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~3 .lut_mask = 16'hAADD;
defparam \datapath0|mux0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~4 (
// Equation(s):
// \datapath0|mux0|Mux1~4_combout  = (\controlador0|mux0select [1] & ((\controlador0|mux0select [2]) # (\controlador0|mux0select [0]))) # (!\controlador0|mux0select [1] & (\controlador0|mux0select [2] $ (!\controlador0|mux0select [0])))

	.dataa(\controlador0|mux0select [1]),
	.datab(\controlador0|mux0select [2]),
	.datac(\controlador0|mux0select [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~4 .lut_mask = 16'hE9E9;
defparam \datapath0|mux0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux2~2 (
// Equation(s):
// \datapath0|mux0|Mux2~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux2~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux2~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\datapath0|mux0|Mux2~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux2 (
// Equation(s):
// \datapath0|mux0|Mux2~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux2~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [5]))) # (!\datapath0|mux0|Mux2~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux2~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[5] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux2~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [5]));

cycloneii_lcell_ff \datapath0|reg00|out0[5] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux2~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [5]));

cycloneii_lcell_comb \datapath0|mux1|Mux2~0 (
// Equation(s):
// \datapath0|mux1|Mux2~0_combout  = (\controlador0|mux1select [0] & (((\controlador0|mux1select [1])))) # (!\controlador0|mux1select [0] & ((\controlador0|mux1select [1] & (\datapath0|reg10|out0 [5])) # (!\controlador0|mux1select [1] & 
// ((\datapath0|reg00|out0 [5])))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\datapath0|reg10|out0 [5]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|reg00|out0 [5]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux2~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[5] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux2~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [5]));

cycloneii_lcell_comb \datapath0|mux1|Mux2~1 (
// Equation(s):
// \datapath0|mux1|Mux2~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux2~0_combout  & ((\datapath0|reg11|out0 [5]))) # (!\datapath0|mux1|Mux2~0_combout  & (\datapath0|reg01|out0 [5])))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux2~0_combout ))))

	.dataa(\datapath0|reg01|out0 [5]),
	.datab(\controlador0|mux1select [0]),
	.datac(\datapath0|mux1|Mux2~0_combout ),
	.datad(\datapath0|reg11|out0 [5]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux2~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~12 (
// Equation(s):
// \datapath0|ALU0|Add2~12_combout  = ((\datapath0|mux2|Mux1~1_combout  $ (\datapath0|mux1|Mux1~1_combout  $ (\datapath0|ALU0|Add2~11 )))) # (GND)
// \datapath0|ALU0|Add2~13  = CARRY((\datapath0|mux2|Mux1~1_combout  & ((!\datapath0|ALU0|Add2~11 ) # (!\datapath0|mux1|Mux1~1_combout ))) # (!\datapath0|mux2|Mux1~1_combout  & (!\datapath0|mux1|Mux1~1_combout  & !\datapath0|ALU0|Add2~11 )))

	.dataa(\datapath0|mux2|Mux1~1_combout ),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~11 ),
	.combout(\datapath0|ALU0|Add2~12_combout ),
	.cout(\datapath0|ALU0|Add2~13 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~12 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~12 (
// Equation(s):
// \datapath0|ALU0|Add0~12_combout  = ((\datapath0|mux2|Mux1~1_combout  $ (\datapath0|mux1|Mux1~1_combout  $ (!\datapath0|ALU0|Add0~11 )))) # (GND)
// \datapath0|ALU0|Add0~13  = CARRY((\datapath0|mux2|Mux1~1_combout  & ((\datapath0|mux1|Mux1~1_combout ) # (!\datapath0|ALU0|Add0~11 ))) # (!\datapath0|mux2|Mux1~1_combout  & (\datapath0|mux1|Mux1~1_combout  & !\datapath0|ALU0|Add0~11 )))

	.dataa(\datapath0|mux2|Mux1~1_combout ),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~11 ),
	.combout(\datapath0|ALU0|Add0~12_combout ),
	.cout(\datapath0|ALU0|Add0~13 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~12 .lut_mask = 16'h698E;
defparam \datapath0|ALU0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~29 (
// Equation(s):
// \datapath0|ALU0|Add0~29_combout  = (\datapath0|ALU0|Add0~28_combout ) # ((\datapath0|ALU0|Add0~12_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~28_combout ),
	.datab(\datapath0|ALU0|Add0~12_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~29 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[6] (
// Equation(s):
// \datapath0|ALU0|temp [6] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~29_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [6])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~29_combout ),
	.datac(\datapath0|ALU0|temp [6]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [6]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[6] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~5 (
// Equation(s):
// \datapath0|mux0|Mux1~5_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [7])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [6]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [7]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [6]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~5 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~6 (
// Equation(s):
// \datapath0|mux0|Mux1~6_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux1~5_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~5_combout  & (\datapath0|ALU0|Add1~12_combout )) # (!\datapath0|mux0|Mux1~5_combout  & 
// ((\datapath0|ALU0|Add2~12_combout )))))

	.dataa(\datapath0|ALU0|Add1~12_combout ),
	.datab(\datapath0|ALU0|Add2~12_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux1~5_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~6 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~7 (
// Equation(s):
// \datapath0|mux0|Mux1~7_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux1~6_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux1~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux1~1_combout ),
	.datab(\datapath0|mux0|Mux1~6_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~7 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1 (
// Equation(s):
// \datapath0|mux0|Mux1~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux1~7_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [6]))) # (!\datapath0|mux0|Mux1~7_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux1~7_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux1~7_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[6] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux1~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [6]));

cycloneii_lcell_ff \datapath0|reg00|out0[6] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux1~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [6]));

cycloneii_lcell_comb \datapath0|mux1|Mux1~0 (
// Equation(s):
// \datapath0|mux1|Mux1~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [6])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [6])))))

	.dataa(\controlador0|mux1select [1]),
	.datab(\datapath0|reg01|out0 [6]),
	.datac(\controlador0|mux1select [0]),
	.datad(\datapath0|reg00|out0 [6]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux1~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg11|out0[6] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux1~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [6]));

cycloneii_lcell_comb \datapath0|mux1|Mux1~1 (
// Equation(s):
// \datapath0|mux1|Mux1~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux1~0_combout  & ((\datapath0|reg11|out0 [6]))) # (!\datapath0|mux1|Mux1~0_combout  & (\datapath0|reg10|out0 [6])))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux1~0_combout ))))

	.dataa(\datapath0|reg10|out0 [6]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|mux1|Mux1~0_combout ),
	.datad(\datapath0|reg11|out0 [6]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux1~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~16 (
// Equation(s):
// \datapath0|ALU0|Add0~16_combout  = !\datapath0|ALU0|Add0~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~15 ),
	.combout(\datapath0|ALU0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~16 .lut_mask = 16'h0F0F;
defparam \datapath0|ALU0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Mux20~0 (
// Equation(s):
// \datapath0|ALU0|Mux20~0_combout  = (!\controlador0|alucontrol [0] & ((\controlador0|alucontrol [3] & (\datapath0|mux1|Mux0~1_combout )) # (!\controlador0|alucontrol [3] & ((\datapath0|ALU0|Add0~16_combout )))))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\datapath0|ALU0|Add0~16_combout ),
	.datac(\controlador0|alucontrol [3]),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux20~0 .lut_mask = 16'h00AC;
defparam \datapath0|ALU0|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[8] (
// Equation(s):
// \datapath0|ALU0|temp [8] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Mux20~0_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [8])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Mux20~0_combout ),
	.datac(\datapath0|ALU0|temp [8]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [8]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[8] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add2~14 (
// Equation(s):
// \datapath0|ALU0|Add2~14_combout  = \datapath0|mux2|Mux0~1_combout  $ (\datapath0|mux1|Mux0~1_combout  $ (!\datapath0|ALU0|Add2~13 ))

	.dataa(\datapath0|mux2|Mux0~1_combout ),
	.datab(\datapath0|mux1|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~13 ),
	.combout(\datapath0|ALU0|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add2~14 .lut_mask = 16'h6969;
defparam \datapath0|ALU0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add1~14 (
// Equation(s):
// \datapath0|ALU0|Add1~14_combout  = \datapath0|mux2|Mux0~1_combout  $ (\datapath0|mux1|Mux0~1_combout  $ (!\datapath0|ALU0|Add1~13 ))

	.dataa(\datapath0|mux2|Mux0~1_combout ),
	.datab(\datapath0|mux1|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~13 ),
	.combout(\datapath0|ALU0|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add1~14 .lut_mask = 16'h6969;
defparam \datapath0|ALU0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux0~0 (
// Equation(s):
// \datapath0|mux0|Mux0~0_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux1~2_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|Add1~14_combout ))) # (!\datapath0|mux0|Mux1~2_combout  
// & (\datapath0|ALU0|Add2~14_combout ))))

	.dataa(\datapath0|mux0|Mux1~1_combout ),
	.datab(\datapath0|ALU0|Add2~14_combout ),
	.datac(\datapath0|ALU0|Add1~14_combout ),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0~0 .lut_mask = 16'hFA44;
defparam \datapath0|mux0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux0~1 (
// Equation(s):
// \datapath0|mux0|Mux0~1_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux0~0_combout  & ((\datapath0|ALU0|temp [8]))) # (!\datapath0|mux0|Mux0~0_combout  & (\datapath0|ALU0|temp [7])))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux0~0_combout ))))

	.dataa(\datapath0|ALU0|temp [7]),
	.datab(\datapath0|ALU0|temp [8]),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0~1 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux0~2 (
// Equation(s):
// \datapath0|mux0|Mux0~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux0~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux0~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\datapath0|mux0|Mux0~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux0 (
// Equation(s):
// \datapath0|mux0|Mux0~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux0~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [7]))) # (!\datapath0|mux0|Mux0~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux0~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [7]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[7] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux0~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [7]));

cycloneii_lcell_comb \datapath0|mux2|Mux0~0 (
// Equation(s):
// \datapath0|mux2|Mux0~0_combout  = (\controlador0|mux2select [1] & (((\controlador0|mux2select [0])))) # (!\controlador0|mux2select [1] & ((\controlador0|mux2select [0] & (\datapath0|reg01|out0 [7])) # (!\controlador0|mux2select [0] & 
// ((\datapath0|reg00|out0 [7])))))

	.dataa(\controlador0|mux2select [1]),
	.datab(\datapath0|reg01|out0 [7]),
	.datac(\controlador0|mux2select [0]),
	.datad(\datapath0|reg00|out0 [7]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux0~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux0~1 (
// Equation(s):
// \datapath0|mux2|Mux0~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux0~0_combout  & ((\datapath0|reg11|out0 [7]))) # (!\datapath0|mux2|Mux0~0_combout  & (\datapath0|reg10|out0 [7])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux0~0_combout ))))

	.dataa(\datapath0|reg10|out0 [7]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|mux2|Mux0~0_combout ),
	.datad(\datapath0|reg11|out0 [7]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux0~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[6] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux1~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [6]));

cycloneii_lcell_comb \datapath0|mux2|Mux1~0 (
// Equation(s):
// \datapath0|mux2|Mux1~0_combout  = (\controlador0|mux2select [0] & (((\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & ((\controlador0|mux2select [1] & (\datapath0|reg10|out0 [6])) # (!\controlador0|mux2select [1] & 
// ((\datapath0|reg00|out0 [6])))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg10|out0 [6]),
	.datac(\controlador0|mux2select [1]),
	.datad(\datapath0|reg00|out0 [6]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux1~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux1~1 (
// Equation(s):
// \datapath0|mux2|Mux1~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux1~0_combout  & ((\datapath0|reg11|out0 [6]))) # (!\datapath0|mux2|Mux1~0_combout  & (\datapath0|reg01|out0 [6])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux1~0_combout ))))

	.dataa(\datapath0|reg01|out0 [6]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|mux2|Mux1~0_combout ),
	.datad(\datapath0|reg11|out0 [6]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux1~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[5] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux2~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [5]));

cycloneii_lcell_comb \datapath0|mux2|Mux2~0 (
// Equation(s):
// \datapath0|mux2|Mux2~0_combout  = (\controlador0|mux2select [1] & (((\controlador0|mux2select [0])))) # (!\controlador0|mux2select [1] & ((\controlador0|mux2select [0] & (\datapath0|reg01|out0 [5])) # (!\controlador0|mux2select [0] & 
// ((\datapath0|reg00|out0 [5])))))

	.dataa(\controlador0|mux2select [1]),
	.datab(\datapath0|reg01|out0 [5]),
	.datac(\controlador0|mux2select [0]),
	.datad(\datapath0|reg00|out0 [5]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux2~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux2~1 (
// Equation(s):
// \datapath0|mux2|Mux2~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux2~0_combout  & ((\datapath0|reg11|out0 [5]))) # (!\datapath0|mux2|Mux2~0_combout  & (\datapath0|reg10|out0 [5])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux2~0_combout ))))

	.dataa(\datapath0|reg10|out0 [5]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|mux2|Mux2~0_combout ),
	.datad(\datapath0|reg11|out0 [5]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux2~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~1 (
// Equation(s):
// \datapath0|ALU0|LessThan0~1_cout  = CARRY((!\datapath0|mux1|Mux7~1_combout  & \datapath0|mux2|Mux7~1_combout ))

	.dataa(\datapath0|mux1|Mux7~1_combout ),
	.datab(\datapath0|mux2|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~1_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~1 .lut_mask = 16'h0044;
defparam \datapath0|ALU0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~3 (
// Equation(s):
// \datapath0|ALU0|LessThan0~3_cout  = CARRY((\datapath0|mux1|Mux6~1_combout  & ((!\datapath0|ALU0|LessThan0~1_cout ) # (!\datapath0|mux2|Mux6~1_combout ))) # (!\datapath0|mux1|Mux6~1_combout  & (!\datapath0|mux2|Mux6~1_combout  & 
// !\datapath0|ALU0|LessThan0~1_cout )))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux2|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~1_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~3_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~3 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~5 (
// Equation(s):
// \datapath0|ALU0|LessThan0~5_cout  = CARRY((\datapath0|mux1|Mux5~1_combout  & (\datapath0|mux2|Mux5~1_combout  & !\datapath0|ALU0|LessThan0~3_cout )) # (!\datapath0|mux1|Mux5~1_combout  & ((\datapath0|mux2|Mux5~1_combout ) # 
// (!\datapath0|ALU0|LessThan0~3_cout ))))

	.dataa(\datapath0|mux1|Mux5~1_combout ),
	.datab(\datapath0|mux2|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~3_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~5_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~5 .lut_mask = 16'h004D;
defparam \datapath0|ALU0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~7 (
// Equation(s):
// \datapath0|ALU0|LessThan0~7_cout  = CARRY((\datapath0|mux1|Mux4~1_combout  & ((!\datapath0|ALU0|LessThan0~5_cout ) # (!\datapath0|mux2|Mux4~1_combout ))) # (!\datapath0|mux1|Mux4~1_combout  & (!\datapath0|mux2|Mux4~1_combout  & 
// !\datapath0|ALU0|LessThan0~5_cout )))

	.dataa(\datapath0|mux1|Mux4~1_combout ),
	.datab(\datapath0|mux2|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~5_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~7_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~7 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~9 (
// Equation(s):
// \datapath0|ALU0|LessThan0~9_cout  = CARRY((\datapath0|mux1|Mux3~1_combout  & (\datapath0|mux2|Mux3~1_combout  & !\datapath0|ALU0|LessThan0~7_cout )) # (!\datapath0|mux1|Mux3~1_combout  & ((\datapath0|mux2|Mux3~1_combout ) # 
// (!\datapath0|ALU0|LessThan0~7_cout ))))

	.dataa(\datapath0|mux1|Mux3~1_combout ),
	.datab(\datapath0|mux2|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~7_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~9_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~9 .lut_mask = 16'h004D;
defparam \datapath0|ALU0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~11 (
// Equation(s):
// \datapath0|ALU0|LessThan0~11_cout  = CARRY((\datapath0|mux1|Mux2~1_combout  & ((!\datapath0|ALU0|LessThan0~9_cout ) # (!\datapath0|mux2|Mux2~1_combout ))) # (!\datapath0|mux1|Mux2~1_combout  & (!\datapath0|mux2|Mux2~1_combout  & 
// !\datapath0|ALU0|LessThan0~9_cout )))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\datapath0|mux2|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~9_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~11_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~11 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~13 (
// Equation(s):
// \datapath0|ALU0|LessThan0~13_cout  = CARRY((\datapath0|mux1|Mux1~1_combout  & (\datapath0|mux2|Mux1~1_combout  & !\datapath0|ALU0|LessThan0~11_cout )) # (!\datapath0|mux1|Mux1~1_combout  & ((\datapath0|mux2|Mux1~1_combout ) # 
// (!\datapath0|ALU0|LessThan0~11_cout ))))

	.dataa(\datapath0|mux1|Mux1~1_combout ),
	.datab(\datapath0|mux2|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~11_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~13_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~13 .lut_mask = 16'h004D;
defparam \datapath0|ALU0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|LessThan0~14 (
// Equation(s):
// \datapath0|ALU0|LessThan0~14_combout  = (\datapath0|mux1|Mux0~1_combout  & (\datapath0|mux2|Mux0~1_combout  & \datapath0|ALU0|LessThan0~13_cout )) # (!\datapath0|mux1|Mux0~1_combout  & ((\datapath0|mux2|Mux0~1_combout ) # 
// (\datapath0|ALU0|LessThan0~13_cout )))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\datapath0|mux2|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~13_cout ),
	.combout(\datapath0|ALU0|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~14 .lut_mask = 16'hD4D4;
defparam \datapath0|ALU0|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux1~2 (
// Equation(s):
// \datapath0|mux0|Mux1~2_combout  = (\controlador0|alucontrol [0] & ((\controlador0|alucontrol [3]) # (!\datapath0|ALU0|LessThan0~14_combout )))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\controlador0|alucontrol [3]),
	.datac(vcc),
	.datad(\datapath0|ALU0|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~2 .lut_mask = 16'h88AA;
defparam \datapath0|mux0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux3~0 (
// Equation(s):
// \datapath0|mux0|Mux3~0_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [5])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [4]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [5]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [4]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3~0 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux3~1 (
// Equation(s):
// \datapath0|mux0|Mux3~1_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux3~0_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux3~0_combout  & (\datapath0|ALU0|Add1~8_combout )) # (!\datapath0|mux0|Mux3~0_combout  & 
// ((\datapath0|ALU0|Add2~8_combout )))))

	.dataa(\datapath0|ALU0|Add1~8_combout ),
	.datab(\datapath0|ALU0|Add2~8_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3~1 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux3~2 (
// Equation(s):
// \datapath0|mux0|Mux3~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux3~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux3~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux3~1_combout ),
	.datab(\datapath0|mux0|Mux3~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux3 (
// Equation(s):
// \datapath0|mux0|Mux3~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux3~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [4]))) # (!\datapath0|mux0|Mux3~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux3~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[4] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux3~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [4]));

cycloneii_lcell_comb \datapath0|mux2|Mux3~0 (
// Equation(s):
// \datapath0|mux2|Mux3~0_combout  = (\controlador0|mux2select [0] & (((\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & ((\controlador0|mux2select [1] & (\datapath0|reg10|out0 [4])) # (!\controlador0|mux2select [1] & 
// ((\datapath0|reg00|out0 [4])))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg10|out0 [4]),
	.datac(\controlador0|mux2select [1]),
	.datad(\datapath0|reg00|out0 [4]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux3~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux3~1 (
// Equation(s):
// \datapath0|mux2|Mux3~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux3~0_combout  & ((\datapath0|reg11|out0 [4]))) # (!\datapath0|mux2|Mux3~0_combout  & (\datapath0|reg01|out0 [4])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux3~0_combout ))))

	.dataa(\datapath0|reg01|out0 [4]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|mux2|Mux3~0_combout ),
	.datad(\datapath0|reg11|out0 [4]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux3~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux4~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~23 (
// Equation(s):
// \datapath0|ALU0|Add0~23_combout  = (\datapath0|ALU0|Add0~22_combout ) # ((\datapath0|ALU0|Add0~6_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~22_combout ),
	.datab(\datapath0|ALU0|Add0~6_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~23 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[3] (
// Equation(s):
// \datapath0|ALU0|temp [3] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~23_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [3])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~23_combout ),
	.datac(\datapath0|ALU0|temp [3]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [3]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[3] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux4~0 (
// Equation(s):
// \datapath0|mux0|Mux4~0_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [4])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [3]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [4]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [3]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4~0 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux4~1 (
// Equation(s):
// \datapath0|mux0|Mux4~1_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux4~0_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux4~0_combout  & (\datapath0|ALU0|Add1~6_combout )) # (!\datapath0|mux0|Mux4~0_combout  & 
// ((\datapath0|ALU0|Add2~6_combout )))))

	.dataa(\datapath0|ALU0|Add1~6_combout ),
	.datab(\datapath0|ALU0|Add2~6_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4~1 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux4~2 (
// Equation(s):
// \datapath0|mux0|Mux4~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux4~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux4~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux4~1_combout ),
	.datab(\datapath0|mux0|Mux4~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux4 (
// Equation(s):
// \datapath0|mux0|Mux4~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux4~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [3]))) # (!\datapath0|mux0|Mux4~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux4~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux4~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[3] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux4~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [3]));

cycloneii_lcell_comb \datapath0|mux2|Mux4~0 (
// Equation(s):
// \datapath0|mux2|Mux4~0_combout  = (\controlador0|mux2select [1] & (((\controlador0|mux2select [0])))) # (!\controlador0|mux2select [1] & ((\controlador0|mux2select [0] & (\datapath0|reg01|out0 [3])) # (!\controlador0|mux2select [0] & 
// ((\datapath0|reg00|out0 [3])))))

	.dataa(\controlador0|mux2select [1]),
	.datab(\datapath0|reg01|out0 [3]),
	.datac(\controlador0|mux2select [0]),
	.datad(\datapath0|reg00|out0 [3]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux4~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux4~1 (
// Equation(s):
// \datapath0|mux2|Mux4~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux4~0_combout  & ((\datapath0|reg11|out0 [3]))) # (!\datapath0|mux2|Mux4~0_combout  & (\datapath0|reg10|out0 [3])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux4~0_combout ))))

	.dataa(\datapath0|reg10|out0 [3]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|mux2|Mux4~0_combout ),
	.datad(\datapath0|reg11|out0 [3]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux4~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux5~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~21 (
// Equation(s):
// \datapath0|ALU0|Add0~21_combout  = (\datapath0|ALU0|Add0~20_combout ) # ((\datapath0|ALU0|Add0~4_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~20_combout ),
	.datab(\datapath0|ALU0|Add0~4_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~21 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[2] (
// Equation(s):
// \datapath0|ALU0|temp [2] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~21_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [2])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~21_combout ),
	.datac(\datapath0|ALU0|temp [2]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [2]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[2] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux5~0 (
// Equation(s):
// \datapath0|mux0|Mux5~0_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [3])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [2]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [3]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [2]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5~0 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux5~1 (
// Equation(s):
// \datapath0|mux0|Mux5~1_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux5~0_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux5~0_combout  & (\datapath0|ALU0|Add1~4_combout )) # (!\datapath0|mux0|Mux5~0_combout  & 
// ((\datapath0|ALU0|Add2~4_combout )))))

	.dataa(\datapath0|ALU0|Add1~4_combout ),
	.datab(\datapath0|ALU0|Add2~4_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5~1 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux5~2 (
// Equation(s):
// \datapath0|mux0|Mux5~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux5~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux5~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux5~1_combout ),
	.datab(\datapath0|mux0|Mux5~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux5 (
// Equation(s):
// \datapath0|mux0|Mux5~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux5~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [2]))) # (!\datapath0|mux0|Mux5~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux5~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg10|out0[2] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux5~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [2]));

cycloneii_lcell_comb \datapath0|mux2|Mux5~0 (
// Equation(s):
// \datapath0|mux2|Mux5~0_combout  = (\controlador0|mux2select [0] & (((\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & ((\controlador0|mux2select [1] & (\datapath0|reg10|out0 [2])) # (!\controlador0|mux2select [1] & 
// ((\datapath0|reg00|out0 [2])))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg10|out0 [2]),
	.datac(\controlador0|mux2select [1]),
	.datad(\datapath0|reg00|out0 [2]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux5~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux5~1 (
// Equation(s):
// \datapath0|mux2|Mux5~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux5~0_combout  & ((\datapath0|reg11|out0 [2]))) # (!\datapath0|mux2|Mux5~0_combout  & (\datapath0|reg01|out0 [2])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux5~0_combout ))))

	.dataa(\datapath0|reg01|out0 [2]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|mux2|Mux5~0_combout ),
	.datad(\datapath0|reg11|out0 [2]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux5~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux6~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Add0~19 (
// Equation(s):
// \datapath0|ALU0|Add0~19_combout  = (\datapath0|ALU0|Add0~18_combout ) # ((\datapath0|ALU0|Add0~2_combout  & !\controlador0|alucontrol [3]))

	.dataa(\datapath0|ALU0|Add0~18_combout ),
	.datab(\datapath0|ALU0|Add0~2_combout ),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~19 .lut_mask = 16'hAAEE;
defparam \datapath0|ALU0|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[1] (
// Equation(s):
// \datapath0|ALU0|temp [1] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Add0~19_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [1])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Add0~19_combout ),
	.datac(\datapath0|ALU0|temp [1]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [1]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[1] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux6~0 (
// Equation(s):
// \datapath0|mux0|Mux6~0_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [2])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [1]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [2]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [1]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6~0 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux6~1 (
// Equation(s):
// \datapath0|mux0|Mux6~1_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux6~0_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux6~0_combout  & (\datapath0|ALU0|Add1~2_combout )) # (!\datapath0|mux0|Mux6~0_combout  & 
// ((\datapath0|ALU0|Add2~2_combout )))))

	.dataa(\datapath0|ALU0|Add1~2_combout ),
	.datab(\datapath0|ALU0|Add2~2_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6~1 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux6~2 (
// Equation(s):
// \datapath0|mux0|Mux6~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux6~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux6~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux0|Mux6~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux6 (
// Equation(s):
// \datapath0|mux0|Mux6~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux6~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [1]))) # (!\datapath0|mux0|Mux6~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux6~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[1] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux6~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [1]));

cycloneii_lcell_comb \datapath0|mux2|Mux6~0 (
// Equation(s):
// \datapath0|mux2|Mux6~0_combout  = (\controlador0|mux2select [1] & (((\controlador0|mux2select [0])))) # (!\controlador0|mux2select [1] & ((\controlador0|mux2select [0] & (\datapath0|reg01|out0 [1])) # (!\controlador0|mux2select [0] & 
// ((\datapath0|reg00|out0 [1])))))

	.dataa(\controlador0|mux2select [1]),
	.datab(\datapath0|reg01|out0 [1]),
	.datac(\controlador0|mux2select [0]),
	.datad(\datapath0|reg00|out0 [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux6~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux2|Mux6~1 (
// Equation(s):
// \datapath0|mux2|Mux6~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux6~0_combout  & ((\datapath0|reg11|out0 [1]))) # (!\datapath0|mux2|Mux6~0_combout  & (\datapath0|reg10|out0 [1])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux6~0_combout ))))

	.dataa(\datapath0|reg10|out0 [1]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|mux2|Mux6~0_combout ),
	.datad(\datapath0|reg11|out0 [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux6~1 .lut_mask = 16'hF838;
defparam \datapath0|mux2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux7~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|Mux11~0 (
// Equation(s):
// \datapath0|ALU0|Mux11~0_combout  = (\controlador0|alucontrol [0] & (\datapath0|mux1|Mux7~1_combout )) # (!\controlador0|alucontrol [0] & (((\datapath0|ALU0|Add0~0_combout  & !\controlador0|alucontrol [3]))))

	.dataa(\datapath0|mux1|Mux7~1_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\datapath0|ALU0|Add0~0_combout ),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux11~0 .lut_mask = 16'h88B8;
defparam \datapath0|ALU0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|ALU0|temp[0] (
// Equation(s):
// \datapath0|ALU0|temp [0] = (\datapath0|mux0|Mux1~1_combout  & (\datapath0|ALU0|Mux11~0_combout )) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|ALU0|temp [0])))

	.dataa(vcc),
	.datab(\datapath0|ALU0|Mux11~0_combout ),
	.datac(\datapath0|ALU0|temp [0]),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|temp [0]),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|temp[0] .lut_mask = 16'hCCF0;
defparam \datapath0|ALU0|temp[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux7~0 (
// Equation(s):
// \datapath0|mux0|Mux7~0_combout  = (\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux1~2_combout  & (\datapath0|ALU0|temp [1])) # (!\datapath0|mux0|Mux1~2_combout  & ((\datapath0|ALU0|temp [0]))))) # (!\datapath0|mux0|Mux1~1_combout  & 
// (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|ALU0|temp [1]),
	.datab(\datapath0|mux0|Mux1~1_combout ),
	.datac(\datapath0|ALU0|temp [0]),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~0 .lut_mask = 16'hBBC0;
defparam \datapath0|mux0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux7~1 (
// Equation(s):
// \datapath0|mux0|Mux7~1_combout  = (\datapath0|mux0|Mux1~1_combout  & (((\datapath0|mux0|Mux7~0_combout )))) # (!\datapath0|mux0|Mux1~1_combout  & ((\datapath0|mux0|Mux7~0_combout  & (\datapath0|ALU0|Add1~0_combout )) # (!\datapath0|mux0|Mux7~0_combout  & 
// ((\datapath0|ALU0|Add2~0_combout )))))

	.dataa(\datapath0|ALU0|Add1~0_combout ),
	.datab(\datapath0|ALU0|Add2~0_combout ),
	.datac(\datapath0|mux0|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~1 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux7~2 (
// Equation(s):
// \datapath0|mux0|Mux7~2_combout  = (\datapath0|mux0|Mux1~3_combout  & ((\datapath0|mux0|Mux1~4_combout  & ((\datapath0|mux0|Mux7~1_combout ))) # (!\datapath0|mux0|Mux1~4_combout  & (\datapath0|mux1|Mux7~1_combout )))) # (!\datapath0|mux0|Mux1~3_combout  & 
// (((\datapath0|mux0|Mux1~4_combout ))))

	.dataa(\datapath0|mux1|Mux7~1_combout ),
	.datab(\datapath0|mux0|Mux7~1_combout ),
	.datac(\datapath0|mux0|Mux1~3_combout ),
	.datad(\datapath0|mux0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux0|Mux7 (
// Equation(s):
// \datapath0|mux0|Mux7~combout  = (\datapath0|mux0|Mux1~0_combout  & ((\datapath0|mux0|Mux7~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [0]))) # (!\datapath0|mux0|Mux7~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0])))) # (!\datapath0|mux0|Mux1~0_combout  & (((\datapath0|mux0|Mux7~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\datapath0|mux0|Mux1~0_combout ),
	.datad(\datapath0|mux0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reg01|out0[0] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux0|Mux7~combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|Mux15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [0]));

cycloneii_lcell_comb \datapath0|mux1|Mux7~0 (
// Equation(s):
// \datapath0|mux1|Mux7~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [0])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [0])))))

	.dataa(\controlador0|mux1select [1]),
	.datab(\datapath0|reg01|out0 [0]),
	.datac(\controlador0|mux1select [0]),
	.datad(\datapath0|reg00|out0 [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux7~0 .lut_mask = 16'hE5E0;
defparam \datapath0|mux1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \datapath0|mux1|Mux7~1 (
// Equation(s):
// \datapath0|mux1|Mux7~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux7~0_combout  & ((\datapath0|reg11|out0 [0]))) # (!\datapath0|mux1|Mux7~0_combout  & (\datapath0|reg10|out0 [0])))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux7~0_combout ))))

	.dataa(\datapath0|reg10|out0 [0]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|mux1|Mux7~0_combout ),
	.datad(\datapath0|reg11|out0 [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux7~1 .lut_mask = 16'hF838;
defparam \datapath0|mux1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|reout|out0[0] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [0]));

cycloneii_lcell_ff \datapath0|reout|out0[1] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [1]));

cycloneii_lcell_ff \datapath0|reout|out0[2] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [2]));

cycloneii_lcell_ff \datapath0|reout|out0[3] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [3]));

cycloneii_lcell_ff \datapath0|reout|out0[4] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [4]));

cycloneii_lcell_ff \datapath0|reout|out0[5] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [5]));

cycloneii_lcell_ff \datapath0|reout|out0[6] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [6]));

cycloneii_lcell_ff \datapath0|reout|out0[7] (
	.clk(\clk~combout ),
	.datain(\datapath0|mux1|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [7]));

cycloneii_lcell_comb \controlador0|Mux7~1 (
// Equation(s):
// \controlador0|Mux7~1_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\controlador0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~1 .lut_mask = 16'h0004;
defparam \controlador0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \controlador0|state.ADD (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.ADD~regout ));

cycloneii_lcell_comb \datapath0|regcarryflag|out0~1 (
// Equation(s):
// \datapath0|regcarryflag|out0~1_combout  = (\controlador0|state.ADD~regout  & (\datapath0|regcarryflag|out0~0_combout )) # (!\controlador0|state.ADD~regout  & ((\controlador0|state.SUB~regout  & (\datapath0|regcarryflag|out0~0_combout )) # 
// (!\controlador0|state.SUB~regout  & ((\datapath0|regcarryflag|out0~regout )))))

	.dataa(\datapath0|regcarryflag|out0~0_combout ),
	.datab(\datapath0|regcarryflag|out0~regout ),
	.datac(\controlador0|state.ADD~regout ),
	.datad(\controlador0|state.SUB~regout ),
	.cin(gnd),
	.combout(\datapath0|regcarryflag|out0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|regcarryflag|out0~1 .lut_mask = 16'hAAAC;
defparam \datapath0|regcarryflag|out0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \datapath0|regcarryflag|out0 (
	.clk(\clk~combout ),
	.datain(\datapath0|regcarryflag|out0~1_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|regcarryflag|out0~regout ));

cycloneii_io \externaldata[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[0]));
// synopsys translate_off
defparam \externaldata[0]~I .input_async_reset = "none";
defparam \externaldata[0]~I .input_power_up = "low";
defparam \externaldata[0]~I .input_register_mode = "none";
defparam \externaldata[0]~I .input_sync_reset = "none";
defparam \externaldata[0]~I .oe_async_reset = "none";
defparam \externaldata[0]~I .oe_power_up = "low";
defparam \externaldata[0]~I .oe_register_mode = "none";
defparam \externaldata[0]~I .oe_sync_reset = "none";
defparam \externaldata[0]~I .operation_mode = "input";
defparam \externaldata[0]~I .output_async_reset = "none";
defparam \externaldata[0]~I .output_power_up = "low";
defparam \externaldata[0]~I .output_register_mode = "none";
defparam \externaldata[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[1]));
// synopsys translate_off
defparam \externaldata[1]~I .input_async_reset = "none";
defparam \externaldata[1]~I .input_power_up = "low";
defparam \externaldata[1]~I .input_register_mode = "none";
defparam \externaldata[1]~I .input_sync_reset = "none";
defparam \externaldata[1]~I .oe_async_reset = "none";
defparam \externaldata[1]~I .oe_power_up = "low";
defparam \externaldata[1]~I .oe_register_mode = "none";
defparam \externaldata[1]~I .oe_sync_reset = "none";
defparam \externaldata[1]~I .operation_mode = "input";
defparam \externaldata[1]~I .output_async_reset = "none";
defparam \externaldata[1]~I .output_power_up = "low";
defparam \externaldata[1]~I .output_register_mode = "none";
defparam \externaldata[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[2]));
// synopsys translate_off
defparam \externaldata[2]~I .input_async_reset = "none";
defparam \externaldata[2]~I .input_power_up = "low";
defparam \externaldata[2]~I .input_register_mode = "none";
defparam \externaldata[2]~I .input_sync_reset = "none";
defparam \externaldata[2]~I .oe_async_reset = "none";
defparam \externaldata[2]~I .oe_power_up = "low";
defparam \externaldata[2]~I .oe_register_mode = "none";
defparam \externaldata[2]~I .oe_sync_reset = "none";
defparam \externaldata[2]~I .operation_mode = "input";
defparam \externaldata[2]~I .output_async_reset = "none";
defparam \externaldata[2]~I .output_power_up = "low";
defparam \externaldata[2]~I .output_register_mode = "none";
defparam \externaldata[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[3]));
// synopsys translate_off
defparam \externaldata[3]~I .input_async_reset = "none";
defparam \externaldata[3]~I .input_power_up = "low";
defparam \externaldata[3]~I .input_register_mode = "none";
defparam \externaldata[3]~I .input_sync_reset = "none";
defparam \externaldata[3]~I .oe_async_reset = "none";
defparam \externaldata[3]~I .oe_power_up = "low";
defparam \externaldata[3]~I .oe_register_mode = "none";
defparam \externaldata[3]~I .oe_sync_reset = "none";
defparam \externaldata[3]~I .operation_mode = "input";
defparam \externaldata[3]~I .output_async_reset = "none";
defparam \externaldata[3]~I .output_power_up = "low";
defparam \externaldata[3]~I .output_register_mode = "none";
defparam \externaldata[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[4]));
// synopsys translate_off
defparam \externaldata[4]~I .input_async_reset = "none";
defparam \externaldata[4]~I .input_power_up = "low";
defparam \externaldata[4]~I .input_register_mode = "none";
defparam \externaldata[4]~I .input_sync_reset = "none";
defparam \externaldata[4]~I .oe_async_reset = "none";
defparam \externaldata[4]~I .oe_power_up = "low";
defparam \externaldata[4]~I .oe_register_mode = "none";
defparam \externaldata[4]~I .oe_sync_reset = "none";
defparam \externaldata[4]~I .operation_mode = "input";
defparam \externaldata[4]~I .output_async_reset = "none";
defparam \externaldata[4]~I .output_power_up = "low";
defparam \externaldata[4]~I .output_register_mode = "none";
defparam \externaldata[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[5]));
// synopsys translate_off
defparam \externaldata[5]~I .input_async_reset = "none";
defparam \externaldata[5]~I .input_power_up = "low";
defparam \externaldata[5]~I .input_register_mode = "none";
defparam \externaldata[5]~I .input_sync_reset = "none";
defparam \externaldata[5]~I .oe_async_reset = "none";
defparam \externaldata[5]~I .oe_power_up = "low";
defparam \externaldata[5]~I .oe_register_mode = "none";
defparam \externaldata[5]~I .oe_sync_reset = "none";
defparam \externaldata[5]~I .operation_mode = "input";
defparam \externaldata[5]~I .output_async_reset = "none";
defparam \externaldata[5]~I .output_power_up = "low";
defparam \externaldata[5]~I .output_register_mode = "none";
defparam \externaldata[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[6]));
// synopsys translate_off
defparam \externaldata[6]~I .input_async_reset = "none";
defparam \externaldata[6]~I .input_power_up = "low";
defparam \externaldata[6]~I .input_register_mode = "none";
defparam \externaldata[6]~I .input_sync_reset = "none";
defparam \externaldata[6]~I .oe_async_reset = "none";
defparam \externaldata[6]~I .oe_power_up = "low";
defparam \externaldata[6]~I .oe_register_mode = "none";
defparam \externaldata[6]~I .oe_sync_reset = "none";
defparam \externaldata[6]~I .operation_mode = "input";
defparam \externaldata[6]~I .output_async_reset = "none";
defparam \externaldata[6]~I .output_power_up = "low";
defparam \externaldata[6]~I .output_register_mode = "none";
defparam \externaldata[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \externaldata[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[7]));
// synopsys translate_off
defparam \externaldata[7]~I .input_async_reset = "none";
defparam \externaldata[7]~I .input_power_up = "low";
defparam \externaldata[7]~I .input_register_mode = "none";
defparam \externaldata[7]~I .input_sync_reset = "none";
defparam \externaldata[7]~I .oe_async_reset = "none";
defparam \externaldata[7]~I .oe_power_up = "low";
defparam \externaldata[7]~I .oe_register_mode = "none";
defparam \externaldata[7]~I .oe_sync_reset = "none";
defparam \externaldata[7]~I .operation_mode = "input";
defparam \externaldata[7]~I .output_async_reset = "none";
defparam \externaldata[7]~I .output_power_up = "low";
defparam \externaldata[7]~I .output_register_mode = "none";
defparam \externaldata[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \finished~I (
	.datain(\controlador0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(finished));
// synopsys translate_off
defparam \finished~I .input_async_reset = "none";
defparam \finished~I .input_power_up = "low";
defparam \finished~I .input_register_mode = "none";
defparam \finished~I .input_sync_reset = "none";
defparam \finished~I .oe_async_reset = "none";
defparam \finished~I .oe_power_up = "low";
defparam \finished~I .oe_register_mode = "none";
defparam \finished~I .oe_sync_reset = "none";
defparam \finished~I .operation_mode = "output";
defparam \finished~I .output_async_reset = "none";
defparam \finished~I .output_power_up = "low";
defparam \finished~I .output_register_mode = "none";
defparam \finished~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[0]~I (
	.datain(\datapath0|reout|out0 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[0]));
// synopsys translate_off
defparam \saida[0]~I .input_async_reset = "none";
defparam \saida[0]~I .input_power_up = "low";
defparam \saida[0]~I .input_register_mode = "none";
defparam \saida[0]~I .input_sync_reset = "none";
defparam \saida[0]~I .oe_async_reset = "none";
defparam \saida[0]~I .oe_power_up = "low";
defparam \saida[0]~I .oe_register_mode = "none";
defparam \saida[0]~I .oe_sync_reset = "none";
defparam \saida[0]~I .operation_mode = "output";
defparam \saida[0]~I .output_async_reset = "none";
defparam \saida[0]~I .output_power_up = "low";
defparam \saida[0]~I .output_register_mode = "none";
defparam \saida[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[1]~I (
	.datain(\datapath0|reout|out0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[1]));
// synopsys translate_off
defparam \saida[1]~I .input_async_reset = "none";
defparam \saida[1]~I .input_power_up = "low";
defparam \saida[1]~I .input_register_mode = "none";
defparam \saida[1]~I .input_sync_reset = "none";
defparam \saida[1]~I .oe_async_reset = "none";
defparam \saida[1]~I .oe_power_up = "low";
defparam \saida[1]~I .oe_register_mode = "none";
defparam \saida[1]~I .oe_sync_reset = "none";
defparam \saida[1]~I .operation_mode = "output";
defparam \saida[1]~I .output_async_reset = "none";
defparam \saida[1]~I .output_power_up = "low";
defparam \saida[1]~I .output_register_mode = "none";
defparam \saida[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[2]~I (
	.datain(\datapath0|reout|out0 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[2]));
// synopsys translate_off
defparam \saida[2]~I .input_async_reset = "none";
defparam \saida[2]~I .input_power_up = "low";
defparam \saida[2]~I .input_register_mode = "none";
defparam \saida[2]~I .input_sync_reset = "none";
defparam \saida[2]~I .oe_async_reset = "none";
defparam \saida[2]~I .oe_power_up = "low";
defparam \saida[2]~I .oe_register_mode = "none";
defparam \saida[2]~I .oe_sync_reset = "none";
defparam \saida[2]~I .operation_mode = "output";
defparam \saida[2]~I .output_async_reset = "none";
defparam \saida[2]~I .output_power_up = "low";
defparam \saida[2]~I .output_register_mode = "none";
defparam \saida[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[3]~I (
	.datain(\datapath0|reout|out0 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[3]));
// synopsys translate_off
defparam \saida[3]~I .input_async_reset = "none";
defparam \saida[3]~I .input_power_up = "low";
defparam \saida[3]~I .input_register_mode = "none";
defparam \saida[3]~I .input_sync_reset = "none";
defparam \saida[3]~I .oe_async_reset = "none";
defparam \saida[3]~I .oe_power_up = "low";
defparam \saida[3]~I .oe_register_mode = "none";
defparam \saida[3]~I .oe_sync_reset = "none";
defparam \saida[3]~I .operation_mode = "output";
defparam \saida[3]~I .output_async_reset = "none";
defparam \saida[3]~I .output_power_up = "low";
defparam \saida[3]~I .output_register_mode = "none";
defparam \saida[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[4]~I (
	.datain(\datapath0|reout|out0 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[4]));
// synopsys translate_off
defparam \saida[4]~I .input_async_reset = "none";
defparam \saida[4]~I .input_power_up = "low";
defparam \saida[4]~I .input_register_mode = "none";
defparam \saida[4]~I .input_sync_reset = "none";
defparam \saida[4]~I .oe_async_reset = "none";
defparam \saida[4]~I .oe_power_up = "low";
defparam \saida[4]~I .oe_register_mode = "none";
defparam \saida[4]~I .oe_sync_reset = "none";
defparam \saida[4]~I .operation_mode = "output";
defparam \saida[4]~I .output_async_reset = "none";
defparam \saida[4]~I .output_power_up = "low";
defparam \saida[4]~I .output_register_mode = "none";
defparam \saida[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[5]~I (
	.datain(\datapath0|reout|out0 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[5]));
// synopsys translate_off
defparam \saida[5]~I .input_async_reset = "none";
defparam \saida[5]~I .input_power_up = "low";
defparam \saida[5]~I .input_register_mode = "none";
defparam \saida[5]~I .input_sync_reset = "none";
defparam \saida[5]~I .oe_async_reset = "none";
defparam \saida[5]~I .oe_power_up = "low";
defparam \saida[5]~I .oe_register_mode = "none";
defparam \saida[5]~I .oe_sync_reset = "none";
defparam \saida[5]~I .operation_mode = "output";
defparam \saida[5]~I .output_async_reset = "none";
defparam \saida[5]~I .output_power_up = "low";
defparam \saida[5]~I .output_register_mode = "none";
defparam \saida[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[6]~I (
	.datain(\datapath0|reout|out0 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[6]));
// synopsys translate_off
defparam \saida[6]~I .input_async_reset = "none";
defparam \saida[6]~I .input_power_up = "low";
defparam \saida[6]~I .input_register_mode = "none";
defparam \saida[6]~I .input_sync_reset = "none";
defparam \saida[6]~I .oe_async_reset = "none";
defparam \saida[6]~I .oe_power_up = "low";
defparam \saida[6]~I .oe_register_mode = "none";
defparam \saida[6]~I .oe_sync_reset = "none";
defparam \saida[6]~I .operation_mode = "output";
defparam \saida[6]~I .output_async_reset = "none";
defparam \saida[6]~I .output_power_up = "low";
defparam \saida[6]~I .output_register_mode = "none";
defparam \saida[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida[7]~I (
	.datain(\datapath0|reout|out0 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[7]));
// synopsys translate_off
defparam \saida[7]~I .input_async_reset = "none";
defparam \saida[7]~I .input_power_up = "low";
defparam \saida[7]~I .input_register_mode = "none";
defparam \saida[7]~I .input_sync_reset = "none";
defparam \saida[7]~I .oe_async_reset = "none";
defparam \saida[7]~I .oe_power_up = "low";
defparam \saida[7]~I .oe_register_mode = "none";
defparam \saida[7]~I .oe_sync_reset = "none";
defparam \saida[7]~I .operation_mode = "output";
defparam \saida[7]~I .output_async_reset = "none";
defparam \saida[7]~I .output_power_up = "low";
defparam \saida[7]~I .output_register_mode = "none";
defparam \saida[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \carryflag~I (
	.datain(\datapath0|regcarryflag|out0~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(carryflag));
// synopsys translate_off
defparam \carryflag~I .input_async_reset = "none";
defparam \carryflag~I .input_power_up = "low";
defparam \carryflag~I .input_register_mode = "none";
defparam \carryflag~I .input_sync_reset = "none";
defparam \carryflag~I .oe_async_reset = "none";
defparam \carryflag~I .oe_power_up = "low";
defparam \carryflag~I .oe_register_mode = "none";
defparam \carryflag~I .oe_sync_reset = "none";
defparam \carryflag~I .operation_mode = "output";
defparam \carryflag~I .output_async_reset = "none";
defparam \carryflag~I .output_power_up = "low";
defparam \carryflag~I .output_register_mode = "none";
defparam \carryflag~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
