# Scipio

 A RISC-V CPU implemented in Verilog.

 This is a course project of ACM Honored Class at SJTU.

## Versions

  * v0.0.1 (Scipio at Ticinus, 2017.12.12)
