.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000010
000000000000000000
000000000000000000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000010000100000000
000000000000000000100000001001000000000000000000000000
000000000000000000000000000111001001000000000000000000
000000000000000000000010001111111100100000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000110001000000000000101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000110110000001000001100111100000000
000000000000000000000011100000001101110011000000000000
000000000000000001000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000110000000001001001100110100000000
000000001000000000000000000000001101110011000000000000
010000000000001000000000001001111101100000000000100000
110000000000000001000000000011011110000000000011000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010001100000001100110100000000
000000000000000000000011100000101000110011000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
111000000000000000000010100111000001000000001000000000
000000000000000000000110110000101111000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000011110000001101110011000000000000
000001000000000101100011100001101000001100111000000000
000010000000000000000100000000101111110011000000000000
000000000000000000000000000111001000001100110000000000
000000000000000000000010110000101000110011000000000100
000000000000000101000011101000000000000010000000000000
000000000000000000000100001011000000000000000000000000
000001000000000000000000011000000000000000000110000000
000010000000000000000010001101000000000010000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011111101010000100000000000
000000000000001011000000000000101110100000000000000000

.logic_tile 7 1
000010100000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000000000000
000000100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000001111001100000000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100001000001000010000000000000
000000000000000000000000000000001001000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000101000010000000000000000000001000000000
000000000000000000100110110000001001000000000000001000
000000000000000000000111010001100001000000001000000000
000000000000000000000111100000101101000000000000000000
000000000000000000000000010001001001001100111000000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000001000001001001100110000000000
000000000000001101000000000101001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001101001001000011000000000000

.logic_tile 9 1
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100011000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000001101000000000000101101110011000000000100
000000000000001101000011100011101000001100111000000100
000000000000000011100110110000101111110011000000000000
000000000000000000000111000111001000001100111000000000
000000000000000000000100000000101100110011000000000000
000000000000000000000011100111101000001100110000000000
000000000000000000000100001111000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000000000111000000000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000010101001001001100111100000000
110000000000000000000010000000101111110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000110100111101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000110000101101000001100111100000000
000000000000000101000000000000001111110011000000000000
000000000000000101000010110011001001001100111000000000
000000000000000000000011100000101111110011000000000000
000000000000000000000011100111101001001100111100000000
000000000000000101000100000000101101110011000000000000

.logic_tile 2 2
000000000000000101000110110101100000000010000100000000
000000000000000000100010100000000000000000000000000000
001000000000001000000000010001101000000010000000000000
000000000000000001000010101001011000000000000000000000
010000000000001000000010100101011110001000000000000000
110000000000000001000100000111010000000000000000000000
000000000000001000000010000000000001000010000000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001101001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001000010000100000000
000000000000000000000000000000001001000000000000000000
000010100000010000000000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000001000000100001100110000101101001000011100100000000
000000000001011111000011110011011010000010100000000001
111000000000000000000000011000001100000000000000000000
000000000000001101000010001101000000000100000000000000
010000000000000000000000010101000001001100110000000000
010000000000000000000011110000101101110011000000000000
000000000000001001000000000001111110010100000000000000
000000000000001011000010000000011111100000000000000000
000000000000001000000000000101100000000000100001000001
000000000000000001000010100000001101000001010000100001
000000000000000001100000010011011000000000000000000000
000000000000000000000010100000111000100001000000000000
000000000000000000000000011111111100000011000100000000
000000000000000000000010000101101000000011010000000011
000000000000000000000110011011001100001001000000000000
000000000000000000000010001101100000000001000000000000

.logic_tile 5 2
000000000000000101000010100111101001010000100000000000
000000000000000000100010110000011100100000000000000000
111000000000000011100000000000000001000010000000000000
000000000000000101000011110000001011000000000000000000
010000000001011000000110101001101101110000000000000000
110000000000000101000110100101011111110000100000000000
000000000000000111100000000001011000000000000000000000
000000000000000000000010110000110000000001000000000000
000011000000000000000110000001000001000000010000000000
000000000000000000000000001001001001000010100000000000
000000000000001000000000000000011111000100000000000000
000000000000000001000000001101001110010100000000000000
000000000000000000000000010101000000000010000000000000
000000000000010000000010000000000000000000000000000000
000000000000000101100110000001011001101001010100000010
000000000000001101000000001111101110110110100000000011

.logic_tile 6 2
000000000000000000000000000111001011000000000000000000
000000000000000000000000000011001010100000000000000010
111000000000001101000000010000001110000010000000000000
000000000000001011100010010000000000000000000000000000
010000000000000000000110000001101110000010000000000000
110000000000001101000100000000000000000000000000000000
000010100000000101000000010011100000000000000100000001
000001100000001101100011110000100000000001000000000000
000000000000000011100000000101111110000000100000000000
000000000000000101000000000111011100101000010000000001
000000000000001000000000000001100001000000010000000000
000000000000000101000010011111001011000010100000000000
000000000000001101000000000000000000000000000000000000
000000000000000101100010110000000000000000000000000000
000000000000000000000000000011111000001001000000000000
000000000001010000000010110011010000000010000000000000

.logic_tile 7 2
000000000000000101000000000000011110000100000100000000
000000000000000000100000000000000000000000000000000101
111000000000000000000000010001111011111001010000000010
000000000000001101000011011101011010110000000000000000
110000000000000000000000010000011011010000000010000000
000000000000000000000010100000001011000000000000000000
000000000000000101000010101111011000000000010000000000
000000000000000101100110111111111011000000000000000000
000000000000001000000110001101101111111001110000000100
000000000000000001000000000001101010111101110000000000
000000001110000101000000000000000000000000100000000000
000000000000000000100000001111001000000010100000000000
000000000000001000000010111000001100000000000000000010
000000000000000001000110001101010000000100000000000000
000010100000001000000000011111001101000000000000000000
000000000000000001000010100011101111100000000010000111

.logic_tile 8 2
000000000000110101000010000000000000000000000000000000
000000000000000000100110110000000000000000000000000000
111000000000000001100010110000011010000010000000000000
000000000000000000100110010000000000000000000000000000
110000000000000000000010100000001000000010000000000000
110000000000000000000010110000010000000000000000000000
000000000000000001100010100001001111000000010000000000
000000001110000001000000000001101001000000000000000000
000000000000000000000000000101111101111001010100000000
000000000000000000000000001101001001110000000000000000
000000000000000001000000001101100001000001000100000110
000000000000000000100000000011101000000001010010000110
000000000000000101000010000101011000000010000000000000
000000000000000000000100000000110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000001000000110011101000000000000100100000000
000000000000000001000010000111101001000000110000100000
111000000000000000000000001101111010001100110000000000
000000000000000000000000001011110000110011000000000000
110000000100000000000000000101101100000010100000000000
110000000100000000000010100000011000000000010000000000
000000000000000001100111100101100001001100110000000000
000000000000001111000000000000101101110011000000000000
000000000000000000010011000000001110000010000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110001111101110010111100000000000
000000000000000000000000000101001001001011100000000000
000000000000001001100011101000001100000000000100000001
000000000000000001000000000101010000000010000000100000
000000000000010011100000010000000001000010000000000000
000000000000000000100010000000001111000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000001000110011000000010000
001000000000001101000000000101001000001100111100000000
000000000000000001000000000000001100110011000000000000
110000000000000111000000000101101000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000000000010100101001000001100111100000000
000000000000000111000000000000001101110011000000000000
000000000000000001100110010101101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000001000001001001100110100000000
000000000000000000000000000011001010110011000000000000
000000000000000000000110101011101100000010000000000000
000000000000000000000000000001011101000000000000000000
000000000000000000000000001001011010000010000000000000
000000000000000000000000000001011100000000000000000000

.logic_tile 2 3
000000000000000001100011100000011010000000100000000000
000000000000000000000110100000001011000000000000000010
001000000000000000000110110000000000000010000100000000
000000000000000000000010100000001000000000000000000000
110001000000000000000110000000000000000000000000000000
110000000000000101000010110000000000000000000000000000
000000000000000000000000000001101001010110100000000000
000000000000000101000000000000111001001001010010000000
000000000000000111000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100010000000000000000
000000000000000000000010000011011011010010100000000000
000000000000000000000111100000001000000010000000000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000011100000000001110000000000
000000000000000000000000001101101100000000100000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000111000110000001111100000000000000000000
000000000110000000100000000011111011000000010000000000
000000000000010000000010101011001011000010000000000000
000000000000100000000100001001011101000000000000000000
000000000000001001100010100111001010000011100000000001
000000000000000001000100001111101101000011110000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000101101000000000000000000000
000000000000001000000000000000000000000000100000000000
000000000000000011000010101011001111000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000111000101011111000000010000000000
000000000000000000000111111001011111000010100000000000

.logic_tile 5 3
000000000000001000000110001001111110010110100100000000
000000000000000001000011101101001000000000100011000010
111010000000001101000011111101101010000110000110000001
000000000000000001000110000111101010001110000001000001
010000000010000001100111110011101101000000000000000000
010000000000000101000011001111101111000000010000000100
000000000000001000000111111001100000000000010000000000
000000000000000101000110000101001011000001010000000000
000000000000000111000011110101101100001000000000000000
000000000000000000000010001011110000000110000000000000
000010100000000000000111001101001011010100000000000010
000001000000000000000100001101011001010000100000000000
000000000000000000000010101001011111000110000110000000
000000000000000000000100001001101011000110100000000011
000000000000000000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000

.logic_tile 6 3
000000000000001101100000000000000001000000100100000000
000000000000001001000010100111001100000010100000100001
111000000000000000000000001000001000000000000000000000
000000000000000000000000000111010000000100000010000000
110000000000001000000010100001011010010000000000000000
000000000000001001000100000001011011010010100000000000
000000000001001001100000010011000000000010000000000000
000000001010100001100010100111000000000000000000000000
000000000000001001100000000000001100000100000110000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000101111110000100000100000100
000000000000001011000000000000010000001001000010000010
000000000000001101100000000101101011000001000000000000
000000000000000001000000001101001110000000000000000000
000000000000001001100110001001000000000001000000000100
000000000000000101000000000111000000000000000000000000

.logic_tile 7 3
000000000000000000000010100000000000000000100100000001
000000000000000000000110110000001010000000000000000000
111000000000000001100000001000001101000000100000000000
000000000000000000000010110001001111010110100000000000
110000100000000101000000001111011100001000000000000000
000000000000001101000000001111000000000000000000000000
000000000000000000000010100000011111000010000000000000
000000001000001101000110110111011100000000000000000000
000000000000000101000000000011011011100000000000000000
000000000000000111000000001001011101000000000000000000
000010100000000101100000000011101111100000000000000000
000000000000100000000010110101101010000000000000000000
000000000000001101000000001011001001100000000000000000
000000000000000101000000001001011101000000000000000000
000000000000010000000010110011111011100000000000000000
000000001000000000000110000011111011000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
111000101100110111000110001000000001000010000100000010
000000000000100000000000000111001000000010100010000000
110000000000000101100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000001000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000011001110000000000000000000
000000000000001001000011110111011100000100000000000000
000000000001010001100000000011000000000000000100000000
000000001000100000000000000000100000000001000001000000
000000000000000001100000010011111001000100000000000000
000000000000000000000011100000011010101000010000000000
000000000000001001100000000111100000000000000100000100
000000000000001001100000000000000000000001000001000100

.logic_tile 9 3
000000000000000000000000000000000001000010000000100000
000010100000000000000000000000001001000000000000000000
111000000000000000000000000101100000000000000100000000
000000000110000000000010110000000000000001000001100000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001010000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000011111001000000000000000100
000000000000101001000000000101011011010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000000000010010000101111000000000000000000
000000000000000000000010100111001000001100111000000000
001000001000001101000100000000101011110011000000000000
000000000000000000000000000111001000001100111000000000
001000000000001101000000000000001111110011000000000000
000000000000000000000000010111001000001100111000000000
001000000000000000000011100000001101110011000000000000
000000000000000101100000000011001001001100111000000000
001000000000000000000000000000101110110011000000000000
000000100000001101100000010011101000001100111000000000
001000000000000101000011100000001101110011000000000000
000000000000001000000000000011001000001100110000000000
001000000000000101000000000000101010110011000000000000

.logic_tile 2 4
010000000000001000000111010101111001101000000100000000
001000000000000001000110000001011101100100000000000000
111000000000001101000111011101001111101000010100000000
000000000000000001000110101001101101000100000000000000
110000000000000000000110100101011010000000000000000001
011000000000000000000010110000111111001001010000000000
000000000000001101100010101001101110000010000000000000
001000000000000101000010110011001110000000000000000000
000000000000000000000000011111111001101000000100000000
001000000000000000000011010101011011011000000000000000
000000000000001001100110011001111111101000010100000000
001000000000000011000010001001101000000100000000000000
000000000001001001100110000000001001000000100000000000
001000000000000001000000001001011100010100100000000000
000000000000001001100000000001011100001101000000000000
001000000000000001000000001001100000001000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000000001110100000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
111000000000000000000111000000000001000000000000000000
000000000000000000000110010111001001000000100000000000
110000000000000000000000011111001010001011000000000000
011000000000000000000010011001110000000011000010000000
000000000000000000000010100011000000000011000100000000
001000000000001111000000000011000000000010000000000000
000000000000000001100000010000000000000000000000000000
001000000000000001000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000001101101000111110110110000001
001000000000000000000000000101111100111111110010000001

.logic_tile 5 4
010000000000000011100000000011101111000000100000000000
001000000000000101100000001101101011000000000001000011
000000000000000111000110000001011111000000010000000000
000000000000000000000010100001011000000000000000000000
000000000000001101000110101000001100000000000000000000
001000000000001111000000001001001010010000000000000000
000000001111011000000110101111111100101000010000000000
001000000000000001000000000001001000011101100000000000
000000001110001001100010100001101101110000000000000000
001000001000000101000000000011111111111001000000000000
000000000000001000000010100001001111010000100000000000
001000000000000101000100000000001010101000000000000000
000000000000000101000000000111011101000000000010000101
001000000000001101000000001101011011001000000000100000
000000000000000001100010000101011001010111100000000000
001000000000000101000000000101011110111111100000000000

.logic_tile 6 4
010000000000000101000000001011011111000000100000000000
001000000000000000000010100001011010010100100000000000
111000000000001000000011101001000001000011000000000000
000000000000001111000000001101101001000001000000000000
110000000000000111000000010011011000111000000000000000
001000000000000000000010001111011010010000000000000000
000000100000010111100111010000000000000000000100000000
001001000000000000000111010001000000000010000010000000
000000000000001001100000000111101010001001100000000000
001000000000001001100000000111011100001001010000000000
000010000000000000000011100000000000000000100100000000
001000000000000000000000000000001111000000000010000000
000000000000000001100010001011100000000001000000000000
001000000000000000000010001101100000000000000000000000
000000000000000000000000010000000000000000000100000001
001000000000001101000010010001000000000010000000000000

.logic_tile 7 4
010000000000000001100110101001011110100000000000000000
001000000000000101000010100101011001000000000000000000
000000000000101000000000000001001100000000000000000000
000000000011001001000000000000000000000001000000000000
000000000000000000000010100101001100100000000000000000
001000000000000101000010111011111111000000000000000000
000000000000000101000010100001111011100000000000000000
001000001110000000100100001011011100000000000000000000
000000000000101000000111011101000000000000010000000000
001000000001001001000110101011101101000000000000000000
000010100000000001100000010011011100000000100000000000
001001000000001101000011000111001010000000000000000000
000000000000000000000110000001011111000000000000000000
001000000000001101000100001101101010000000100000000000
000000000000001000000000010011100000000001000000000000
001000000000011001000010011101100000000000000000000000

.logic_tile 8 4
010000000000000101000000000101101111000000000000000000
001000000000000000000010101101011001100001010000000000
000000000000001000000010101111101110000000100000000000
000000000000000011000010101011001110000000000000000000
000000000000000001100110000001011000000000000000000000
001000000000000101100011101001011010000001000000100000
000000000000101111100111000101111100000000000000000000
001000000101000001100100000011100000000010000000000000
000000000000000101100000010111101101101001010000000000
001000000000000111000011101011101100001001010000000000
000000000000001000000010100000001010000010100000000000
001000001100000101000011111101001010000110000000000000
000000000000000011100000001000001011010110000000000000
001000000000001101100010101011011010000010000000000000
000010000000000101000000010001101100001000000000000000
001000000110000000000010101101000000001101000000000000

.logic_tile 9 4
010000000000000000000111000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
111000000000000011100000010001000001000001010110100000
000010000000000000000010001011001000000010110011000001
010000000000000000000010100111011111000110100000000000
111000000000000000000110110000001100000000000000000000
000010100000000001000110110011101111010000000000000000
001000000000000000000010000000001110000000010000000000
000000000000000000000110010000001000000000000110000101
001000000000000000000010001011011000000110100000100100
000000000001011000000000000001111010010110000000000000
001000000000100001000000000000111011000000000000000100
000000000000000001100000000111000001000000100100000100
001000000000000001000000000000001111000000000000000000
000000000000001000000110001001011011000111010000000000
001010000000000011000000001101001110011110100000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000001110000010000000000000
001000000000000000000000000000010000000000000000000000
111000000000001001100010101011101010000010100000000000
000000000000000001000000001111001011000010110000000000
010000000000000111000010010000011001000000100100000000
111000000000000000100010010000001111000000000010000000
000000000000000000000000000000000001000010000000000000
001000000000001101000000000000001101000000000000000000
000000000000000000000011100000011010000010000000000000
001000000000000000000110100000000000000000000000000000
000000000000001000000110101111101100101001000000000000
001000000000000101000000001001011111000001000000000000
000000000000000000000110110011000001001100110000000000
001000000000000000000010000000101000110011000000000000
000000000000000001000110010101001111000010100000000000
001000000000000000000010001101011001000110100000000000

.logic_tile 2 5
010000000000000000000010100001111010000011100000000000
001000000000100000000110101001001101000010100000000000
111000000000000001100010110101101101101000000000000000
000000000000000000000111011101011101001001000000000000
010010100000000111100111001000011010000000000000000000
111000000000000000100010111001010000000100000000000000
000000000000001111000110000101000000000000110000000000
001000000000000111000011101111001001000000100000000000
000000000000001001100000010001001111000000000000000000
001000000000000001000010010000111100101001000000000000
000000000001010000000110000000011010000000000000000000
001000000000101101000000001001011111010010100000000000
000000000000000000000000011111111000100000000000000000
001000000000000000000010001101011010000000000000000000
000000000000000000000000000011000000000000000100000000
001000000000001101000000000011000000000001000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000001001000000110001001011101101101010100100001
001000000000001001000011101101101000111101010000000000
111000000000000111100010110000000000000000000000000000
000000000000001101100011100000000000000000000000000000
010000000000001111100010101111111000101001010000000000
011000000000000001000010101001101111101001000000000000
000000000000001000000010110101011111000000000000000000
001000000000000001000010000101111001000001000000100010
000000000000000000000000001001111110010000000000000000
001000000000000000000000001001011111000000000000000000
000000000000000001100000010111101010000000100010000111
001000000000000000000010100000111010000000000000000011
000000000000000000000010100101000001000000000000000000
001000000000000000000000000000101101000001000000000000
000000000000000000000110001001001011110111110100000000
001000001100000000000010001101001010111001110000000010

.logic_tile 5 5
010000000000001000000010101101111000001101000000000000
001000000000000101000110011001010000001111000000000001
111000000101001101000111001101101110000111100000000001
000000000000101011100010101011111010000100110000000000
010000000000001000000010101001000001000010010000000000
011000000000000101000010110111101000000010110000000000
000000000000001000000110100000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000011000110010011011101101000000000000000
001000000000000101000110000111001101101110000000000000
000000000000000101100110010111101100000100100100000000
001000000000000000000110111101111001101000010000000100
000000000000000001000110001011101100000000000010000000
001000000000000111100100001101111000000010000010000111
000000000000000001100110000101001101000001000000000000
001000000000000000000000000111101000101111010000000000

.logic_tile 6 5
010000000100010111000000010001000001000000000100000000
001000000000000000000011010000001101000000010001000000
111000000000000101000010100001001011101000000000000000
000000000000000000000000000101101010101110000000000000
110000100000001001000111000000000000000000000100000000
001001001010000111100110000111000000000010000000000001
000000000000000000000000000101000001000011100000000000
001000000000000001000000001101101110000001000000000000
000000000000001000000000000001001110000000000100000000
001000000000010001000000000000000000001000000000000000
000010100000000000000000001101001100000010000000000000
001000000010000000000010000001100000001011000000000000
000000000100000001000000010001101110110000010000000000
001000000000000001000011001101111001100000000000000000
000000000000011000000000000111000000000000000100000001
001000000000000101000000000000000000000001000000000001

.logic_tile 7 5
010000000001001001100110010111101011000010000000000000
001000000000100101100010100101011110000000000000000000
111000100000000000000110101000011010000110100000000000
000001000000000111000010100101011110000100000000000000
110010100000000101000000000101111100000010000000000000
001000000000001101100010111011001000000000000000000000
000000000000011000000010000000011000010000000000000000
001000000000000101000010001011001100000000000000000000
000000000000000001000111000000000000000000100100000000
001001001000000000000010110000001111000000000000000000
000000001100000101000000000001001111000010000000000000
001000000000000001100000000101101001000000000000000000
000000000000000101100010001001001000001000000000000000
001000000000001001000000001001010000000000000001000000
000000100000001001100000001011011101000000010000000000
001000000000000001100000001101101100000000000000000000

.logic_tile 8 5
010000000001011101100000000000011011000000100000000000
001000000000100111000000000000011100000000000000000000
111000000000001101000110000101000000000000000100000001
000000000000001001000010100000100000000001000000000000
110000000000000001100011110011111011111100000000000000
001000000000000101100010000101111000101100000000000000
000000000000001000000000011011011000010000100000000000
001000000000000101000010010011111011000000010000000000
000000000000001111000000010111011011111111100000000000
001000000000010001100010100101101000111001010000000000
000000100000001001100110100101011000000000000000000000
001000000000000001000000000000001100000001000000000000
000000000000000000000000010101011000010110110000000000
001000000000000000000011100011011000100010110000000000
000000000100000000000000001001101010111111100000000000
001000001010000000000000000001001000111101000000000000

.logic_tile 9 5
010000000000100000000000001001100000000000000000100000
001000000000000000000000000001100000000001000000000000
111000000000000000000010100000000000000000000000000000
000000000000001101000110110000000000000000000000000000
110000000000000101000000000101100000000010000000000000
001000000000000000000011110101000000000000000000100000
000000000000000000000000000011111000000100000000100000
001000000000000101000000000000011011100000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000010001000000000000000000100000101
001000000000001011000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
001000000000000000000000001011000000000010000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000000001001100000000000110000100011
000000000000000000000000001001001011000000010000000100
111000000000000111100000010001101110001100000000000000
000000000000000000000010111011111010101100000000000000
110000000000000000000110100000000000000000000000000000
010000000000001101000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000010001001000000000000000100000000
000000000000000000000010000111000000000001000000000000
000000000000001000000000000011101011110100000000000000
000000000000000001000000001111011011010000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000011100011110000001011000100000000000000
000010000000000000100111100101001000010100000000000000
111000000000001111000000000101001100000010100000000000
000000000000000111100000000001101001000010110000000000
010000000000001011100110010101000000000000000000100000
010001000000000111100011110000101010000000010000000000
000000000000001111100000001000011010000000000010000000
000000000000000101000000000011000000000100000000000000
000000000000001000000000001001011010110000100000000000
000000000000100001000000001111001111000000010000000000
000010100000000111000000001000000001000000100000000100
000000000000000000000010000011001000000010100010100000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110001111111101000010000100000000
000000000000000001000000000111111000001001000000100000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000001000000000000000110010000011001000100000001100000
000000000000001111000010000000001011000000000001100000
111001001010000101000010100001001100111000000000100000
000000100000000000000110111011001110101000000000000000
010000000000000000000010100001100000000000000000000000
010000000000000000000100000000000000000001000000000000
000000000000000001100010001111011011001001110110000000
000000000000000000000000001111101001000001110000000000
000000000000001000000110100011001110000100000000000000
000000001110000001000000000001100000000000000000000010
000000000000000000000110000111001010000010100000000000
000000000110000000000000000000011001000001000000000000
000000000000000101000110000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
000000000000000000000000000111011001010100000100000000
000000000000000000000010010000011101101000010010000000

.logic_tile 5 6
000000000000000101000110000001000000000001000010000000
000000000000000000000000000011000000000011000000000000
111000001100000011100000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
110000000000001000000011101101001101111001110000000000
110000000000000101000000000101011000110100110000000000
000000000000000111000000000000000000000010000101100000
000000000000000000000000001001000000000000000001100000
000000000000001000000110000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000001110000000000010101011101011000110000000000000
000000000000000000000010101011111000001010000000000000
000000000000010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000001000000001111000111101001001101110011110000000000
000000100100001011000100000001011001100001010000000000
111010000001000000000111001001001110010111110000000000
000000000000101101000010101111011100101111010000000000
110000000000000001100111001000011010010000100100000000
000000001010000111000010001011011011010100100000000000
000010100000100000000000000111101011101001010000000000
000000000000000000000011110101001101001000000000000000
000000001100101111000110001101001110100000010000000000
000010000001000101000010001111011100101000000000000000
000001000000010000000110001111001010001101000100000000
000000000000000000000010111101010000001100000000000000
000000000000000011100010011000001010000110000000000000
000000000000000000100011001111011101000010100000000000
000010000000000001000010011001011110000000010000000000
000000000000000000000011001001011001000010110000000000

.logic_tile 7 6
000000000000001000000011100101100000000000000100000000
000000001010000111000000000000100000000001000000000000
111000000000001111100111010000000001000000100100100000
000000000000000111100011110000001011000000000000000000
110010000001010001000000000000011010000100000100000000
000001001000100000000000000000010000000000000000000000
000000000000000000000000000001000001000001010000000000
000000000000000001000010001001001010000001100000000000
000000100000100101000111000101100000000000000100000000
000001000000000000100000000000100000000001000000000010
000000000000101001000000001001111000111110110000000000
000000000001010001000000001001101100010110110000000000
000000000001011000000000001111001101111111010000000000
000000001010000001000000000001011001101111000000000000
000000000000000000000000001101011101001000000000000000
000000000000000000000000000001001100001101000000000000

.logic_tile 8 6
000000000001000000000010111101111100010000110000000000
000000000000100000000010000111011110000000100000000000
000000000001001000000000000001111010000000100000000000
000000000000100101000000001111011100010000110000000000
000000000000000101000110100111111010000100000000000000
000000000000000001000010000000010000000000000000000000
000010100000000101100011110111001100001111110000000000
000001000000001101000110101001111011001001010000000000
000000101110000001000111101011001110001000000000000000
000000000000000000000010111111011010001001010000000000
000000000000001001100110001101011011110000000000000000
000000000000000001000000001111101110100000000000000000
000000000000000001000111010101001100000000000000000101
000000000000000111000110110000010000000001000000000000
000010100000000001000011110001011101111111000000000000
000000000000000001000110000111101100010110000000000000

.logic_tile 9 6
000000000100001111000111000011100001000000000000000000
000000000000000101000100000000001110000000010000000001
000000000000000101000000011001011011110000010000000000
000000000000000000100010100111001000110000110000000000
000000000000001111000110101011111010000000000010100000
000000000000000001100000001111010000000001000000000100
000000000000001001100111000000000000000000100000000000
000000000000001011000010110000001010000000000000000000
000000000000000000000000001000001001000000000000000100
000000000000000000000000001001011011010000000000000000
000001000000000011100000010011101011000110100000000000
000000000000000000100010010001111010000000010000000000
000000000000000000000000000000001010010100100000000110
000000000000000000000000000000001010000000000000000000
000000000000001111100111001000011111000000000000000000
000000000000000001000100001101011100010000000000000000

.ramt_tile 10 6
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000000000000000000000011000101
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001101000110011101001010000000000100000001
000000000000001001000011111011101100010010100010000001
111000000000000000000111111001001011001100000000000000
000000000000001111000011110101111110011100000000000000
110000000000001101000110000001011001000000010000000000
110000000000001001100111111101111000010110100000000000
000000000000000001100111100001011110010100000100000000
000000000000001111000110111101011001100000000010000001
000000000000001000000010100101001011000000000100000000
000000000000000001000000000101101100010010100010000000
000000000000001000000000010101111001000000000000000000
000000000000000001000010000000111001001000000000000000
000000000000000000000010011001001101000111110000000000
000000000000000000000110000111011010000110100000000000
000000000000001101100110000111111011001111100000000000
000000000000000001000000001111001011001001010000000000

.logic_tile 2 7
000000000000001111100000000000011010010100000100000001
000000000000000101100010110011011010010110000000000000
111000000000001101100111100111001011000100000100000001
000000000000000001000000001101001001001001000010000101
110000000000000101000010111101001100010100000110000001
110000000000000101000011111111011101100000000000000100
000000000000001001100010111001011011010110000000000000
000000000000000101000110000001101101011111000000000000
000000000000001000000110010101101111100000000000000000
000000000000000001000010000001011011000000000000000000
000000000000000000000110000011011001001001000000000001
000000001010000000000000000001001111000010000000000000
000000000000000001100011111111111000101000010000000000
000000000000000000000010000101001011101000000000000000
000000000000000000000010001011001010010100000000000000
000000000000000001000010001111111000110100000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000010111001011111001000000000000000
000000000000000000000111000111111100000000000000000000
000000000000100101000010101000000001000000000000000000
000000000000000000100000000001001110000000100000000000
000000000000000001000110001111101001000000000000000000
000000000000000000000100000011011110100000000000000000
000000000000000000000000000111001100000000000000000000
000000000000001101000000000000100000001000000000000001
000000000000000001000111100011100000000000010000000000
000000000000000001100110001011001011000001110000000001
000000000010001011100000000111001000000000010000000000
000000000000001111100000001011111111000001000001000000
000000000000000000000010100001111010100000010000000000
000000000000000000000011110101101111010000010000000000
000000000010100111100000010111111100000000010000000000
000000000001010001000011001001001100000000000000000000

.logic_tile 5 7
000000000000001101100011110111001110001101000100000000
000000001010000101000010101001101111101110000000000000
111000100000011000000110000000011000000000100000000000
000001000010010101000000000000001001000000000011000100
110000001100000000000110110001101000000000000000000000
010000000000000000000010000000110000001000000000000000
000000000010000001100000000101001110000110100000000000
000000000100000000000000000000101110000000000000000000
000000000001100000000000010000000000000000000000000000
000000000001110000000011000000000000000000000000000000
000000100001010000000000001111001010000010000000000000
000001000000100000000000001111010000000011000000000000
000000000000001001100110000111011111001101000100000000
000000000000000001000010000001111010101110000000000000
000000000001000000000000010001101010111001000100000000
000001000000000000000010001101011000110110100000000001

.logic_tile 6 7
000000000000000001100011110000011100000110000000000000
000010000000000000000010011101001110000010100000000010
111000000000000011100110000011000000000000000100100000
000000000000001101000110110000000000000001000000000010
110000000000000101000011111001000000000011100000000000
000000000000000111100010000101101001000001000000000000
000000000000000101000010000101101010110001010000000000
000000000000000101000010100101111110110010010000000000
000000000000001101100110001101011001100001010000000000
000000000000000111000000000001111101100010010000000000
000000000000000001000000010001101010000010000000000000
000000000000000000000011000001101100000000000000100000
000000000000001101100000001101111001101000100000000000
000000000000001011000000001111101110101000010000000000
000000000000000101100110100000011101000110000000000000
000000000000000000000000001011011010000100000000000000

.logic_tile 7 7
000000000000000111000011100000011111010000000000000000
000000000000000000000010100011001111010110000000000000
111000000000001111100000011000000001000000000100000000
000000000000000011000010010001001100000000100000000000
110000000000100101000000000111011011000100000000000000
000000000001010000000010000000011001101000000000000000
000000000000001111100010000000011110000000100000000000
000000000000000011100010111011011111010100100000000000
000000000000100000000010000001001000110111110000000000
000000000000001101000111101011011010110110100000000000
000000000000000011100000000101111000010111100000000000
000000000000000000100000001011101111111111100000000000
000000000000001000000000010001001001000001000000000000
000000000000000001000010011001011110101001000010000000
000000000000001001100010001101111010000001110000000000
000000000000000011100000000101011011000000010000000000

.logic_tile 8 7
000000000000001101000110111101011010010111100000000000
000000000110001111000011111011101101000111010000000000
111000000000001111100000000001101110000000110010000000
000000000000000101100010110111101100000000010000000000
010000000000001001100110010101001100111101010100000000
110000000000001011100110010101111000111110110000000000
000000000000000001000011100011011011000001000000000000
000000000000000111000000000111011000010110000000100000
000000000000000001000110111001011110101011010000000000
000000000000001101000010001111011001000111010000000000
000000000000000001100000000000011010000000100000000000
000000000001000000000010011111011010010100100000000000
000000000000000111000000001011000000000000000000000000
000000000000000001100010000001000000000010000000000000
000000000000000001000110010111111011010110000000000000
000000000000000000000010001001001100000010000000000000

.logic_tile 9 7
000000000000001000000000000101101111001000000000000000
000000000000000001000010101011001101000000000000000000
111000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
110000000000000000000000010001111010000110100000000000
110000000000000000000010100001011001001111110000000000
000000000000000101000010110101100001000000000000000000
000000001000000101100011011101001001000000110000000000
000000000000000000000000010001111011000110100000000000
000000000000000000000011001001001011001001000000000000
000000000000000000000000010001011011101101010000000000
000000000000100000000010001101011010011101000000000000
000000000000001000000011000111111110000010000100000000
000000000000000011000000000000100000001001000000100100
000000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100001111000000000
000000001000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000100101000110000000000000000010000000000000
000000000001010000000011111011000000000000000000000000
111000000000000101000000001111111010010110000000000000
000000000000000000000000000001001000011111000000000000
010000000000000111000010100000011010000000100100000000
010000000000000000100010110000001111000000000000000000
000000000000000001100000000000001110000100000100000000
000000000000001101100000000000011011000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000001010000010000000000000
000010100000000000000000000000010000000000000000000000
000000000000000000000010100000011100001100110000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000011011000000000000010000000001
000000000000000000000011001111101001000000000000000000

.logic_tile 2 8
000000000000000101000000000001100000000000001000000000
000000000000000101100000000000000000000000000000001000
000000000000000101100111110101100000000000001000000000
000000000000001101000110000000101000000000000000000000
000000000000000101000000000001101001001100111000000000
000001000000001101000000000000101000110011000000000000
000000000000000000000111100101101000001100111000000000
000000000000000000000100000000101010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000010
000000000000000000000000001001101000001100110000000000
000000000000000000000000001001100000110011000000000000
000000001110000000000110000111100000000010000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000101001110000000000000000000
000000000000001001000000000000010000001000000010000010

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000111101001111101011110100000000000
000000000000000000000100001001011111001001010000000000
111000000000000001100011111101111100000000000000000000
000000000000000000000010001001100000001000000000000000
110000000000000001100110000011100000000001000000000000
110000000000000000100000000111100000000000000000000000
000000000000000111100111100101111101000010000000000000
000000000000001101100100000000101001000000000000000000
000000001100000000000110100000011011000000000000000000
000000000000000000000000000111001101010000000000000000
000000000000000000000110010101101010000000000000000000
000000000000001001000011100000011111100000000000000000
000000000000001001100111111111001100110100010100000000
000000000000000001000111101001011010010100100010000000
000000000000000000000010000000000001000010000000000000
000000000000000000000110011001001111000000000000000000

.logic_tile 5 8
000000000000001101000000010000011011010000100100000000
000000000000000001000011111111011111010100100000000000
111000000110000000000000011101111110001011100000000000
000000000000000000000011000101001110000011110000000000
010000000000000101100110011011101010010110100000000000
010000000000000000000010100011111110011001010000000000
000000000000000101100000010000011001010000000000000000
000000000000000111000010000000011110000000000001100110
000000000000000001100010101001001110101001110100000000
000000000000000000000100000011011011000000110000000010
000001000000001000000011100101011110110000000100000000
000000000000000001000000000011101000111001010000000000
000010100000000101000110010000001100000000000000000000
000001001000000111100110000111011010010000000000000000
000000001000001001100110001001001010100000010000000000
000000000000001001000000001101011000101000010000000000

.logic_tile 6 8
000000000000001000000110001000011010000000000100000000
000000000000000101000000000101010000000100000000000000
111000000000000001100000000001000001000000000100100000
000000000000000000000011100000001011000000010000000010
110000000000001000000111001011001000010111100000100000
000000000000000001000000001001111011111011110000000000
000000000000000101100000000000000001000000000100000001
000000000000000000000010110111001011000000100010000000
000000000000100000000010101001111110010110110000000000
000000000001001101000000001001001011101111110000000000
000000000000001000000000000000011101010000000100000000
000000000000000111000000000000001011000000000010000000
000000000000001000000000000101100000000000000100000000
000000000000001001000010100000101100000000010000100000
000000000000000000000000000101011000011111110000000000
000000000000000101000000000101111111001011110000100000

.logic_tile 7 8
000000000000001101000000011011111110000001000100000000
000000000000000011000010000001000000000011000000000000
111000000000001011100110010000000000000010000000100000
000000000000000001100011000000000000000000000001100101
110000000000000011100000011001100001000000100100000000
010000000000000111000011010001101011000010100000000010
000000000000001000000111011000011111010000100000000000
000000000000000011000111001101011000010100000000000000
000000000000001000000000010101011110000000000000000000
000000000000001101000011000101011100000010000000000000
000000000000000101100000000000011101010000000000000000
000000000000000001000000001101001011010110000000000000
000000000000000000000000000001011011101011110000000000
000000000000001001000010100001001001011011110000000000
000000000000001000000111010000001000000010100000000000
000000000000000101000110110111011111000010000000000000

.logic_tile 8 8
000000000000000001100110101001101001010010100000000000
000000000000000101000010100101111011000010000000100000
111000000000000000000111000101001110010110100100000000
000000000000000111000000000000101000000000010000000100
110000001100001000000110010101000000000011000100000000
110000000000000101000010000111101000000011010000000100
000000000000000101100011101111111100000110100000000000
000000000000000001000000000101101100001111110000000000
000000000000000011100010110101000000000010100000000000
000000000000000111100111101001001100000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000111011111010110000000000000
000000000000001101100110101000011110010000100000000000
000000000000000111000010101101001101010100000000000000
000000000000000000000010100101111001000100000000000000
000000000000001101000011111011101111101100000000100000

.logic_tile 9 8
000000000000000111100000000011100001000001000000000000
000000000000000101100010101011101010000000010000000000
111000000000001000000010100001000001000010000000000000
000000000000001011000100000000001101000000000000000100
110000000000000101000000010001111011101011110100100000
110000000000001101100010000011101110110111110000000000
000000000000001001100000000101000001000001000000000000
000000000000000001000010100011001011000010100000000000
000000000000001001000000011001001010000110100000000000
000010100000000001000010000001011000001111110000000000
000000000000000000000110001001000000000010110100000000
000000000000000000000000001001101111000010100000000000
000000000000000000000110001101101010100111110000000000
000000000000000000000010110101101010000111110000000000
000000000000000101000000000000001011000000000000000000
000000000000000000100000000101001011000000100000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001101110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000001000
111000000000000000000110000111100000000000001000000000
000000000000000000000000000000101111000000000000000000
110000000000000000000010100111001001001100111000000000
110000000000001101000000000000101101110011000000000000
000000000000000101000010100011001001001100111000000000
000000000000000000100000000000101001110011000000000000
000000000000000000000110010111001000001100111000000000
000000000000000000000011100000101000110011000000000000
000000000000000000000000010000001000001100110000000000
000000000000000000000010000101001111110011000000000000
000000000000000000000011010000000000000010000000000000
000000000000000000000011100000001011000000000000000000
110000000000000001000110100101100000000000000100000000
110000000000000000000000001011100000000010000000000000

.logic_tile 2 9
000000000000000011100000000001000000000010000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000000000000000000000010000000000000
000000000000001011000000001101000000000000000000000000
110001000000000000000000011101000000000000000010000000
110010100000000000000011011101100000000010000000000000
000000000000000111000111000000011110000010000000000000
000000000000000000000100000000011110000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110000000011111000010000100000000
110000000000000000000100000000011101000000000000000000

.ramb_tile 3 9
000000000000100000000000000000000000000000
000000010001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000101000000001001000000000000010000000000
000000000000001001000010101101001110000000000000000000
111000000000000000000000000000000000000000100000000000
000000000000000000000000001011001100000000000000000000
110000000000000000000110001001011110001000000000000000
010000000000000000000100000011000000000000000000000000
000000000000000001000111111001000000000000000000100000
000000000000000000100011111101000000000010000000000000
000000000000000001000011110011001100000010000000000000
000000000000001001100110110000010000000000000000000000
000000000000001001100000001011001011101101010100000000
000000000000001111000000000011011111001100000010000000
000000000000000001100110000011111111011110100000000000
000000000000000000000000001001001010000110100000000000
000000000000001000000000010000001111000000000000000000
000000000000000001000010000001011110010000000000000000

.logic_tile 5 9
000000000000001101100110110101000001000001110100000000
000000000000000001000011000001101010000000110000000000
111000000000000111000111001111000000000000010000000000
000000000000000000100100000001001000000000000000000000
010000000000001111000010111000001000000000000000000000
010000000001010101000011010111010000000100000000000000
000000000000000001100010011000011010000000000000000000
000000000000000000000010001101010000000100000000000000
000000000000000001100110010011001111101000000000000000
000000000000000000000010001101011111010000100000000000
000000000000001011100000000001001011100000000000000000
000000000000000001000000000101011100111000000000000000
000010000000000001100000010001101100111100010100000000
000001000000000000100011010101111101101100010000000000
000000000000000001100110000111111100010100000100000001
000000000000000000100000000000101011101000010000000000

.logic_tile 6 9
000000000000000000000000000101001011010110110000100000
000000000000000101000010111101101010101111110000000000
111000000000000011100010111001001000000010000000100000
000000000000000111100111011001011111000000000000000000
110000000000001000000111000111100000000001000100100001
000000000000001001000110111011100000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010111011001111000110000000000
000000000000000000000011101101011010100100010000100000
000000000000000000000000000000011111010000000100000000
000000000000000000000000000000011111000000000000100010
000000000000001000000000011000000001000000000000000000
000000000000000101000010001101001001000000100000100010
000000000000000000000010110000011001010100100000000000
000000000000000000000110000000001000000000000010000010

.logic_tile 7 9
000000000000000101000111111000011011000100000100000000
000000000000000000100011010001011010000110000000000010
111000000000000101100000001101001100001000000000100000
000000000000000101000000000101010000001001000000000000
110000000000000011100010100001011111000000100100100000
110000000000001101100110110000111000000001010000000000
000000000000001101000000000101011000010100100100000000
000000000000000111100010110000101010000000000000000000
000001000000000000000010110111101111000000100100000000
000010100000000101000110100000001000000001010000000000
000000000100000101100000000000011000000100000100000000
000000000000000000000000000001001011000110000000000010
000000000000001000000011110111011100000110000000000000
000000000000000101000110000011100000000010000000000000
000000000000001001100000010001011111000010000000000000
000000000000000101100010001011101000000000000000100000

.logic_tile 8 9
000000000000000101000111110101100000000010100000000000
000000000000001101000110011001001000000010000000000000
111000000000000001100010110001111110000110100000000000
000000000000000000000111011001111011001111110000000000
010000000000000001100110000000001111010110000100000000
110000000000000000100110100101011101000110000000000000
000000000000001000000111011111101100001001000010000000
000000000000000101000111001101010000000010000000000000
000000000000000000000000010101100000000000010000000000
000000000000000000000010101011101001000001010000000000
000000000000000000000110110111001011010110100100000000
000000000000000000000010000000001000000000010000000000
000000000000000001100000011111111001000110100000000000
000000000000000000000010001001111111001111110000000000
000000000000000001100110110101111001010111100000000000
000000000000000000000010110001111101000111010000000000

.logic_tile 9 9
000000000000000000000010101000000001000010000000100000
000000000000000000000000001011001100000000000000000000
111000000000000011100000001000000001000010000100100000
000000000000000000000000001101001000000000000000000000
010001000000001000000011101101101101000000000000000101
110010100000001111000100001011001100000010000001100010
000000000000001000000000000000000000000000000000000000
000000000000000011000010101001000000000010000000000000
000000000000001001100000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000000101111000000000000100000000
000000000000000000000000000111001100110000000000000000
000000000000000000000000001111001101000000000000000000
000000000000000000000000000001001010001000000000100000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000110000000011110000010000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000111101000000100000100000000
110000000000000000000000000000110000000000000000000000
000000000000000101000110001101101101000000000000100000
000000000000000000000100000111111001000100000000000000
000000000000000000000000010001000001000000000100000000
000000000000000000000010000000101010000001000000000000
000000000000000001100000000011000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111100000011100001100110000000000
000000000000000000000000001111000000110011000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 2 10
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010001000000000000010
000000000000100000000000001001110000000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 4 10
000000000000000000000000010111011100000010000010100000
000000000000000000000011100000010000001000000001100010
111000000000000000000111000101101111110000110100000000
000000000000000000000000000011101001110100110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010001000001111010100100000000000
000000000000000000000000001001001100010110100010000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
111000000000000111000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000011100001111000000110000000000000
110000000000000000000000000000101001000001000000000000
000000000000000000000000001001011001111000000000000000
000000000000000000000000001011011100100000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000001100110001111000001000001010100000000
000000000000000000000100000011101000000001110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001101101000001110100000000
000000000000000000000000001111111001100010110000000000

.logic_tile 6 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000001000000000100000001
000000000000000000000000001001001001000000100000000000
000000000000000000000000001001100000000001000100000000
000000000000000000000000000001100000000000000000000010
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011001010000000100000000
000000000000000000000010010000011111000000000000000010

.logic_tile 7 10
000000000000000000000010100101100000000000110000000000
000000000000000000000000001011001011000000100000000000
000000000000000101000000000111101011000100000000000000
000000000000000000000000000000111010101000000000000000
000000000000000000000111100000011001000010100000000000
000000000000000101000100000011001111000010000000000000
000000000000001000000000000011001100000110000000000000
000010000000000111000000000000101001000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000011101100000110000000000000
000000000000000001000000000101000000000001000000000000
000000000000000000000000001101100000000000110000000000
000000000000000000000000000011001011000000100000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111010000000100000000100010
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
110000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000001000010100100000000
000000000000000000000000001001101101000001110000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
100000000000000001
000001111010110001
000000001001010000
001100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000100010
000000000000010000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100010001
000000000100100010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 one_hundredkhz_$glb_clk
.sym 6 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 42 clkdiv[1]
.sym 43 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24826[0]_new_inv_
.sym 49 init_delay[2]
.sym 50 init_delay[3]
.sym 51 $0\init_delay[13:0][4]
.sym 52 init_delay[5]
.sym 53 $0\init_delay[13:0][6]
.sym 54 init_delay[7]
.sym 65 $0\one_hundredkhz[0:0]
.sym 94 $0\one_hundredkhz[0:0]
.sym 97 clkdiv[0]
.sym 177 init_delay[8]
.sym 178 init_delay[9]
.sym 179 init_delay[10]
.sym 180 init_delay[11]
.sym 181 init_delay[12]
.sym 182 init_delay[13]
.sym 183 $abc$32260$new_n602_
.sym 184 $abc$32260$new_n603_
.sym 219 $PACKER_VCC_NET
.sym 225 $PACKER_VCC_NET
.sym 293 $abc$32260$sub$microsd.v:398$43_Y[2]
.sym 294 $abc$32260$sub$microsd.v:398$43_Y[3]
.sym 295 $abc$32260$sub$microsd.v:398$43_Y[4]
.sym 296 $abc$32260$sub$microsd.v:398$43_Y[5]
.sym 297 $abc$32260$sub$microsd.v:398$43_Y[6]
.sym 298 $abc$32260$sub$microsd.v:398$43_Y[7]
.sym 334 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907
.sym 405 sd_cmd_resp_ptr_r2[7]
.sym 406 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29382_new_inv_
.sym 407 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 408 sd_cmd_resp_ptr_r2[2]
.sym 409 sd_cmd_resp_ptr_r2[0]
.sym 410 $abc$32260$procmux$24591.B_AND_S[23]_new_
.sym 411 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 412 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29410_new_inv_
.sym 453 $PACKER_VCC_NET
.sym 519 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 520 $abc$32260$new_n783_
.sym 523 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 524 $abc$32260$procmux$24591.B_AND_S[16]_new_
.sym 557 $PACKER_VCC_NET
.sym 601 CLK$SB_IO_IN
.sym 633 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 634 $abc$32260$new_n786_
.sym 635 $abc$32260$new_n778_
.sym 636 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 637 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 638 $abc$32260$new_n408_
.sym 639 $abc$32260$new_n784_
.sym 640 $abc$32260$new_n779_
.sym 641 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 660 SD_CLK$SB_IO_OUT
.sym 665 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 666 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 746 resp_delay[4]
.sym 747 $abc$32260$new_n787_
.sym 748 $abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.sym 749 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 751 sd_cmd_resp_ptr[0]
.sym 752 $abc$32260$auto$wreduce.cc:455:run$24707[0]
.sym 753 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 780 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 781 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 790 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 823 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 830 CLK$SB_IO_IN
.sym 833 $PACKER_VCC_NET
.sym 836 CLK$SB_IO_IN
.sym 855 $PACKER_VCC_NET
.sym 858 CLK$SB_IO_IN
.sym 862 $abc$32260$sub$microsd.v:388$41_Y[2]
.sym 863 $abc$32260$sub$microsd.v:388$41_Y[3]
.sym 864 $abc$32260$sub$microsd.v:388$41_Y[4]
.sym 865 $abc$32260$sub$microsd.v:388$41_Y[5]
.sym 866 resp_delay[2]
.sym 867 resp_delay[3]
.sym 930 $PACKER_VCC_NET
.sym 952 $PACKER_VCC_NET
.sym 965 $PACKER_VCC_NET
.sym 974 resp_delay[5]
.sym 976 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 977 $abc$32260$new_n323_
.sym 978 $abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.sym 979 resp_delay[0]
.sym 980 $abc$32260$sub$microsd.v:388$41_Y[0]
.sym 1022 $PACKER_VCC_NET
.sym 1135 $PACKER_VCC_NET
.sym 1881 clkdiv[2]
.sym 1882 clkdiv[3]
.sym 1883 clkdiv[4]
.sym 1884 clkdiv[5]
.sym 1885 clkdiv[6]
.sym 1886 $0\one_hundredkhz[0:0]
.sym 1951 $PACKER_VCC_NET
.sym 1954 $PACKER_VCC_NET
.sym 1972 clkdiv[1]
.sym 1982 $0\one_hundredkhz[0:0]
.sym 1987 clkdiv[0]
.sym 1989 clkdiv[0]
.sym 1995 clkdiv[2]
.sym 1996 clkdiv[3]
.sym 2020 clkdiv[1]
.sym 2026 clkdiv[3]
.sym 2027 clkdiv[2]
.sym 2028 clkdiv[0]
.sym 2029 clkdiv[1]
.sym 2048 clkdiv[0]
.sym 2049 CLK$SB_IO_IN_$glb_clk
.sym 2050 $0\one_hundredkhz[0:0]
.sym 2063 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 2064 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24841[0]_new_inv_
.sym 2065 $abc$32260$new_n600_
.sym 2066 init_delay[6]
.sym 2067 init_delay[0]
.sym 2069 $abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.sym 2080 $0\one_hundredkhz[0:0]
.sym 2086 $0\one_hundredkhz[0:0]
.sym 2089 clkdiv[0]
.sym 2128 sd_mem_state[0]
.sym 2155 init_delay[3]
.sym 2162 init_delay[2]
.sym 2165 init_delay[5]
.sym 2171 init_delay[6]
.sym 2172 init_delay[0]
.sym 2175 init_delay[7]
.sym 2177 init_delay[1]
.sym 2178 $PACKER_VCC_NET
.sym 2179 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 2180 init_delay[4]
.sym 2183 $PACKER_VCC_NET
.sym 2184 $nextpnr_ICESTORM_LC_5$O
.sym 2187 init_delay[0]
.sym 2190 $auto$alumacc.cc:474:replace_alu$24731.C[2]
.sym 2192 init_delay[1]
.sym 2193 $PACKER_VCC_NET
.sym 2196 $auto$alumacc.cc:474:replace_alu$24731.C[3]
.sym 2198 init_delay[2]
.sym 2199 $PACKER_VCC_NET
.sym 2200 $auto$alumacc.cc:474:replace_alu$24731.C[2]
.sym 2202 $auto$alumacc.cc:474:replace_alu$24731.C[4]
.sym 2204 $PACKER_VCC_NET
.sym 2205 init_delay[3]
.sym 2206 $auto$alumacc.cc:474:replace_alu$24731.C[3]
.sym 2208 $auto$alumacc.cc:474:replace_alu$24731.C[5]
.sym 2210 init_delay[4]
.sym 2211 $PACKER_VCC_NET
.sym 2212 $auto$alumacc.cc:474:replace_alu$24731.C[4]
.sym 2214 $auto$alumacc.cc:474:replace_alu$24731.C[6]
.sym 2216 init_delay[5]
.sym 2217 $PACKER_VCC_NET
.sym 2218 $auto$alumacc.cc:474:replace_alu$24731.C[5]
.sym 2220 $auto$alumacc.cc:474:replace_alu$24731.C[7]
.sym 2222 init_delay[6]
.sym 2223 $PACKER_VCC_NET
.sym 2224 $auto$alumacc.cc:474:replace_alu$24731.C[6]
.sym 2226 $auto$alumacc.cc:474:replace_alu$24731.C[8]
.sym 2228 $PACKER_VCC_NET
.sym 2229 init_delay[7]
.sym 2230 $auto$alumacc.cc:474:replace_alu$24731.C[7]
.sym 2231 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 2232 one_hundredkhz_$glb_clk
.sym 2234 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907
.sym 2235 init_delay[1]
.sym 2237 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 2238 init_delay[4]
.sym 2239 $abc$32260$new_n795_
.sym 2240 sd_cmd_resp_ptr_r2[1]
.sym 2241 $abc$32260$new_n793_
.sym 2245 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 2260 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2261 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 2271 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 2282 $auto$alumacc.cc:474:replace_alu$24731.C[8]
.sym 2287 init_delay[8]
.sym 2291 init_delay[12]
.sym 2292 init_delay[5]
.sym 2296 $PACKER_VCC_NET
.sym 2299 $PACKER_VCC_NET
.sym 2302 init_delay[7]
.sym 2304 init_delay[9]
.sym 2305 init_delay[10]
.sym 2306 init_delay[11]
.sym 2308 init_delay[13]
.sym 2314 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 2319 $auto$alumacc.cc:474:replace_alu$24731.C[9]
.sym 2321 $PACKER_VCC_NET
.sym 2322 init_delay[8]
.sym 2323 $auto$alumacc.cc:474:replace_alu$24731.C[8]
.sym 2325 $auto$alumacc.cc:474:replace_alu$24731.C[10]
.sym 2327 $PACKER_VCC_NET
.sym 2328 init_delay[9]
.sym 2329 $auto$alumacc.cc:474:replace_alu$24731.C[9]
.sym 2331 $auto$alumacc.cc:474:replace_alu$24731.C[11]
.sym 2333 $PACKER_VCC_NET
.sym 2334 init_delay[10]
.sym 2335 $auto$alumacc.cc:474:replace_alu$24731.C[10]
.sym 2337 $auto$alumacc.cc:474:replace_alu$24731.C[12]
.sym 2339 $PACKER_VCC_NET
.sym 2340 init_delay[11]
.sym 2341 $auto$alumacc.cc:474:replace_alu$24731.C[11]
.sym 2343 $auto$alumacc.cc:474:replace_alu$24731.C[13]
.sym 2345 $PACKER_VCC_NET
.sym 2346 init_delay[12]
.sym 2347 $auto$alumacc.cc:474:replace_alu$24731.C[12]
.sym 2350 init_delay[13]
.sym 2352 $PACKER_VCC_NET
.sym 2353 $auto$alumacc.cc:474:replace_alu$24731.C[13]
.sym 2356 init_delay[12]
.sym 2357 init_delay[13]
.sym 2358 init_delay[10]
.sym 2359 init_delay[11]
.sym 2362 init_delay[5]
.sym 2363 init_delay[8]
.sym 2364 init_delay[9]
.sym 2365 init_delay[7]
.sym 2366 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 2367 one_hundredkhz_$glb_clk
.sym 2369 sd_cmd_resp_ptr_r2[4]
.sym 2370 sd_cmd_resp_ptr_r2[3]
.sym 2371 $abc$32260$new_n388_
.sym 2372 $abc$32260$new_n390_
.sym 2373 sd_cmd_resp_ptr_r2[5]
.sym 2374 sd_cmd_resp_ptr_r2[6]
.sym 2375 $abc$32260$new_n791_
.sym 2376 $abc$32260$new_n789_
.sym 2395 SD_CLK$SB_IO_OUT
.sym 2398 $abc$32260$new_n395_
.sym 2401 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2402 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2403 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2404 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2428 sd_cmd_resp_ptr_r2[1]
.sym 2430 sd_cmd_resp_ptr_r2[7]
.sym 2433 sd_cmd_resp_ptr_r2[2]
.sym 2434 sd_cmd_resp_ptr_r2[0]
.sym 2440 $PACKER_VCC_NET
.sym 2443 sd_cmd_resp_ptr_r2[6]
.sym 2446 sd_cmd_resp_ptr_r2[4]
.sym 2447 sd_cmd_resp_ptr_r2[3]
.sym 2448 $PACKER_VCC_NET
.sym 2450 sd_cmd_resp_ptr_r2[5]
.sym 2454 $nextpnr_ICESTORM_LC_4$O
.sym 2456 sd_cmd_resp_ptr_r2[0]
.sym 2460 $auto$alumacc.cc:474:replace_alu$24746.C[2]
.sym 2462 sd_cmd_resp_ptr_r2[1]
.sym 2463 $PACKER_VCC_NET
.sym 2466 $auto$alumacc.cc:474:replace_alu$24746.C[3]
.sym 2468 $PACKER_VCC_NET
.sym 2469 sd_cmd_resp_ptr_r2[2]
.sym 2470 $auto$alumacc.cc:474:replace_alu$24746.C[2]
.sym 2472 $auto$alumacc.cc:474:replace_alu$24746.C[4]
.sym 2474 sd_cmd_resp_ptr_r2[3]
.sym 2475 $PACKER_VCC_NET
.sym 2476 $auto$alumacc.cc:474:replace_alu$24746.C[3]
.sym 2478 $auto$alumacc.cc:474:replace_alu$24746.C[5]
.sym 2480 sd_cmd_resp_ptr_r2[4]
.sym 2481 $PACKER_VCC_NET
.sym 2482 $auto$alumacc.cc:474:replace_alu$24746.C[4]
.sym 2484 $auto$alumacc.cc:474:replace_alu$24746.C[6]
.sym 2486 $PACKER_VCC_NET
.sym 2487 sd_cmd_resp_ptr_r2[5]
.sym 2488 $auto$alumacc.cc:474:replace_alu$24746.C[5]
.sym 2490 $auto$alumacc.cc:474:replace_alu$24746.C[7]
.sym 2492 sd_cmd_resp_ptr_r2[6]
.sym 2493 $PACKER_VCC_NET
.sym 2494 $auto$alumacc.cc:474:replace_alu$24746.C[6]
.sym 2498 $PACKER_VCC_NET
.sym 2499 sd_cmd_resp_ptr_r2[7]
.sym 2500 $auto$alumacc.cc:474:replace_alu$24746.C[7]
.sym 2504 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29390_new_inv_
.sym 2505 $abc$32260$procmux$24591.B_AND_S[18]_new_
.sym 2506 $abc$32260$new_n389_
.sym 2507 $abc$32260$new_n392_
.sym 2508 $abc$32260$new_n426_
.sym 2509 $abc$32260$new_n398_
.sym 2510 $abc$32260$new_n391_
.sym 2511 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 2522 $PACKER_VCC_NET
.sym 2530 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 2533 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 2549 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 2561 sd_cmd_resp_ptr_r2[0]
.sym 2562 $abc$32260$procmux$24591.B_AND_S[23]_new_
.sym 2564 $abc$32260$sub$microsd.v:398$43_Y[7]
.sym 2566 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2567 $abc$32260$new_n388_
.sym 2568 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2569 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 2575 $abc$32260$new_n395_
.sym 2576 $PACKER_VCC_NET
.sym 2577 $abc$32260$new_n426_
.sym 2580 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 2583 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 2584 $abc$32260$new_n392_
.sym 2586 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2587 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 2588 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29410_new_inv_
.sym 2593 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 2596 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 2597 $abc$32260$new_n426_
.sym 2598 $abc$32260$new_n388_
.sym 2599 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2604 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29410_new_inv_
.sym 2605 $abc$32260$procmux$24591.B_AND_S[23]_new_
.sym 2610 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 2617 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 2620 $abc$32260$sub$microsd.v:398$43_Y[7]
.sym 2621 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2622 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 2623 $abc$32260$new_n395_
.sym 2627 $PACKER_VCC_NET
.sym 2628 sd_cmd_resp_ptr_r2[0]
.sym 2632 $abc$32260$new_n388_
.sym 2633 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2634 $abc$32260$sub$microsd.v:398$43_Y[7]
.sym 2635 $abc$32260$new_n392_
.sym 2636 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2637 CLK$SB_IO_IN_$glb_clk
.sym 2639 $abc$32260$new_n403_
.sym 2640 $abc$32260$new_n410_
.sym 2641 $abc$32260$new_n395_
.sym 2642 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2643 $abc$32260$new_n328_
.sym 2644 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2646 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 2652 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2657 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 2665 $abc$32260$new_n329_
.sym 2668 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2693 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29382_new_inv_
.sym 2697 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2698 SD_CLK$SB_IO_OUT
.sym 2700 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2703 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2706 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 2710 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2711 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2712 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 2718 $abc$32260$new_n395_
.sym 2719 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2721 $abc$32260$procmux$24591.B_AND_S[16]_new_
.sym 2725 SD_CLK$SB_IO_OUT
.sym 2726 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2727 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2731 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2732 SD_CLK$SB_IO_OUT
.sym 2733 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2734 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2749 $abc$32260$procmux$24591.B_AND_S[16]_new_
.sym 2750 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29382_new_inv_
.sym 2755 $abc$32260$new_n395_
.sym 2756 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 2757 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 2758 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2771 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 sd_cmd_resp_ptr[4]
.sym 2775 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 2776 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 2777 $abc$32260$new_n781_
.sym 2778 $abc$32260$new_n405_
.sym 2779 $abc$32260$new_n404_
.sym 2780 $abc$32260$new_n554_
.sym 2781 $abc$32260$new_n415_
.sym 2786 sd_mem_state[0]
.sym 2787 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2789 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2795 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2804 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2806 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2807 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 2809 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 2812 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 2817 $abc$32260$new_n323_
.sym 2827 $abc$32260$new_n403_
.sym 2828 $abc$32260$new_n783_
.sym 2829 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2830 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 2831 SD_CLK$SB_IO_OUT
.sym 2833 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2834 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2835 $abc$32260$new_n403_
.sym 2836 $abc$32260$new_n787_
.sym 2837 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2838 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2839 SD_CLK$SB_IO_OUT
.sym 2840 $abc$32260$new_n408_
.sym 2841 $abc$32260$auto$wreduce.cc:455:run$24707[0]
.sym 2842 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2843 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2846 $abc$32260$auto$wreduce.cc:455:run$24707[3]
.sym 2847 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 2849 $abc$32260$new_n784_
.sym 2853 $abc$32260$new_n778_
.sym 2854 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2855 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 2856 $abc$32260$new_n404_
.sym 2858 $abc$32260$new_n779_
.sym 2860 $abc$32260$new_n784_
.sym 2861 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2862 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2863 $abc$32260$new_n403_
.sym 2866 SD_CLK$SB_IO_OUT
.sym 2867 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2868 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 2869 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2872 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 2873 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 2874 SD_CLK$SB_IO_OUT
.sym 2875 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2878 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2879 $abc$32260$new_n403_
.sym 2880 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 2881 $abc$32260$new_n779_
.sym 2884 $abc$32260$new_n787_
.sym 2885 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2886 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 2887 $abc$32260$new_n403_
.sym 2891 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 2892 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 2893 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2896 $abc$32260$new_n404_
.sym 2897 $abc$32260$new_n783_
.sym 2898 $abc$32260$new_n408_
.sym 2899 $abc$32260$auto$wreduce.cc:455:run$24707[3]
.sym 2902 $abc$32260$new_n778_
.sym 2903 $abc$32260$new_n404_
.sym 2904 $abc$32260$auto$wreduce.cc:455:run$24707[0]
.sym 2905 $abc$32260$new_n408_
.sym 2906 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2911 $abc$32260$auto$wreduce.cc:455:run$24707[2]
.sym 2912 $abc$32260$auto$wreduce.cc:455:run$24707[3]
.sym 2913 $abc$32260$auto$wreduce.cc:455:run$24707[4]
.sym 2914 $abc$32260$auto$wreduce.cc:455:run$24707[5]
.sym 2915 sd_cmd_resp_ptr[5]
.sym 2916 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 2921 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 2925 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 2927 SD_CLK$SB_IO_OUT
.sym 2929 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 2930 $abc$32260$new_n411_
.sym 2931 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 2932 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 2933 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 2936 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 2939 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 2940 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 2942 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 2963 $abc$32260$new_n786_
.sym 2964 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 2965 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 2967 $abc$32260$new_n408_
.sym 2971 $PACKER_VCC_NET
.sym 2972 $abc$32260$sub$microsd.v:388$41_Y[2]
.sym 2973 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 2974 $abc$32260$sub$microsd.v:388$41_Y[4]
.sym 2975 $abc$32260$new_n404_
.sym 2980 $abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.sym 2983 sd_cmd_resp_ptr[0]
.sym 2989 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 2991 $abc$32260$auto$wreduce.cc:455:run$24707[5]
.sym 2992 $abc$32260$new_n323_
.sym 2995 $abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.sym 3001 $abc$32260$new_n408_
.sym 3002 $abc$32260$auto$wreduce.cc:455:run$24707[5]
.sym 3003 $abc$32260$new_n786_
.sym 3004 $abc$32260$new_n404_
.sym 3009 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 3010 $abc$32260$sub$microsd.v:388$41_Y[4]
.sym 3015 $abc$32260$sub$microsd.v:388$41_Y[2]
.sym 3016 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 3028 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 3033 $PACKER_VCC_NET
.sym 3034 sd_cmd_resp_ptr[0]
.sym 3037 $abc$32260$new_n323_
.sym 3038 $abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.sym 3039 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 3041 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3044 sd_cmd_resp_ptr[3]
.sym 3045 sd_cmd_resp_ptr[1]
.sym 3046 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 3047 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 3048 sd_cmd_resp_ptr[2]
.sym 3051 resp_delay[1]
.sym 3057 $PACKER_VCC_NET
.sym 3058 $PACKER_VCC_NET
.sym 3060 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3061 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 3064 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 3074 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3097 resp_delay[4]
.sym 3104 resp_delay[3]
.sym 3105 resp_delay[5]
.sym 3108 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 3110 resp_delay[0]
.sym 3112 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 3115 $PACKER_VCC_NET
.sym 3116 $abc$32260$sub$microsd.v:388$41_Y[3]
.sym 3119 resp_delay[2]
.sym 3123 $PACKER_VCC_NET
.sym 3124 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3126 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 3128 resp_delay[1]
.sym 3129 $nextpnr_ICESTORM_LC_1$O
.sym 3132 resp_delay[0]
.sym 3135 $auto$alumacc.cc:474:replace_alu$24743.C[2]
.sym 3137 resp_delay[1]
.sym 3138 $PACKER_VCC_NET
.sym 3141 $auto$alumacc.cc:474:replace_alu$24743.C[3]
.sym 3143 $PACKER_VCC_NET
.sym 3144 resp_delay[2]
.sym 3145 $auto$alumacc.cc:474:replace_alu$24743.C[2]
.sym 3147 $auto$alumacc.cc:474:replace_alu$24743.C[4]
.sym 3149 $PACKER_VCC_NET
.sym 3150 resp_delay[3]
.sym 3151 $auto$alumacc.cc:474:replace_alu$24743.C[3]
.sym 3153 $auto$alumacc.cc:474:replace_alu$24743.C[5]
.sym 3155 $PACKER_VCC_NET
.sym 3156 resp_delay[4]
.sym 3157 $auto$alumacc.cc:474:replace_alu$24743.C[4]
.sym 3160 resp_delay[5]
.sym 3162 $PACKER_VCC_NET
.sym 3163 $auto$alumacc.cc:474:replace_alu$24743.C[5]
.sym 3168 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 3172 $abc$32260$sub$microsd.v:388$41_Y[3]
.sym 3173 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 3176 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3178 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 3183 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30358
.sym 3202 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 3235 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 3239 resp_delay[3]
.sym 3243 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3245 $abc$32260$sub$microsd.v:388$41_Y[5]
.sym 3247 resp_delay[1]
.sym 3250 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 3253 resp_delay[0]
.sym 3259 $PACKER_VCC_NET
.sym 3260 $abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.sym 3262 $abc$32260$sub$microsd.v:388$41_Y[0]
.sym 3268 $abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.sym 3278 $abc$32260$sub$microsd.v:388$41_Y[0]
.sym 3280 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 3283 $abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.sym 3284 resp_delay[1]
.sym 3285 resp_delay[3]
.sym 3286 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 3290 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 3291 $abc$32260$sub$microsd.v:388$41_Y[5]
.sym 3296 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 3301 $PACKER_VCC_NET
.sym 3304 resp_delay[0]
.sym 3311 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 4283 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24826[0]_new_inv_
.sym 4289 clkdiv[0]
.sym 4290 clkdiv[1]
.sym 4292 $0\one_hundredkhz[0:0]
.sym 4297 clkdiv[2]
.sym 4300 clkdiv[5]
.sym 4301 clkdiv[6]
.sym 4306 clkdiv[3]
.sym 4307 clkdiv[4]
.sym 4311 $nextpnr_ICESTORM_LC_2$O
.sym 4313 clkdiv[0]
.sym 4317 $auto$alumacc.cc:474:replace_alu$24728.C[2]
.sym 4319 clkdiv[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$24728.C[3]
.sym 4326 clkdiv[2]
.sym 4327 $auto$alumacc.cc:474:replace_alu$24728.C[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$24728.C[4]
.sym 4331 clkdiv[3]
.sym 4333 $auto$alumacc.cc:474:replace_alu$24728.C[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$24728.C[5]
.sym 4337 clkdiv[4]
.sym 4339 $auto$alumacc.cc:474:replace_alu$24728.C[4]
.sym 4341 $auto$alumacc.cc:474:replace_alu$24728.C[6]
.sym 4344 clkdiv[5]
.sym 4345 $auto$alumacc.cc:474:replace_alu$24728.C[5]
.sym 4350 clkdiv[6]
.sym 4351 $auto$alumacc.cc:474:replace_alu$24728.C[6]
.sym 4354 clkdiv[5]
.sym 4355 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24826[0]_new_inv_
.sym 4356 clkdiv[4]
.sym 4357 clkdiv[6]
.sym 4359 CLK$SB_IO_IN_$glb_clk
.sym 4360 $0\one_hundredkhz[0:0]
.sym 4379 clkdiv[0]
.sym 4399 $PACKER_VCC_NET
.sym 4407 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907
.sym 4421 sd_mem_state[0]
.sym 4432 $0\one_hundredkhz[0:0]
.sym 4443 init_delay[1]
.sym 4444 init_delay[2]
.sym 4445 init_delay[3]
.sym 4446 init_delay[0]
.sym 4448 $0\init_delay[13:0][6]
.sym 4450 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 4453 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 4454 $0\init_delay[13:0][4]
.sym 4457 $PACKER_VCC_NET
.sym 4467 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24841[0]_new_inv_
.sym 4472 $abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.sym 4476 $0\init_delay[13:0][4]
.sym 4481 init_delay[3]
.sym 4482 init_delay[0]
.sym 4483 init_delay[1]
.sym 4484 init_delay[2]
.sym 4487 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24841[0]_new_inv_
.sym 4488 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 4490 $abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.sym 4495 $abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.sym 4499 $PACKER_VCC_NET
.sym 4501 init_delay[0]
.sym 4513 $0\init_delay[13:0][6]
.sym 4521 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 4522 one_hundredkhz_$glb_clk
.sym 4535 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30358
.sym 4539 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4541 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4557 $abc$32260$new_n388_
.sym 4566 init_delay[1]
.sym 4567 $abc$32260$new_n600_
.sym 4568 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4571 $abc$32260$new_n602_
.sym 4572 $abc$32260$new_n603_
.sym 4573 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 4575 $abc$32260$new_n388_
.sym 4576 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 4577 init_delay[0]
.sym 4582 $abc$32260$new_n395_
.sym 4587 sd_mem_state[0]
.sym 4592 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907
.sym 4600 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 4601 init_delay[0]
.sym 4606 init_delay[1]
.sym 4617 $abc$32260$new_n602_
.sym 4618 $abc$32260$new_n603_
.sym 4619 $abc$32260$new_n600_
.sym 4625 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 4628 $abc$32260$new_n395_
.sym 4630 $abc$32260$new_n388_
.sym 4631 sd_mem_state[0]
.sym 4637 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4640 $abc$32260$new_n388_
.sym 4641 sd_mem_state[0]
.sym 4642 $abc$32260$new_n395_
.sym 4644 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907
.sym 4645 one_hundredkhz_$glb_clk
.sym 4664 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4667 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 4688 sd_cmd_resp_ptr_r2[4]
.sym 4690 $abc$32260$new_n388_
.sym 4691 sd_mem_state[0]
.sym 4692 sd_cmd_resp_ptr_r2[5]
.sym 4693 $abc$32260$new_n795_
.sym 4694 $abc$32260$sub$microsd.v:398$43_Y[6]
.sym 4695 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4698 $abc$32260$new_n389_
.sym 4699 $abc$32260$sub$microsd.v:398$43_Y[3]
.sym 4700 $abc$32260$sub$microsd.v:398$43_Y[4]
.sym 4701 $abc$32260$sub$microsd.v:398$43_Y[5]
.sym 4702 $abc$32260$new_n391_
.sym 4703 $abc$32260$new_n793_
.sym 4706 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 4708 $abc$32260$new_n395_
.sym 4709 sd_cmd_resp_ptr_r2[6]
.sym 4710 $abc$32260$new_n791_
.sym 4711 $abc$32260$new_n789_
.sym 4712 sd_cmd_resp_ptr_r2[4]
.sym 4713 sd_cmd_resp_ptr_r2[3]
.sym 4715 $abc$32260$new_n390_
.sym 4716 sd_cmd_resp_ptr_r2[5]
.sym 4717 sd_cmd_resp_ptr_r2[6]
.sym 4721 sd_cmd_resp_ptr_r2[4]
.sym 4722 $abc$32260$sub$microsd.v:398$43_Y[4]
.sym 4723 $abc$32260$new_n791_
.sym 4724 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4727 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4728 $abc$32260$sub$microsd.v:398$43_Y[3]
.sym 4729 $abc$32260$new_n789_
.sym 4730 sd_cmd_resp_ptr_r2[3]
.sym 4734 $abc$32260$new_n389_
.sym 4735 $abc$32260$new_n390_
.sym 4736 $abc$32260$new_n391_
.sym 4739 sd_cmd_resp_ptr_r2[6]
.sym 4740 sd_cmd_resp_ptr_r2[5]
.sym 4741 sd_cmd_resp_ptr_r2[4]
.sym 4742 sd_cmd_resp_ptr_r2[3]
.sym 4745 $abc$32260$sub$microsd.v:398$43_Y[5]
.sym 4746 sd_cmd_resp_ptr_r2[5]
.sym 4747 $abc$32260$new_n793_
.sym 4748 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4751 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4752 $abc$32260$sub$microsd.v:398$43_Y[6]
.sym 4753 $abc$32260$new_n795_
.sym 4754 sd_cmd_resp_ptr_r2[6]
.sym 4757 $abc$32260$new_n388_
.sym 4759 $abc$32260$new_n395_
.sym 4760 sd_mem_state[0]
.sym 4763 sd_mem_state[0]
.sym 4764 $abc$32260$new_n388_
.sym 4766 $abc$32260$new_n395_
.sym 4767 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 4768 CLK$SB_IO_IN_$glb_clk
.sym 4790 sd_mem_state[0]
.sym 4796 $abc$32260$new_n335_
.sym 4813 $abc$32260$new_n388_
.sym 4814 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 4816 $abc$32260$new_n398_
.sym 4817 SD_CLK$SB_IO_OUT
.sym 4818 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4820 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 4821 $abc$32260$new_n395_
.sym 4822 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 4823 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 4824 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 4825 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4826 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 4827 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29390_new_inv_
.sym 4828 $abc$32260$procmux$24591.B_AND_S[18]_new_
.sym 4829 $abc$32260$sub$microsd.v:398$43_Y[2]
.sym 4831 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 4834 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 4837 $abc$32260$new_n389_
.sym 4839 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 4844 $abc$32260$new_n388_
.sym 4845 $abc$32260$new_n398_
.sym 4846 $abc$32260$sub$microsd.v:398$43_Y[2]
.sym 4847 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 4850 $abc$32260$new_n395_
.sym 4851 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 4852 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 4853 $abc$32260$sub$microsd.v:398$43_Y[2]
.sym 4856 SD_CLK$SB_IO_OUT
.sym 4859 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4862 $abc$32260$new_n389_
.sym 4863 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 4864 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 4869 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 4870 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 4871 $abc$32260$new_n389_
.sym 4874 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 4876 $abc$32260$new_n389_
.sym 4877 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 4880 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 4881 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 4882 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 4883 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4886 $abc$32260$procmux$24591.B_AND_S[18]_new_
.sym 4887 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29390_new_inv_
.sym 4890 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4909 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4922 sd_cmd_resp_ptr[4]
.sym 4924 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 4925 $abc$32260$auto$wreduce.cc:455:run$24707[4]
.sym 4926 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 4927 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4928 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 4935 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4936 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 4937 SD_CLK$SB_IO_OUT
.sym 4938 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 4939 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 4942 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 4943 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4944 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 4945 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 4946 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 4947 sd_mem_state[0]
.sym 4950 $abc$32260$new_n403_
.sym 4955 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4956 $abc$32260$new_n335_
.sym 4961 $abc$32260$new_n329_
.sym 4962 $abc$32260$new_n328_
.sym 4965 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4967 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4969 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 4970 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 4973 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4974 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 4975 SD_CLK$SB_IO_OUT
.sym 4976 $abc$32260$new_n403_
.sym 4980 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 4981 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4985 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4988 sd_mem_state[0]
.sym 4991 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 4992 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 4993 $abc$32260$new_n329_
.sym 4994 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 4997 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 4999 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5009 $abc$32260$new_n328_
.sym 5010 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 5011 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5012 $abc$32260$new_n335_
.sym 5013 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5028 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 5030 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 5033 SD_CLK$SB_IO_OUT
.sym 5035 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5036 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 5038 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 5042 $abc$32260$new_n404_
.sym 5043 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 5050 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5057 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 5058 SD_CLK$SB_IO_OUT
.sym 5059 $abc$32260$auto$wreduce.cc:455:run$24707[2]
.sym 5061 $abc$32260$new_n405_
.sym 5062 $abc$32260$new_n408_
.sym 5064 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5065 $abc$32260$new_n403_
.sym 5066 $abc$32260$new_n410_
.sym 5067 $abc$32260$new_n411_
.sym 5068 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 5069 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 5070 $abc$32260$new_n404_
.sym 5071 $abc$32260$new_n554_
.sym 5072 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 5073 sd_cmd_resp_ptr[4]
.sym 5075 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5076 $abc$32260$new_n781_
.sym 5080 $abc$32260$new_n415_
.sym 5082 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5083 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5084 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 5085 $abc$32260$auto$wreduce.cc:455:run$24707[4]
.sym 5087 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 5088 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5090 sd_cmd_resp_ptr[4]
.sym 5092 $abc$32260$new_n410_
.sym 5093 $abc$32260$new_n554_
.sym 5096 $abc$32260$new_n411_
.sym 5097 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5098 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5099 $abc$32260$new_n410_
.sym 5102 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 5103 $abc$32260$new_n403_
.sym 5104 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5105 $abc$32260$new_n781_
.sym 5108 $abc$32260$new_n408_
.sym 5109 $abc$32260$auto$wreduce.cc:455:run$24707[2]
.sym 5110 $abc$32260$new_n415_
.sym 5111 $abc$32260$new_n404_
.sym 5114 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 5115 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 5116 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 5117 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5120 SD_CLK$SB_IO_OUT
.sym 5121 sd_cmd_resp_ptr[4]
.sym 5122 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 5123 $abc$32260$new_n405_
.sym 5126 $abc$32260$new_n404_
.sym 5127 $abc$32260$auto$wreduce.cc:455:run$24707[4]
.sym 5128 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 5129 $abc$32260$new_n408_
.sym 5132 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 5133 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5134 SD_CLK$SB_IO_OUT
.sym 5135 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 5136 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5155 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5167 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 5180 sd_cmd_resp_ptr[4]
.sym 5181 sd_cmd_resp_ptr[1]
.sym 5184 sd_cmd_resp_ptr[2]
.sym 5185 sd_cmd_resp_ptr[0]
.sym 5186 sd_cmd_resp_ptr[5]
.sym 5187 $PACKER_VCC_NET
.sym 5188 sd_cmd_resp_ptr[3]
.sym 5189 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5195 $PACKER_VCC_NET
.sym 5207 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 5208 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 5212 $nextpnr_ICESTORM_LC_3$O
.sym 5214 sd_cmd_resp_ptr[0]
.sym 5218 $auto$alumacc.cc:474:replace_alu$24749.C[2]
.sym 5220 $PACKER_VCC_NET
.sym 5221 sd_cmd_resp_ptr[1]
.sym 5224 $auto$alumacc.cc:474:replace_alu$24749.C[3]
.sym 5226 $PACKER_VCC_NET
.sym 5227 sd_cmd_resp_ptr[2]
.sym 5228 $auto$alumacc.cc:474:replace_alu$24749.C[2]
.sym 5230 $auto$alumacc.cc:474:replace_alu$24749.C[4]
.sym 5232 $PACKER_VCC_NET
.sym 5233 sd_cmd_resp_ptr[3]
.sym 5234 $auto$alumacc.cc:474:replace_alu$24749.C[3]
.sym 5236 $auto$alumacc.cc:474:replace_alu$24749.C[5]
.sym 5238 $PACKER_VCC_NET
.sym 5239 sd_cmd_resp_ptr[4]
.sym 5240 $auto$alumacc.cc:474:replace_alu$24749.C[4]
.sym 5243 $PACKER_VCC_NET
.sym 5244 sd_cmd_resp_ptr[5]
.sym 5246 $auto$alumacc.cc:474:replace_alu$24749.C[5]
.sym 5250 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 5256 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5258 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 5276 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 5279 $abc$32260$new_n329_
.sym 5304 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 5307 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5313 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5316 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 5318 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 5326 resp_delay[1]
.sym 5327 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 5330 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30358
.sym 5334 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 5337 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 5342 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5348 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 5349 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 5356 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 5357 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 5360 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 5380 resp_delay[1]
.sym 5381 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 5382 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30358
.sym 5383 CLK$SB_IO_IN_$glb_clk
.sym 5384 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 5402 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 5428 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 5429 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 5436 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 5483 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 5484 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 5486 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 5530 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 6347 clkdiv[0]
.sym 6422 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 6423 $abc$32260$new_n379_
.sym 6424 $abc$32260$sub$microsd.v:341$35_Y[0]
.sym 6425 $abc$32260$procmux$24516.B_AND_S[6]_new_
.sym 6426 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 6427 $abc$32260$procmux$24516.B_AND_S[7]_new_
.sym 6428 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 6429 $abc$32260$new_n433_
.sym 6469 $PACKER_VCC_NET
.sym 6472 one_hundredkhz
.sym 6490 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 6494 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 6560 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.sym 6561 $abc$32260$auto$simplemap.cc:168:logic_reduce$27286_new_inv_
.sym 6562 $abc$32260$new_n617_
.sym 6563 $abc$32260$new_n604_
.sym 6564 $abc$32260$new_n430_
.sym 6567 $abc$32260$new_n596_
.sym 6611 $PACKER_VCC_NET
.sym 6615 sd_mem_state[2]
.sym 6617 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 6663 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.sym 6664 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 6665 sd_mem_state[3]
.sym 6669 sd_mem_state[0]
.sym 6706 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 6710 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 6714 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 6717 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 6719 $abc$32260$procmux$24444.B_AND_S[12]_new_
.sym 6722 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 6726 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 6727 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 6764 sd_mem_state[2]
.sym 6766 $abc$32260$procmux$24444.B_AND_S[8]_new_
.sym 6767 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 6768 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_
.sym 6769 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 6770 $abc$32260$new_n610_
.sym 6771 sd_mem_state[1]
.sym 6809 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 6810 $PACKER_VCC_NET
.sym 6811 sd_mem_state[0]
.sym 6812 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 6816 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 6821 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 6822 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 6866 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 6867 $abc$32260$procmux$24444.B_AND_S[12]_new_
.sym 6868 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 6869 sd_cmd_resp[38]
.sym 6870 $abc$32260$new_n434_
.sym 6871 $abc$32260$new_n710_
.sym 6873 sd_cmd_resp[28]
.sym 6913 $abc$32260$new_n404_
.sym 6914 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 6917 $PACKER_VCC_NET
.sym 6918 $abc$32260$new_n388_
.sym 6926 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 6968 $abc$32260$new_n659_
.sym 6969 $abc$32260$new_n638_
.sym 6970 $abc$32260$new_n656_
.sym 6971 $abc$32260$new_n590_
.sym 6972 $abc$32260$new_n330_
.sym 6973 $abc$32260$new_n411_
.sym 6974 $abc$32260$new_n623_
.sym 6975 $abc$32260$new_n711_
.sym 7013 sd_cmd_resp[38]
.sym 7015 sd_cmd_resp[28]
.sym 7020 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 7029 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 7033 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 7070 $abc$32260$procmux$445_Y_new_inv_
.sym 7071 $abc$32260$new_n582_
.sym 7072 $abc$32260$new_n620_
.sym 7073 $abc$32260$new_n640_
.sym 7074 $abc$32260$new_n624_
.sym 7075 $abc$32260$new_n639_
.sym 7076 sd_cmd_resp[35]
.sym 7077 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.sym 7114 $abc$32260$new_n335_
.sym 7125 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 7130 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 7172 $abc$32260$new_n581_
.sym 7173 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 7174 $abc$32260$new_n631_
.sym 7175 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 7176 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 7177 sd_cmd_resp[31]
.sym 7178 $abc$32260$procmux$637_Y_new_inv_
.sym 7179 $abc$32260$new_n628_
.sym 7215 sd_cmd_resp[35]
.sym 7216 sd_cmd_resp_ptr[4]
.sym 7222 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 7224 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 7230 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 7274 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 7275 cmd_read
.sym 7279 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30638
.sym 7319 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 7320 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 7325 $PACKER_VCC_NET
.sym 7423 $PACKER_VCC_NET
.sym 7425 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8120 $abc$32260$sub$microsd.v:341$35_Y[2]
.sym 8121 $abc$32260$sub$microsd.v:341$35_Y[3]
.sym 8122 $abc$32260$sub$microsd.v:341$35_Y[4]
.sym 8123 $abc$32260$sub$microsd.v:341$35_Y[5]
.sym 8124 sd_cmd_ptr[1]
.sym 8125 one_hundredkhz
.sym 8136 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8161 clkdiv[0]
.sym 8166 $PACKER_VCC_NET
.sym 8180 $0\one_hundredkhz[0:0]
.sym 8200 $PACKER_VCC_NET
.sym 8201 clkdiv[0]
.sym 8240 CLK$SB_IO_IN_$glb_clk
.sym 8241 $0\one_hundredkhz[0:0]
.sym 8246 $abc$32260$procmux$24516.B_AND_S[9]_new_
.sym 8247 sd_cmd_ptr[5]
.sym 8248 $abc$32260$new_n577_
.sym 8249 $abc$32260$new_n578_
.sym 8250 $abc$32260$new_n442_
.sym 8251 $abc$32260$procmux$24516.B_AND_S[8]_new_
.sym 8252 sd_cmd_ptr[0]
.sym 8253 sd_cmd_ptr[4]
.sym 8278 $abc$32260$new_n434_
.sym 8281 SD_CLK$SB_IO_OUT
.sym 8287 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8289 $abc$32260$sub$microsd.v:341$35_Y[5]
.sym 8300 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8307 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8309 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 8310 $abc$32260$new_n617_
.sym 8323 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8324 $abc$32260$new_n379_
.sym 8325 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8326 $abc$32260$procmux$24516.B_AND_S[6]_new_
.sym 8327 $abc$32260$new_n430_
.sym 8329 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8333 $PACKER_VCC_NET
.sym 8335 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8336 $abc$32260$new_n434_
.sym 8337 SD_CLK$SB_IO_OUT
.sym 8339 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 8341 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8344 $abc$32260$procmux$24516.B_AND_S[7]_new_
.sym 8345 sd_cmd_ptr[0]
.sym 8349 $abc$32260$sub$microsd.v:341$35_Y[0]
.sym 8353 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8354 $abc$32260$new_n433_
.sym 8356 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 8357 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8358 $abc$32260$new_n434_
.sym 8359 $abc$32260$procmux$24516.B_AND_S[6]_new_
.sym 8362 SD_CLK$SB_IO_OUT
.sym 8365 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 8369 $PACKER_VCC_NET
.sym 8370 sd_cmd_ptr[0]
.sym 8375 $abc$32260$new_n430_
.sym 8376 $abc$32260$sub$microsd.v:341$35_Y[0]
.sym 8377 $abc$32260$new_n433_
.sym 8381 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8382 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8387 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8388 $abc$32260$new_n379_
.sym 8389 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8392 $abc$32260$new_n434_
.sym 8393 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8394 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8395 $abc$32260$procmux$24516.B_AND_S[7]_new_
.sym 8398 SD_CLK$SB_IO_OUT
.sym 8399 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8401 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 8402 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8403 CLK$SB_IO_IN_$glb_clk
.sym 8405 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 8406 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 8407 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8408 $abc$32260$procmux$24516.B_AND_S[11]_new_
.sym 8409 $abc$32260$new_n445_
.sym 8410 $abc$32260$new_n346_
.sym 8411 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 8413 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8417 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8421 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8429 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 8434 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 8435 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 8438 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8439 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8447 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 8449 $abc$32260$new_n604_
.sym 8453 sd_mem_state[0]
.sym 8454 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.sym 8455 $abc$32260$auto$simplemap.cc:168:logic_reduce$27286_new_inv_
.sym 8457 sd_mem_state[3]
.sym 8462 sd_mem_state[2]
.sym 8464 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 8468 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 8469 sd_mem_state[1]
.sym 8472 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8473 SD_CLK$SB_IO_OUT
.sym 8476 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 8477 $abc$32260$procmux$24444.B_AND_S[12]_new_
.sym 8479 sd_mem_state[2]
.sym 8480 sd_mem_state[0]
.sym 8481 sd_mem_state[3]
.sym 8482 sd_mem_state[1]
.sym 8485 sd_mem_state[0]
.sym 8486 sd_mem_state[2]
.sym 8487 sd_mem_state[1]
.sym 8488 sd_mem_state[3]
.sym 8491 SD_CLK$SB_IO_OUT
.sym 8492 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8493 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 8494 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.sym 8497 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.sym 8498 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 8499 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 8503 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 8505 SD_CLK$SB_IO_OUT
.sym 8521 $abc$32260$new_n604_
.sym 8522 $abc$32260$auto$simplemap.cc:168:logic_reduce$27286_new_inv_
.sym 8523 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 8524 $abc$32260$procmux$24444.B_AND_S[12]_new_
.sym 8528 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 8529 $abc$32260$new_n432_
.sym 8530 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 8531 $abc$32260$new_n770_
.sym 8532 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][3]_new_inv_
.sym 8533 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][3]_new_inv_
.sym 8534 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 8535 $abc$32260$new_n357_
.sym 8540 sd_cmd[11]
.sym 8541 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 8542 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8544 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 8549 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 8552 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8555 sd_mem_state[1]
.sym 8557 sd_mem_state[2]
.sym 8558 sd_mem_state[0]
.sym 8559 SD_CLK$SB_IO_OUT
.sym 8560 $abc$32260$new_n434_
.sym 8562 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 8571 $abc$32260$procmux$24444.B_AND_S[8]_new_
.sym 8575 SD_CLK$SB_IO_OUT
.sym 8576 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 8579 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8581 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 8584 $abc$32260$new_n596_
.sym 8585 $abc$32260$new_n617_
.sym 8586 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.sym 8587 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 8593 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 8595 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 8608 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 8610 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 8614 SD_CLK$SB_IO_OUT
.sym 8615 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 8617 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 8620 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.sym 8621 $abc$32260$new_n617_
.sym 8644 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 8645 $abc$32260$new_n596_
.sym 8646 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.sym 8647 $abc$32260$procmux$24444.B_AND_S[8]_new_
.sym 8648 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30458
.sym 8652 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 8653 $abc$32260$new_n769_
.sym 8655 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][1]_new_inv_
.sym 8656 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 8657 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 8658 $abc$32260$shiftx$microsd.v:333$33.buffer[0]_new_inv_
.sym 8669 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 8670 sd_cmd[7]
.sym 8675 CMD$SB_IO_IN
.sym 8676 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 8677 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8678 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 8680 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 8682 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 8683 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 8684 CMD$SB_IO_IN
.sym 8685 SD_CLK$SB_IO_OUT
.sym 8686 sd_mem_state[0]
.sym 8692 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 8694 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 8695 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 8696 $abc$32260$new_n434_
.sym 8697 $abc$32260$new_n388_
.sym 8698 $abc$32260$new_n404_
.sym 8699 sd_mem_state[0]
.sym 8700 sd_mem_state[2]
.sym 8701 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 8702 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 8703 sd_mem_state[3]
.sym 8704 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_
.sym 8706 $abc$32260$new_n610_
.sym 8707 sd_mem_state[0]
.sym 8713 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8714 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 8719 SD_CLK$SB_IO_OUT
.sym 8722 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 8723 sd_mem_state[1]
.sym 8725 sd_mem_state[0]
.sym 8726 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 8727 $abc$32260$new_n434_
.sym 8728 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8737 $abc$32260$new_n404_
.sym 8738 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 8739 SD_CLK$SB_IO_OUT
.sym 8740 $abc$32260$new_n388_
.sym 8743 sd_mem_state[2]
.sym 8744 sd_mem_state[3]
.sym 8745 sd_mem_state[0]
.sym 8746 sd_mem_state[1]
.sym 8749 $abc$32260$new_n404_
.sym 8750 $abc$32260$new_n388_
.sym 8751 SD_CLK$SB_IO_OUT
.sym 8752 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 8756 sd_mem_state[1]
.sym 8757 sd_mem_state[2]
.sym 8758 sd_mem_state[3]
.sym 8762 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 8763 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 8767 $abc$32260$new_n610_
.sym 8768 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 8769 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_
.sym 8770 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 8771 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8774 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 8776 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$28485_new_
.sym 8777 SD_CLK$SB_IO_OUT
.sym 8779 $abc$32260$new_n777_
.sym 8787 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 8788 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 8796 sd_cmd[29]
.sym 8797 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 8802 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 8805 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8806 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 8809 $PACKER_VCC_NET
.sym 8815 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8817 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8818 sd_cmd_resp[38]
.sym 8820 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8821 $abc$32260$new_n623_
.sym 8822 $abc$32260$new_n711_
.sym 8826 $abc$32260$new_n590_
.sym 8828 $abc$32260$new_n710_
.sym 8830 sd_mem_state[0]
.sym 8831 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8834 SD_CLK$SB_IO_OUT
.sym 8838 sd_cmd_resp[28]
.sym 8839 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 8840 $abc$32260$new_n335_
.sym 8842 sd_cmd_resp[38]
.sym 8845 $abc$32260$new_n329_
.sym 8850 sd_mem_state[0]
.sym 8851 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8854 SD_CLK$SB_IO_OUT
.sym 8855 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8856 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 8857 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 8861 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8866 $abc$32260$new_n329_
.sym 8867 sd_cmd_resp[38]
.sym 8868 $abc$32260$new_n711_
.sym 8869 $abc$32260$new_n710_
.sym 8872 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8873 SD_CLK$SB_IO_OUT
.sym 8875 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 8879 $abc$32260$new_n335_
.sym 8880 sd_cmd_resp[38]
.sym 8881 $abc$32260$new_n590_
.sym 8891 $abc$32260$new_n335_
.sym 8892 sd_cmd_resp[28]
.sym 8893 $abc$32260$new_n623_
.sym 8894 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 sd_cmd_resp[36]
.sym 8898 $abc$32260$new_n335_
.sym 8899 $abc$32260$new_n641_
.sym 8900 $abc$32260$new_n655_
.sym 8902 $abc$32260$new_n658_
.sym 8903 sd_cmd_resp[37]
.sym 8904 sd_cmd_resp[32]
.sym 8909 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8916 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.sym 8924 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 8929 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 8931 $abc$32260$new_n329_
.sym 8932 $abc$32260$new_n335_
.sym 8940 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 8941 $abc$32260$new_n640_
.sym 8943 $abc$32260$new_n639_
.sym 8945 sd_cmd_resp[28]
.sym 8947 CMD$SB_IO_IN
.sym 8949 SD_CLK$SB_IO_OUT
.sym 8950 $abc$32260$new_n624_
.sym 8954 CMD$SB_IO_IN
.sym 8955 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 8956 sd_mem_state[0]
.sym 8957 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 8958 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 8959 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8964 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 8965 $abc$32260$new_n329_
.sym 8966 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 8967 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 8968 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 8971 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 8972 $abc$32260$new_n640_
.sym 8973 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 8974 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 8977 $abc$32260$new_n639_
.sym 8979 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 8983 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 8984 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 8985 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 8986 $abc$32260$new_n640_
.sym 8990 $abc$32260$new_n329_
.sym 8992 CMD$SB_IO_IN
.sym 8995 sd_mem_state[0]
.sym 8996 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 8997 SD_CLK$SB_IO_OUT
.sym 9001 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 9002 $abc$32260$new_n329_
.sym 9003 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 9004 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 9007 CMD$SB_IO_IN
.sym 9008 sd_cmd_resp[28]
.sym 9009 $abc$32260$new_n329_
.sym 9010 $abc$32260$new_n624_
.sym 9013 $abc$32260$new_n640_
.sym 9014 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 9015 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 9016 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9020 sd_cmd_resp[25]
.sym 9021 $abc$32260$procmux$490_Y_new_inv_
.sym 9022 $abc$32260$procmux$861_Y_new_inv_
.sym 9023 $abc$32260$new_n329_
.sym 9024 sd_cmd_resp[27]
.sym 9025 sd_cmd_resp[34]
.sym 9026 $abc$32260$new_n588_
.sym 9027 $abc$32260$new_n587_
.sym 9042 $PACKER_GND_NET
.sym 9044 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 9047 $abc$32260$new_n590_
.sym 9049 $abc$32260$new_n330_
.sym 9050 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 9064 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 9066 $abc$32260$new_n639_
.sym 9067 sd_cmd_resp[35]
.sym 9068 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 9070 $abc$32260$new_n335_
.sym 9072 $abc$32260$new_n640_
.sym 9073 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 9074 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9076 sd_cmd_resp_ptr[4]
.sym 9080 $abc$32260$new_n329_
.sym 9081 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 9083 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 9084 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.sym 9085 $abc$32260$procmux$445_Y_new_inv_
.sym 9086 $abc$32260$new_n582_
.sym 9087 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 9088 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 9091 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 9092 CMD$SB_IO_IN
.sym 9094 sd_cmd_resp[35]
.sym 9095 $abc$32260$new_n639_
.sym 9096 CMD$SB_IO_IN
.sym 9097 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.sym 9100 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 9101 sd_cmd_resp_ptr[4]
.sym 9103 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 9106 $abc$32260$new_n582_
.sym 9107 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.sym 9113 sd_cmd_resp_ptr[4]
.sym 9114 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 9115 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 9118 $abc$32260$new_n582_
.sym 9120 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 9121 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 9125 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9126 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 9127 $abc$32260$new_n640_
.sym 9130 sd_cmd_resp[35]
.sym 9131 $abc$32260$procmux$445_Y_new_inv_
.sym 9132 $abc$32260$new_n335_
.sym 9133 $abc$32260$new_n329_
.sym 9136 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 9138 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 9140 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9143 sd_cmd_resp[24]
.sym 9144 $abc$32260$new_n613_
.sym 9145 $abc$32260$new_n643_
.sym 9146 $abc$32260$new_n644_
.sym 9147 $abc$32260$new_n612_
.sym 9148 $abc$32260$new_n580_
.sym 9149 sd_cmd_resp[33]
.sym 9150 sd_cmd_resp[26]
.sym 9164 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 9167 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 9168 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 9169 $abc$32260$new_n329_
.sym 9170 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 9171 CMD$SB_IO_IN
.sym 9172 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 9174 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 9175 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9176 $abc$32260$new_n335_
.sym 9177 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 9178 CMD$SB_IO_IN
.sym 9184 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 9185 $abc$32260$new_n582_
.sym 9186 $abc$32260$new_n620_
.sym 9195 $abc$32260$new_n329_
.sym 9197 CMD$SB_IO_IN
.sym 9198 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 9199 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 9200 $abc$32260$new_n335_
.sym 9201 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9202 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 9203 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 9204 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 9205 sd_cmd_resp[31]
.sym 9209 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 9211 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 9212 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 9214 $abc$32260$procmux$637_Y_new_inv_
.sym 9217 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 9218 $abc$32260$new_n582_
.sym 9219 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 9223 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 9225 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9229 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 9230 $abc$32260$new_n582_
.sym 9232 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 9235 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 9236 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 9242 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 9244 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 9247 sd_cmd_resp[31]
.sym 9248 $abc$32260$new_n335_
.sym 9249 $abc$32260$procmux$637_Y_new_inv_
.sym 9250 $abc$32260$new_n329_
.sym 9253 $abc$32260$new_n620_
.sym 9254 sd_cmd_resp[31]
.sym 9255 CMD$SB_IO_IN
.sym 9256 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 9259 $abc$32260$new_n582_
.sym 9261 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 9262 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 9263 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9268 $abc$32260$new_n630_
.sym 9269 $abc$32260$new_n627_
.sym 9271 sd_cmd_resp[29]
.sym 9273 sd_cmd_resp[30]
.sym 9280 sd_cmd_resp[31]
.sym 9309 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30638
.sym 9314 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 9322 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 9324 cmd_read
.sym 9328 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 9330 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 9331 CMD$SB_IO_IN
.sym 9332 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 9341 CMD$SB_IO_IN
.sym 9343 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 9346 cmd_read
.sym 9347 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 9348 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 9349 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 9370 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 9372 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 9373 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 9386 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30638
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9389 $abc$32260$auto$rtlil.cc:1832:Not$24683
.sym 9403 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30638
.sym 10227 sd_cmd_ptr[2]
.sym 10233 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720
.sym 10240 $abc$32260$new_n346_
.sym 10243 sd_cmd_ptr[4]
.sym 10269 sd_cmd_ptr[5]
.sym 10274 sd_cmd_ptr[0]
.sym 10275 sd_cmd_ptr[4]
.sym 10282 $0\one_hundredkhz[0:0]
.sym 10285 sd_cmd_ptr[2]
.sym 10287 $PACKER_VCC_NET
.sym 10290 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10293 sd_cmd_ptr[3]
.sym 10295 $PACKER_VCC_NET
.sym 10298 sd_cmd_ptr[1]
.sym 10300 $nextpnr_ICESTORM_LC_0$O
.sym 10303 sd_cmd_ptr[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$24740.C[2]
.sym 10308 $PACKER_VCC_NET
.sym 10309 sd_cmd_ptr[1]
.sym 10312 $auto$alumacc.cc:474:replace_alu$24740.C[3]
.sym 10314 sd_cmd_ptr[2]
.sym 10315 $PACKER_VCC_NET
.sym 10316 $auto$alumacc.cc:474:replace_alu$24740.C[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$24740.C[4]
.sym 10320 sd_cmd_ptr[3]
.sym 10321 $PACKER_VCC_NET
.sym 10322 $auto$alumacc.cc:474:replace_alu$24740.C[3]
.sym 10324 $auto$alumacc.cc:474:replace_alu$24740.C[5]
.sym 10326 sd_cmd_ptr[4]
.sym 10327 $PACKER_VCC_NET
.sym 10328 $auto$alumacc.cc:474:replace_alu$24740.C[4]
.sym 10332 $PACKER_VCC_NET
.sym 10333 sd_cmd_ptr[5]
.sym 10334 $auto$alumacc.cc:474:replace_alu$24740.C[5]
.sym 10337 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10343 $0\one_hundredkhz[0:0]
.sym 10348 CLK$SB_IO_IN_$glb_clk
.sym 10354 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 10355 sd_cmd_ptr[3]
.sym 10356 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 10357 sd_cmd[0]
.sym 10358 $abc$32260$new_n351_
.sym 10359 $abc$32260$new_n439_
.sym 10361 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 10374 $0\one_hundredkhz[0:0]
.sym 10396 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10397 sd_cmd_ptr[4]
.sym 10408 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 10409 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10413 sd_cmd[42]
.sym 10416 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10432 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10433 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10434 $abc$32260$sub$microsd.v:341$35_Y[3]
.sym 10435 $abc$32260$sub$microsd.v:341$35_Y[4]
.sym 10436 $abc$32260$new_n434_
.sym 10437 SD_CLK$SB_IO_OUT
.sym 10439 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10441 $abc$32260$sub$microsd.v:341$35_Y[2]
.sym 10442 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10444 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10445 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10450 $abc$32260$new_n578_
.sym 10451 $abc$32260$new_n442_
.sym 10457 $abc$32260$new_n577_
.sym 10459 $abc$32260$new_n430_
.sym 10460 $abc$32260$new_n439_
.sym 10462 sd_cmd_ptr[4]
.sym 10465 $abc$32260$new_n430_
.sym 10466 $abc$32260$new_n442_
.sym 10467 $abc$32260$sub$microsd.v:341$35_Y[3]
.sym 10472 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10476 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10477 $abc$32260$new_n434_
.sym 10478 sd_cmd_ptr[4]
.sym 10479 $abc$32260$new_n578_
.sym 10483 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10485 SD_CLK$SB_IO_OUT
.sym 10488 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10489 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10490 SD_CLK$SB_IO_OUT
.sym 10494 $abc$32260$sub$microsd.v:341$35_Y[2]
.sym 10496 $abc$32260$new_n430_
.sym 10497 $abc$32260$new_n439_
.sym 10501 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10506 $abc$32260$new_n577_
.sym 10507 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10508 $abc$32260$new_n430_
.sym 10509 $abc$32260$sub$microsd.v:341$35_Y[4]
.sym 10510 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10511 CLK$SB_IO_IN_$glb_clk
.sym 10513 sd_cmd[42]
.sym 10514 $0\sd_cmd[47:0][11]
.sym 10515 $abc$32260$new_n342_
.sym 10516 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 10517 sd_cmd[11]
.sym 10518 sd_cmd[40]
.sym 10519 $abc$32260$new_n502_
.sym 10520 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 10528 SD_CLK$SB_IO_OUT
.sym 10533 SD_CLK$SB_IO_OUT
.sym 10539 $abc$32260$new_n343_
.sym 10540 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.sym 10542 sd_cmd[25]
.sym 10547 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10548 sd_cmd_ptr[4]
.sym 10554 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10556 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10557 $abc$32260$procmux$24516.B_AND_S[11]_new_
.sym 10558 $abc$32260$new_n445_
.sym 10559 $abc$32260$procmux$24516.B_AND_S[8]_new_
.sym 10560 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10561 sd_cmd[13]
.sym 10562 $abc$32260$procmux$24516.B_AND_S[9]_new_
.sym 10563 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10564 $abc$32260$sub$microsd.v:341$35_Y[5]
.sym 10565 sd_cmd[45]
.sym 10566 $abc$32260$new_n430_
.sym 10568 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10569 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10571 sd_mem_state[2]
.sym 10572 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10573 SD_CLK$SB_IO_OUT
.sym 10577 sd_mem_state[1]
.sym 10581 sd_mem_state[3]
.sym 10582 $abc$32260$new_n434_
.sym 10585 sd_mem_state[0]
.sym 10587 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10588 $abc$32260$procmux$24516.B_AND_S[8]_new_
.sym 10589 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10590 $abc$32260$new_n434_
.sym 10593 $abc$32260$new_n434_
.sym 10594 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10595 $abc$32260$procmux$24516.B_AND_S[9]_new_
.sym 10596 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10599 sd_mem_state[3]
.sym 10600 sd_mem_state[1]
.sym 10601 sd_mem_state[0]
.sym 10602 sd_mem_state[2]
.sym 10605 $abc$32260$new_n430_
.sym 10606 $abc$32260$new_n445_
.sym 10607 $abc$32260$sub$microsd.v:341$35_Y[5]
.sym 10611 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10612 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10614 SD_CLK$SB_IO_OUT
.sym 10617 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10618 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10619 sd_cmd[13]
.sym 10620 sd_cmd[45]
.sym 10623 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10624 $abc$32260$procmux$24516.B_AND_S[11]_new_
.sym 10625 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10626 $abc$32260$new_n434_
.sym 10633 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10636 $abc$32260$new_n356_
.sym 10637 $abc$32260$new_n341_
.sym 10638 $abc$32260$new_n348_
.sym 10639 sd_cmd[9]
.sym 10640 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][1]_new_inv_
.sym 10641 sd_cmd[21]
.sym 10642 $abc$32260$new_n474_
.sym 10643 sd_cmd[16]
.sym 10648 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10651 sd_cmd[45]
.sym 10654 SD_CLK$SB_IO_OUT
.sym 10657 sd_cmd[13]
.sym 10660 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 10661 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 10662 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 10664 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 10665 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 10666 sd_cmd[40]
.sym 10667 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 10668 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 10669 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10670 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 10677 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10678 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10682 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10683 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10684 $abc$32260$new_n357_
.sym 10685 sd_cmd[7]
.sym 10686 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10688 sd_mem_state[3]
.sym 10689 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][3]_new_inv_
.sym 10692 sd_mem_state[0]
.sym 10693 $abc$32260$new_n356_
.sym 10694 $abc$32260$new_n432_
.sym 10696 $abc$32260$new_n355_
.sym 10697 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][1]_new_inv_
.sym 10700 sd_mem_state[1]
.sym 10701 sd_mem_state[2]
.sym 10702 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][3]_new_inv_
.sym 10705 sd_cmd[39]
.sym 10706 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][3]_new_inv_
.sym 10708 sd_cmd_ptr[4]
.sym 10710 sd_mem_state[3]
.sym 10711 sd_mem_state[1]
.sym 10712 sd_mem_state[0]
.sym 10713 sd_mem_state[2]
.sym 10716 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10717 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10718 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10719 sd_cmd_ptr[4]
.sym 10722 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10724 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10725 $abc$32260$new_n432_
.sym 10728 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10729 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][3]_new_inv_
.sym 10730 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10731 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][1]_new_inv_
.sym 10734 $abc$32260$new_n356_
.sym 10735 $abc$32260$new_n357_
.sym 10736 sd_cmd_ptr[4]
.sym 10737 $abc$32260$new_n355_
.sym 10741 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10742 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][3]_new_inv_
.sym 10743 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][3]_new_inv_
.sym 10746 sd_mem_state[3]
.sym 10747 sd_mem_state[2]
.sym 10748 sd_mem_state[0]
.sym 10749 sd_mem_state[1]
.sym 10752 sd_cmd[7]
.sym 10753 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10754 sd_cmd[39]
.sym 10755 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10759 sd_cmd[29]
.sym 10760 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][3]_new_inv_
.sym 10761 sd_cmd[19]
.sym 10762 $abc$32260$new_n355_
.sym 10763 sd_cmd[39]
.sym 10764 $abc$32260$new_n345_
.sym 10765 $abc$32260$new_n374_
.sym 10766 sd_cmd[10]
.sym 10771 sd_cmd[47]
.sym 10780 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10782 sd_cmd[15]
.sym 10786 sd_cmd[24]
.sym 10787 sd_cmd_ptr[4]
.sym 10788 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10791 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30458
.sym 10794 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_
.sym 10800 sd_mem_state[2]
.sym 10802 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30458
.sym 10803 SD_CLK$SB_IO_OUT
.sym 10804 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10805 $abc$32260$new_n777_
.sym 10806 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 10807 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 10808 sd_mem_state[2]
.sym 10810 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$28485_new_
.sym 10811 $abc$32260$new_n770_
.sym 10812 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10815 sd_mem_state[1]
.sym 10816 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][0]_new_
.sym 10817 sd_cmd_ptr[4]
.sym 10818 $abc$32260$new_n769_
.sym 10819 sd_mem_state[3]
.sym 10821 $abc$32260$new_n345_
.sym 10822 $abc$32260$new_n346_
.sym 10823 sd_mem_state[0]
.sym 10824 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10825 $abc$32260$new_n347_
.sym 10827 sd_mem_state[3]
.sym 10829 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 10831 $abc$32260$shiftx$microsd.v:333$33.buffer[0]_new_inv_
.sym 10833 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 10834 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 10836 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 10839 sd_mem_state[0]
.sym 10840 sd_mem_state[1]
.sym 10841 sd_mem_state[2]
.sym 10842 sd_mem_state[3]
.sym 10845 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 10846 SD_CLK$SB_IO_OUT
.sym 10847 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 10857 $abc$32260$new_n347_
.sym 10858 sd_cmd_ptr[4]
.sym 10859 $abc$32260$new_n346_
.sym 10860 $abc$32260$new_n345_
.sym 10863 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$28485_new_
.sym 10864 $abc$32260$shiftx$microsd.v:333$33.buffer[0]_new_inv_
.sym 10865 SD_CLK$SB_IO_OUT
.sym 10866 $abc$32260$new_n769_
.sym 10869 sd_mem_state[1]
.sym 10870 sd_mem_state[0]
.sym 10871 sd_mem_state[2]
.sym 10872 sd_mem_state[3]
.sym 10875 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 10876 $abc$32260$new_n770_
.sym 10877 $abc$32260$new_n777_
.sym 10878 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][0]_new_
.sym 10879 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30458
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][0]_new_
.sym 10883 $abc$32260$new_n373_
.sym 10884 sd_cmd[38]
.sym 10885 $abc$32260$new_n371_
.sym 10886 $abc$32260$new_n364_
.sym 10887 sd_cmd[28]
.sym 10888 $abc$32260$new_n368_
.sym 10889 $abc$32260$new_n372_
.sym 10908 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 10909 sd_cmd[26]
.sym 10910 sd_cmd[42]
.sym 10911 $abc$32260$new_n347_
.sym 10912 $abc$32260$new_n329_
.sym 10913 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 10914 sd_cmd_resp[27]
.sym 10915 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 10924 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 10926 SD_CLK$SB_IO_OUT
.sym 10927 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 10928 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10931 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10934 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 10936 CMD$SB_IO_IN
.sym 10939 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 10942 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 10945 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][2]_new_inv_
.sym 10946 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][2]_new_inv_
.sym 10950 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 10956 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 10957 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 10968 CMD$SB_IO_IN
.sym 10969 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 10970 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 10971 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 10974 SD_CLK$SB_IO_OUT
.sym 10986 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][2]_new_inv_
.sym 10987 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][2]_new_inv_
.sym 10988 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 10989 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 11002 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 $abc$32260$new_n353_
.sym 11006 sd_cmd[24]
.sym 11007 $abc$32260$new_n378_
.sym 11008 $abc$32260$new_n775_
.sym 11009 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][0]_new_inv_
.sym 11010 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_
.sym 11011 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][2]_new_inv_
.sym 11012 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][2]_new_inv_
.sym 11025 sd_cmd[8]
.sym 11029 sd_cmd[25]
.sym 11030 $abc$32260$new_n343_
.sym 11031 $abc$32260$new_n352_
.sym 11032 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.sym 11034 sd_cmd[32]
.sym 11035 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11036 sd_cmd_ptr[4]
.sym 11038 $abc$32260$new_n774_
.sym 11039 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 11040 sd_cmd[31]
.sym 11046 $abc$32260$new_n659_
.sym 11047 $abc$32260$new_n638_
.sym 11048 $abc$32260$new_n656_
.sym 11049 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11050 $abc$32260$new_n330_
.sym 11053 sd_cmd_resp[32]
.sym 11056 $abc$32260$new_n641_
.sym 11057 $abc$32260$new_n590_
.sym 11059 $abc$32260$new_n658_
.sym 11064 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11070 sd_cmd_resp[36]
.sym 11071 $abc$32260$new_n335_
.sym 11072 $abc$32260$new_n329_
.sym 11073 $abc$32260$new_n655_
.sym 11076 sd_cmd_resp[37]
.sym 11079 $abc$32260$new_n656_
.sym 11080 $abc$32260$new_n329_
.sym 11081 $abc$32260$new_n655_
.sym 11082 sd_cmd_resp[36]
.sym 11087 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11088 $abc$32260$new_n330_
.sym 11092 sd_cmd_resp[32]
.sym 11094 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11098 $abc$32260$new_n590_
.sym 11099 sd_cmd_resp[36]
.sym 11100 $abc$32260$new_n335_
.sym 11109 sd_cmd_resp[37]
.sym 11110 $abc$32260$new_n335_
.sym 11112 $abc$32260$new_n590_
.sym 11115 $abc$32260$new_n659_
.sym 11116 $abc$32260$new_n329_
.sym 11117 $abc$32260$new_n658_
.sym 11118 sd_cmd_resp[37]
.sym 11121 $abc$32260$new_n641_
.sym 11122 $abc$32260$new_n330_
.sym 11123 $abc$32260$new_n638_
.sym 11124 $abc$32260$new_n590_
.sym 11125 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11128 sd_cmd[35]
.sym 11129 sd_cmd[26]
.sym 11130 $abc$32260$new_n347_
.sym 11131 sd_cmd[37]
.sym 11132 $abc$32260$new_n377_
.sym 11133 sd_cmd[36]
.sym 11134 sd_cmd[25]
.sym 11135 $abc$32260$new_n352_
.sym 11144 $abc$32260$new_n335_
.sym 11146 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 11150 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 11152 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 11153 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 11154 sd_cmd[40]
.sym 11155 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 11160 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 11161 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 11163 sd_cmd_resp[32]
.sym 11169 sd_cmd_resp[25]
.sym 11170 $abc$32260$new_n335_
.sym 11171 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11175 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11178 $abc$32260$new_n582_
.sym 11179 $abc$32260$new_n620_
.sym 11180 $abc$32260$new_n329_
.sym 11181 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 11182 $abc$32260$new_n639_
.sym 11183 $abc$32260$new_n588_
.sym 11186 $abc$32260$procmux$490_Y_new_inv_
.sym 11188 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 11189 sd_cmd_resp[27]
.sym 11192 CMD$SB_IO_IN
.sym 11193 CMD$SB_IO_IN
.sym 11194 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 11195 $abc$32260$procmux$861_Y_new_inv_
.sym 11196 $abc$32260$new_n590_
.sym 11197 $abc$32260$new_n330_
.sym 11198 sd_cmd_resp[34]
.sym 11200 $abc$32260$new_n587_
.sym 11202 $abc$32260$new_n590_
.sym 11204 $abc$32260$new_n587_
.sym 11205 $abc$32260$new_n588_
.sym 11208 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 11209 $abc$32260$new_n639_
.sym 11210 CMD$SB_IO_IN
.sym 11211 sd_cmd_resp[34]
.sym 11214 sd_cmd_resp[27]
.sym 11215 CMD$SB_IO_IN
.sym 11216 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 11217 $abc$32260$new_n620_
.sym 11222 $abc$32260$new_n330_
.sym 11223 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11226 sd_cmd_resp[27]
.sym 11227 $abc$32260$new_n335_
.sym 11228 $abc$32260$new_n329_
.sym 11229 $abc$32260$procmux$861_Y_new_inv_
.sym 11232 $abc$32260$procmux$490_Y_new_inv_
.sym 11233 $abc$32260$new_n329_
.sym 11234 $abc$32260$new_n335_
.sym 11235 sd_cmd_resp[34]
.sym 11238 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 11240 $abc$32260$new_n582_
.sym 11241 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 11244 $abc$32260$new_n588_
.sym 11245 sd_cmd_resp[25]
.sym 11246 $abc$32260$new_n335_
.sym 11247 $abc$32260$new_n329_
.sym 11248 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 $abc$32260$new_n343_
.sym 11252 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.sym 11253 sd_cmd[32]
.sym 11255 $abc$32260$new_n774_
.sym 11256 sd_cmd[31]
.sym 11257 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 11258 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 11265 $PACKER_VCC_NET
.sym 11281 sd_cmd_resp[26]
.sym 11292 sd_cmd_resp[24]
.sym 11293 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 11294 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11295 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 11297 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 11299 $abc$32260$new_n590_
.sym 11300 $abc$32260$new_n581_
.sym 11301 $abc$32260$new_n330_
.sym 11302 $abc$32260$new_n335_
.sym 11303 $abc$32260$new_n329_
.sym 11305 $abc$32260$new_n580_
.sym 11306 sd_cmd_resp[33]
.sym 11307 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11309 $abc$32260$new_n613_
.sym 11310 $abc$32260$new_n643_
.sym 11311 $abc$32260$new_n644_
.sym 11312 $abc$32260$new_n612_
.sym 11313 CMD$SB_IO_IN
.sym 11317 $abc$32260$new_n582_
.sym 11318 CMD$SB_IO_IN
.sym 11321 $abc$32260$new_n639_
.sym 11323 sd_cmd_resp[26]
.sym 11325 sd_cmd_resp[24]
.sym 11326 $abc$32260$new_n335_
.sym 11327 $abc$32260$new_n580_
.sym 11331 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 11332 $abc$32260$new_n582_
.sym 11333 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 11337 $abc$32260$new_n639_
.sym 11340 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 11343 sd_cmd_resp[33]
.sym 11346 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11349 $abc$32260$new_n329_
.sym 11350 $abc$32260$new_n613_
.sym 11351 sd_cmd_resp[26]
.sym 11352 CMD$SB_IO_IN
.sym 11355 $abc$32260$new_n581_
.sym 11356 sd_cmd_resp[24]
.sym 11357 CMD$SB_IO_IN
.sym 11358 $abc$32260$new_n329_
.sym 11361 $abc$32260$new_n330_
.sym 11362 $abc$32260$new_n590_
.sym 11363 $abc$32260$new_n643_
.sym 11364 $abc$32260$new_n644_
.sym 11368 sd_cmd_resp[26]
.sym 11369 $abc$32260$new_n335_
.sym 11370 $abc$32260$new_n612_
.sym 11371 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11376 sd_cmd[33]
.sym 11377 sd_cmd[30]
.sym 11381 sd_cmd[34]
.sym 11391 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 11393 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 11415 CMD$SB_IO_IN
.sym 11417 $abc$32260$new_n590_
.sym 11420 $abc$32260$new_n335_
.sym 11421 $abc$32260$new_n329_
.sym 11422 sd_cmd_resp[30]
.sym 11426 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11433 $abc$32260$new_n630_
.sym 11436 sd_cmd_resp[29]
.sym 11438 $abc$32260$new_n628_
.sym 11441 $abc$32260$new_n631_
.sym 11442 $abc$32260$new_n627_
.sym 11461 sd_cmd_resp[30]
.sym 11462 $abc$32260$new_n590_
.sym 11463 $abc$32260$new_n335_
.sym 11466 $abc$32260$new_n628_
.sym 11467 CMD$SB_IO_IN
.sym 11468 sd_cmd_resp[29]
.sym 11469 $abc$32260$new_n329_
.sym 11478 sd_cmd_resp[29]
.sym 11479 $abc$32260$new_n627_
.sym 11480 $abc$32260$new_n335_
.sym 11490 $abc$32260$new_n631_
.sym 11491 $abc$32260$new_n329_
.sym 11492 sd_cmd_resp[30]
.sym 11493 $abc$32260$new_n630_
.sym 11494 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11513 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 11563 cmd_read
.sym 11571 cmd_read
.sym 11632 $abc$32260$auto$rtlil.cc:1832:Not$24683
.sym 11639 CMD$SB_IO_IN
.sym 12309 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720
.sym 12326 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720
.sym 12338 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 12339 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.sym 12341 $abc$32260$new_n539_
.sym 12394 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12397 $0\sd_cmd[47:0][41]
.sym 12399 $abc$32260$new_n539_
.sym 12405 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 12416 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12453 $abc$32260$new_n539_
.sym 12454 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 12455 $0\sd_cmd[47:0][41]
.sym 12463 sd_cmd[41]
.sym 12464 $0\sd_cmd[47:0][43]
.sym 12465 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 12466 $abc$32260$new_n491_
.sym 12467 $0\sd_cmd[47:0][41]
.sym 12468 $0\sd_cmd[47:0][45]
.sym 12469 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 12470 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 12487 one_hundredkhz
.sym 12491 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 12507 sd_cmd[47]
.sym 12515 sd_cmd[0]
.sym 12516 sd_cmd[40]
.sym 12525 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 12527 sd_cmd[41]
.sym 12544 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12545 sd_cmd[40]
.sym 12546 $abc$32260$new_n539_
.sym 12548 sd_cmd[42]
.sym 12551 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 12552 sd_cmd[11]
.sym 12553 sd_cmd[40]
.sym 12554 SD_CLK$SB_IO_OUT
.sym 12556 sd_cmd[43]
.sym 12557 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 12560 $0\sd_cmd[47:0][41]
.sym 12562 $PACKER_VCC_NET
.sym 12564 sd_cmd[41]
.sym 12565 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12566 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 12570 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12573 sd_cmd[43]
.sym 12574 sd_cmd[41]
.sym 12575 sd_cmd[40]
.sym 12576 sd_cmd[42]
.sym 12582 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12586 sd_cmd[40]
.sym 12588 sd_cmd[41]
.sym 12592 $PACKER_VCC_NET
.sym 12597 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12598 sd_cmd[11]
.sym 12599 sd_cmd[43]
.sym 12600 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12603 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 12604 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12605 SD_CLK$SB_IO_OUT
.sym 12615 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 12616 $0\sd_cmd[47:0][41]
.sym 12618 $abc$32260$new_n539_
.sym 12619 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 12620 CLK$SB_IO_IN_$glb_clk
.sym 12622 sd_cmd[43]
.sym 12623 $0\sd_cmd[47:0][44]
.sym 12624 $abc$32260$new_n503_
.sym 12625 $abc$32260$new_n473_
.sym 12626 $abc$32260$new_n468_
.sym 12627 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 12628 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 12629 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 12639 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 12645 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 12648 $PACKER_VCC_NET
.sym 12649 sd_cmd[31]
.sym 12650 $0\sd_cmd[47:0][41]
.sym 12651 $abc$32260$new_n351_
.sym 12652 $PACKER_GND_NET
.sym 12653 sd_cmd[17]
.sym 12654 sd_cmd[42]
.sym 12663 sd_cmd[41]
.sym 12664 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12665 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 12671 sd_cmd[41]
.sym 12674 sd_cmd[9]
.sym 12675 sd_cmd[11]
.sym 12676 $0\sd_cmd[47:0][45]
.sym 12677 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12679 sd_cmd[43]
.sym 12680 $0\sd_cmd[47:0][11]
.sym 12683 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 12687 sd_cmd[42]
.sym 12688 $0\sd_cmd[47:0][44]
.sym 12691 $abc$32260$new_n468_
.sym 12692 sd_cmd[40]
.sym 12694 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 12696 $0\sd_cmd[47:0][44]
.sym 12698 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 12702 $abc$32260$new_n468_
.sym 12705 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 12708 sd_cmd[41]
.sym 12709 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12710 sd_cmd[9]
.sym 12711 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12714 sd_cmd[42]
.sym 12715 sd_cmd[43]
.sym 12723 $0\sd_cmd[47:0][11]
.sym 12727 $0\sd_cmd[47:0][45]
.sym 12729 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 12732 sd_cmd[9]
.sym 12733 sd_cmd[11]
.sym 12734 sd_cmd[40]
.sym 12735 sd_cmd[41]
.sym 12738 $abc$32260$new_n468_
.sym 12739 sd_cmd[41]
.sym 12742 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 12743 CLK$SB_IO_IN_$glb_clk
.sym 12745 $abc$32260$new_n500_
.sym 12746 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26735[17]_new_inv_
.sym 12747 $abc$32260$new_n477_
.sym 12748 $abc$32260$new_n494_
.sym 12749 $abc$32260$new_n499_
.sym 12750 $abc$32260$new_n496_
.sym 12751 $abc$32260$new_n471_
.sym 12752 $abc$32260$new_n486_
.sym 12759 sd_cmd[40]
.sym 12761 $0\sd_cmd[47:0][11]
.sym 12769 $PACKER_VCC_NET
.sym 12771 sd_cmd_resp[28]
.sym 12772 sd_cmd[22]
.sym 12773 sd_cmd_resp[38]
.sym 12774 $PACKER_GND_NET
.sym 12775 sd_cmd[16]
.sym 12776 $abc$32260$new_n479_
.sym 12777 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 12779 $abc$32260$new_n479_
.sym 12780 sd_cmd[30]
.sym 12787 $0\sd_cmd[47:0][11]
.sym 12788 $abc$32260$new_n342_
.sym 12790 sd_cmd[15]
.sym 12793 sd_cmd_ptr[4]
.sym 12795 sd_cmd[25]
.sym 12796 $abc$32260$new_n348_
.sym 12799 sd_cmd[47]
.sym 12800 $abc$32260$new_n343_
.sym 12801 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.sym 12802 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12803 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12809 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_
.sym 12811 $abc$32260$new_n341_
.sym 12812 $PACKER_GND_NET
.sym 12813 sd_cmd[17]
.sym 12814 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][1]_new_inv_
.sym 12816 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12819 sd_cmd[15]
.sym 12820 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12821 sd_cmd[47]
.sym 12822 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12825 $abc$32260$new_n343_
.sym 12826 $abc$32260$new_n342_
.sym 12827 sd_cmd_ptr[4]
.sym 12831 sd_cmd[17]
.sym 12832 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12833 sd_cmd[25]
.sym 12834 sd_cmd_ptr[4]
.sym 12837 $0\sd_cmd[47:0][11]
.sym 12843 $abc$32260$new_n341_
.sym 12844 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][1]_new_inv_
.sym 12845 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12846 $abc$32260$new_n348_
.sym 12851 $PACKER_GND_NET
.sym 12855 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.sym 12856 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_
.sym 12861 $0\sd_cmd[47:0][11]
.sym 12865 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12868 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[3]_new_inv_
.sym 12869 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][7]_new_inv_
.sym 12870 $abc$32260$new_n480_
.sym 12871 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$27272[1]_new_inv_
.sym 12872 sd_cmd[23]
.sym 12873 $abc$32260$new_n472_
.sym 12874 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 12875 $abc$32260$new_n497_
.sym 12882 sd_cmd[21]
.sym 12888 sd_cmd[9]
.sym 12892 $abc$32260$new_n353_
.sym 12894 sd_cmd[24]
.sym 12897 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 12898 sd_cmd[10]
.sym 12899 sd_cmd[0]
.sym 12901 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 12902 sd_cmd[40]
.sym 12903 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12910 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 12911 sd_cmd_ptr[4]
.sym 12914 sd_cmd[21]
.sym 12916 sd_cmd[16]
.sym 12917 $abc$32260$new_n352_
.sym 12918 $abc$32260$new_n353_
.sym 12919 sd_cmd[31]
.sym 12920 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12921 $abc$32260$new_n351_
.sym 12925 sd_cmd[29]
.sym 12931 sd_cmd_resp[28]
.sym 12933 sd_cmd_resp[38]
.sym 12934 $PACKER_GND_NET
.sym 12935 sd_cmd[24]
.sym 12937 sd_cmd[23]
.sym 12943 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 12944 sd_cmd_resp[28]
.sym 12948 $abc$32260$new_n352_
.sym 12949 sd_cmd_ptr[4]
.sym 12950 $abc$32260$new_n351_
.sym 12951 $abc$32260$new_n353_
.sym 12954 $PACKER_GND_NET
.sym 12960 sd_cmd[31]
.sym 12961 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12962 sd_cmd[23]
.sym 12967 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 12969 sd_cmd_resp[38]
.sym 12972 sd_cmd[21]
.sym 12973 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12975 sd_cmd[29]
.sym 12978 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 12979 sd_cmd[16]
.sym 12980 sd_cmd_ptr[4]
.sym 12981 sd_cmd[24]
.sym 12985 $PACKER_GND_NET
.sym 12988 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 sd_cmd[18]
.sym 12992 sd_cmd[22]
.sym 12993 sd_cmd[20]
.sym 12994 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][0]_new_
.sym 12995 sd_cmd[12]
.sym 12996 $abc$32260$new_n673_
.sym 12997 $abc$32260$new_n668_
.sym 12998 $abc$32260$new_n376_
.sym 13004 sd_cmd[25]
.sym 13005 sd_cmd[31]
.sym 13013 $abc$32260$new_n352_
.sym 13015 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 13016 sd_cmd[19]
.sym 13017 sd_cmd[26]
.sym 13018 $PACKER_VCC_NET
.sym 13020 data_ptr[4]
.sym 13022 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 13026 sd_cmd[10]
.sym 13032 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13033 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 13035 sd_cmd[8]
.sym 13036 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][0]_new_inv_
.sym 13038 $abc$32260$new_n374_
.sym 13039 sd_cmd[40]
.sym 13040 sd_cmd_ptr[4]
.sym 13041 $abc$32260$new_n373_
.sym 13042 sd_cmd[22]
.sym 13043 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 13046 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13048 sd_cmd[18]
.sym 13049 sd_cmd[32]
.sym 13050 sd_cmd[30]
.sym 13051 $abc$32260$new_n371_
.sym 13054 sd_cmd_resp[37]
.sym 13055 $abc$32260$new_n372_
.sym 13057 sd_cmd_resp[27]
.sym 13058 sd_cmd[26]
.sym 13059 sd_cmd[0]
.sym 13061 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 13062 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13063 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13065 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][0]_new_inv_
.sym 13066 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 13067 $abc$32260$new_n374_
.sym 13068 $abc$32260$new_n371_
.sym 13071 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13072 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13073 sd_cmd[32]
.sym 13074 sd_cmd[0]
.sym 13077 sd_cmd_resp[37]
.sym 13079 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 13080 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13083 sd_cmd_ptr[4]
.sym 13084 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 13085 $abc$32260$new_n372_
.sym 13086 $abc$32260$new_n373_
.sym 13089 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13090 sd_cmd_ptr[4]
.sym 13091 sd_cmd[18]
.sym 13092 sd_cmd[26]
.sym 13095 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13096 sd_cmd_resp[27]
.sym 13098 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 13101 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13103 sd_cmd[30]
.sym 13104 sd_cmd[22]
.sym 13107 sd_cmd[40]
.sym 13108 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13109 sd_cmd[8]
.sym 13110 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13111 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][3]_new_
.sym 13115 sd_cmd[27]
.sym 13116 $abc$32260$new_n691_
.sym 13117 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][6]_new_
.sym 13118 $abc$32260$new_n679_
.sym 13119 $abc$32260$new_n367_
.sym 13120 $abc$32260$new_n683_
.sym 13121 $abc$32260$new_n366_
.sym 13126 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 13127 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 13129 data_ptr[4]
.sym 13134 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13135 sd_cmd[40]
.sym 13136 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13139 sd_cmd[42]
.sym 13141 $abc$32260$new_n526_
.sym 13142 $0\sd_cmd[47:0][41]
.sym 13143 sd_cmd[3]
.sym 13144 $PACKER_VCC_NET
.sym 13146 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 13148 sd_cmd[31]
.sym 13149 sd_cmd[37]
.sym 13156 sd_cmd[24]
.sym 13157 sd_cmd[20]
.sym 13158 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13159 $abc$32260$new_n377_
.sym 13160 sd_cmd_ptr[4]
.sym 13161 sd_cmd[25]
.sym 13162 $abc$32260$new_n376_
.sym 13163 sd_cmd[42]
.sym 13164 sd_cmd[26]
.sym 13165 $abc$32260$new_n378_
.sym 13166 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13167 $abc$32260$new_n364_
.sym 13168 sd_cmd[28]
.sym 13169 $abc$32260$new_n368_
.sym 13170 sd_cmd[10]
.sym 13171 $PACKER_GND_NET
.sym 13172 sd_cmd[27]
.sym 13174 $abc$32260$new_n775_
.sym 13176 sd_cmd[19]
.sym 13177 sd_cmd_ptr[4]
.sym 13179 $abc$32260$new_n774_
.sym 13180 sd_cmd[27]
.sym 13184 $abc$32260$new_n367_
.sym 13186 $abc$32260$new_n366_
.sym 13188 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13190 sd_cmd[27]
.sym 13191 sd_cmd[19]
.sym 13195 $PACKER_GND_NET
.sym 13200 sd_cmd[28]
.sym 13201 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13202 sd_cmd[20]
.sym 13206 sd_cmd[42]
.sym 13207 sd_cmd[10]
.sym 13208 $abc$32260$new_n774_
.sym 13209 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13212 $abc$32260$new_n377_
.sym 13213 $abc$32260$new_n378_
.sym 13214 sd_cmd_ptr[4]
.sym 13215 $abc$32260$new_n376_
.sym 13218 sd_cmd[24]
.sym 13219 sd_cmd[25]
.sym 13220 sd_cmd[27]
.sym 13221 sd_cmd[26]
.sym 13224 $abc$32260$new_n366_
.sym 13225 $abc$32260$new_n368_
.sym 13226 $abc$32260$new_n367_
.sym 13227 sd_cmd_ptr[4]
.sym 13230 $abc$32260$new_n775_
.sym 13232 $abc$32260$new_n364_
.sym 13233 sd_cmd_ptr[4]
.sym 13234 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13237 sd_cmd[1]
.sym 13238 $PACKER_VCC_NET
.sym 13239 sd_cmd[7]
.sym 13240 $abc$32260$new_n666_
.sym 13241 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 13242 $abc$32260$new_n665_
.sym 13243 $abc$32260$new_n693_
.sym 13244 $abc$32260$new_n525_
.sym 13249 sd_cmd_resp[26]
.sym 13250 $abc$32260$new_n683_
.sym 13259 sd_cmd[14]
.sym 13262 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13263 $abc$32260$new_n479_
.sym 13264 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 13267 sd_cmd[30]
.sym 13270 sd_cmd[32]
.sym 13272 $PACKER_VCC_NET
.sym 13278 sd_cmd_resp[25]
.sym 13281 sd_cmd[37]
.sym 13283 sd_cmd[36]
.sym 13284 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13286 sd_cmd[35]
.sym 13289 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13291 sd_cmd_resp[34]
.sym 13292 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13294 sd_cmd_resp[24]
.sym 13297 sd_cmd[5]
.sym 13298 sd_cmd_resp[35]
.sym 13302 sd_cmd_resp[36]
.sym 13304 sd_cmd[3]
.sym 13306 sd_cmd[4]
.sym 13311 sd_cmd_resp[34]
.sym 13314 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13318 sd_cmd_resp[25]
.sym 13319 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13323 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13324 sd_cmd[5]
.sym 13325 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13326 sd_cmd[37]
.sym 13329 sd_cmd_resp[36]
.sym 13331 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13335 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13336 sd_cmd[36]
.sym 13337 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13338 sd_cmd[4]
.sym 13343 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13344 sd_cmd_resp[35]
.sym 13348 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13349 sd_cmd_resp[24]
.sym 13353 sd_cmd[35]
.sym 13354 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13355 sd_cmd[3]
.sym 13356 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13357 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 sd_cmd[2]
.sym 13361 $abc$32260$new_n526_
.sym 13362 sd_cmd[3]
.sym 13363 sd_cmd[5]
.sym 13364 sd_cmd[4]
.sym 13365 sd_cmd[6]
.sym 13366 $abc$32260$new_n516_
.sym 13367 $abc$32260$new_n479_
.sym 13374 sd_cmd[36]
.sym 13380 sd_cmd[37]
.sym 13382 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 13387 sd_cmd[34]
.sym 13393 sd_cmd[33]
.sym 13401 sd_cmd[35]
.sym 13403 sd_cmd[33]
.sym 13405 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 13406 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 13407 sd_cmd[40]
.sym 13408 sd_cmd[34]
.sym 13409 sd_cmd[1]
.sym 13411 sd_cmd[33]
.sym 13412 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13414 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13416 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 13419 sd_cmd_resp[31]
.sym 13425 sd_cmd[2]
.sym 13427 sd_cmd[32]
.sym 13431 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13432 sd_cmd_resp[30]
.sym 13434 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13435 sd_cmd[33]
.sym 13436 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13437 sd_cmd[1]
.sym 13440 sd_cmd[34]
.sym 13441 sd_cmd[35]
.sym 13442 sd_cmd[32]
.sym 13443 sd_cmd[33]
.sym 13446 sd_cmd_resp[31]
.sym 13447 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13458 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 13459 sd_cmd[2]
.sym 13460 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 13461 sd_cmd[34]
.sym 13466 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13467 sd_cmd_resp[30]
.sym 13470 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 13472 sd_cmd[40]
.sym 13478 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 13479 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 13480 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13483 $abc$32260$new_n523_
.sym 13484 $abc$32260$new_n508_
.sym 13485 $abc$32260$new_n505_
.sym 13486 $abc$32260$new_n522_
.sym 13488 $abc$32260$new_n513_
.sym 13489 $abc$32260$new_n514_
.sym 13496 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 13526 sd_cmd_resp[32]
.sym 13529 sd_cmd_resp[29]
.sym 13530 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13554 sd_cmd_resp[33]
.sym 13569 sd_cmd_resp[32]
.sym 13571 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13575 sd_cmd_resp[29]
.sym 13576 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13601 sd_cmd_resp[33]
.sym 13602 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 13603 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13619 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 13626 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 14418 one_hundredkhz
.sym 14436 one_hundredkhz
.sym 14446 $abc$32260$sub$microsd.v:200$13_Y[5]
.sym 14447 $abc$32260$sub$microsd.v:200$13_Y[6]
.sym 14451 $abc$32260$new_n463_
.sym 14459 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 14466 $0\sd_cmd[47:0][43]
.sym 14487 $0\sd_cmd[47:0][43]
.sym 14492 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 14502 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 14509 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 14513 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[9]_new_inv_
.sym 14537 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 14543 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[9]_new_inv_
.sym 14545 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 14556 $0\sd_cmd[47:0][43]
.sym 14557 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 14573 data_ptr[5]
.sym 14574 data_ptr[3]
.sym 14575 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[9]_new_inv_
.sym 14576 data_ptr[6]
.sym 14577 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 14578 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.sym 14589 $PACKER_VCC_NET
.sym 14603 $PACKER_VCC_NET
.sym 14615 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 14629 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 14632 sd_cmd[43]
.sym 14635 sd_cmd[41]
.sym 14636 $abc$32260$new_n539_
.sym 14650 $0\sd_cmd[47:0][44]
.sym 14653 $abc$32260$new_n468_
.sym 14655 sd_cmd[47]
.sym 14659 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 14661 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.sym 14662 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 14663 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 14664 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 14665 sd_cmd[41]
.sym 14668 $abc$32260$new_n491_
.sym 14670 sd_cmd[40]
.sym 14673 sd_cmd[41]
.sym 14675 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 14676 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 14677 $0\sd_cmd[47:0][41]
.sym 14679 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.sym 14685 $0\sd_cmd[47:0][41]
.sym 14688 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 14689 $abc$32260$new_n468_
.sym 14690 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.sym 14691 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 14696 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 14697 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.sym 14700 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.sym 14701 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 14702 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 14703 sd_cmd[47]
.sym 14706 $abc$32260$new_n468_
.sym 14707 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 14708 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 14709 sd_cmd[41]
.sym 14712 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 14714 $0\sd_cmd[47:0][44]
.sym 14718 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 14721 $abc$32260$new_n491_
.sym 14724 sd_cmd[40]
.sym 14725 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 14726 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.sym 14727 sd_cmd[41]
.sym 14728 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 14729 CLK$SB_IO_IN_$glb_clk
.sym 14731 sd_cmd[15]
.sym 14732 sd_cmd[46]
.sym 14733 sd_cmd[44]
.sym 14735 $abc$32260$new_n495_
.sym 14736 sd_cmd[13]
.sym 14737 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][13]_new_
.sym 14738 sd_cmd[45]
.sym 14758 sd_cmd[29]
.sym 14761 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 14762 sd_cmd[45]
.sym 14763 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 14766 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 14774 $abc$32260$new_n477_
.sym 14775 $abc$32260$new_n494_
.sym 14777 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 14778 $abc$32260$new_n471_
.sym 14780 $abc$32260$new_n500_
.sym 14781 $0\sd_cmd[47:0][43]
.sym 14784 $abc$32260$new_n499_
.sym 14786 $abc$32260$new_n471_
.sym 14787 $abc$32260$new_n486_
.sym 14788 sd_cmd_resp[38]
.sym 14789 $abc$32260$new_n469_
.sym 14793 sd_cmd[13]
.sym 14794 $abc$32260$new_n474_
.sym 14796 sd_cmd[15]
.sym 14797 $abc$32260$new_n469_
.sym 14802 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 14803 sd_cmd[16]
.sym 14807 $0\sd_cmd[47:0][43]
.sym 14811 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 14813 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 14814 sd_cmd_resp[38]
.sym 14817 sd_cmd[16]
.sym 14818 sd_cmd[15]
.sym 14820 sd_cmd[13]
.sym 14823 sd_cmd[15]
.sym 14825 sd_cmd[13]
.sym 14826 sd_cmd[16]
.sym 14829 $abc$32260$new_n477_
.sym 14830 $abc$32260$new_n469_
.sym 14831 $abc$32260$new_n474_
.sym 14832 $abc$32260$new_n471_
.sym 14835 $abc$32260$new_n500_
.sym 14836 $abc$32260$new_n474_
.sym 14837 $abc$32260$new_n499_
.sym 14838 $abc$32260$new_n469_
.sym 14841 $abc$32260$new_n471_
.sym 14842 $abc$32260$new_n469_
.sym 14843 $abc$32260$new_n474_
.sym 14844 $abc$32260$new_n494_
.sym 14847 $abc$32260$new_n469_
.sym 14848 $abc$32260$new_n474_
.sym 14849 $abc$32260$new_n471_
.sym 14850 $abc$32260$new_n486_
.sym 14851 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$32260$new_n703_
.sym 14855 $abc$32260$new_n469_
.sym 14856 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 14857 $abc$32260$new_n704_
.sym 14858 $abc$32260$new_n706_
.sym 14859 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][15]_new_inv_
.sym 14860 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][9]_new_inv_
.sym 14861 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][11]_new_
.sym 14868 sd_cmd[47]
.sym 14878 sd_cmd[44]
.sym 14881 $PACKER_VCC_NET
.sym 14883 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 14885 $PACKER_GND_NET
.sym 14886 sd_cmd[12]
.sym 14888 sd_cmd[45]
.sym 14895 sd_cmd[43]
.sym 14896 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26735[17]_new_inv_
.sym 14897 $abc$32260$new_n503_
.sym 14898 sd_cmd[9]
.sym 14899 $abc$32260$new_n495_
.sym 14903 sd_cmd[43]
.sym 14905 $abc$32260$new_n480_
.sym 14906 $abc$32260$new_n473_
.sym 14908 $abc$32260$new_n472_
.sym 14910 $abc$32260$new_n497_
.sym 14911 sd_cmd[42]
.sym 14913 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 14914 $abc$32260$new_n479_
.sym 14915 sd_cmd[39]
.sym 14916 $abc$32260$new_n496_
.sym 14917 $abc$32260$new_n479_
.sym 14919 sd_cmd[29]
.sym 14922 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 14923 sd_cmd[11]
.sym 14925 $abc$32260$new_n502_
.sym 14928 $abc$32260$new_n472_
.sym 14929 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26735[17]_new_inv_
.sym 14930 $abc$32260$new_n503_
.sym 14931 $abc$32260$new_n502_
.sym 14935 sd_cmd[43]
.sym 14937 sd_cmd[42]
.sym 14940 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 14941 $abc$32260$new_n480_
.sym 14942 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 14943 $abc$32260$new_n479_
.sym 14946 $abc$32260$new_n479_
.sym 14947 $abc$32260$new_n495_
.sym 14948 $abc$32260$new_n496_
.sym 14949 $abc$32260$new_n497_
.sym 14952 $abc$32260$new_n479_
.sym 14953 $abc$32260$new_n480_
.sym 14954 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 14958 sd_cmd[29]
.sym 14959 sd_cmd[42]
.sym 14960 sd_cmd[43]
.sym 14961 sd_cmd[39]
.sym 14964 $abc$32260$new_n473_
.sym 14965 sd_cmd[9]
.sym 14966 $abc$32260$new_n472_
.sym 14967 sd_cmd[11]
.sym 14970 $abc$32260$new_n480_
.sym 14971 $abc$32260$new_n479_
.sym 14977 $abc$32260$new_n697_
.sym 14978 sd_cmd[8]
.sym 14979 $abc$32260$new_n689_
.sym 14980 $abc$32260$new_n687_
.sym 14981 $abc$32260$new_n698_
.sym 14982 $abc$32260$new_n688_
.sym 14983 $abc$32260$new_n696_
.sym 14984 $abc$32260$new_n699_
.sym 14989 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 14991 data_ptr[4]
.sym 14999 sd_cmd[41]
.sym 15001 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15002 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15004 sd_cmd[46]
.sym 15005 sd_cmd[11]
.sym 15007 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15010 sd_cmd[46]
.sym 15018 sd_cmd[29]
.sym 15019 $abc$32260$new_n469_
.sym 15020 sd_cmd[19]
.sym 15021 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$27272[1]_new_inv_
.sym 15022 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 15024 $abc$32260$new_n471_
.sym 15025 sd_cmd[10]
.sym 15026 sd_cmd[18]
.sym 15027 sd_cmd[22]
.sym 15028 sd_cmd[20]
.sym 15030 sd_cmd[39]
.sym 15032 sd_cmd[45]
.sym 15033 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15035 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 15036 sd_cmd[38]
.sym 15037 sd_cmd[24]
.sym 15038 sd_cmd[44]
.sym 15039 sd_cmd[28]
.sym 15042 sd_cmd[7]
.sym 15043 sd_cmd[8]
.sym 15045 $PACKER_GND_NET
.sym 15046 sd_cmd[23]
.sym 15047 sd_cmd[21]
.sym 15051 sd_cmd[22]
.sym 15052 sd_cmd[23]
.sym 15053 sd_cmd[21]
.sym 15054 sd_cmd[20]
.sym 15057 sd_cmd[39]
.sym 15059 sd_cmd[7]
.sym 15060 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15063 sd_cmd[38]
.sym 15064 sd_cmd[39]
.sym 15065 sd_cmd[29]
.sym 15066 sd_cmd[28]
.sym 15069 sd_cmd[24]
.sym 15071 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 15072 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 15077 $PACKER_GND_NET
.sym 15081 sd_cmd[18]
.sym 15082 sd_cmd[19]
.sym 15083 sd_cmd[10]
.sym 15084 sd_cmd[8]
.sym 15087 $abc$32260$new_n471_
.sym 15088 $abc$32260$new_n469_
.sym 15090 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$27272[1]_new_inv_
.sym 15093 sd_cmd[45]
.sym 15094 sd_cmd[38]
.sym 15095 sd_cmd[28]
.sym 15096 sd_cmd[44]
.sym 15097 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15100 $abc$32260$new_n662_
.sym 15101 $abc$32260$new_n680_
.sym 15102 $abc$32260$new_n667_
.sym 15103 $abc$32260$new_n685_
.sym 15104 $abc$32260$new_n669_
.sym 15105 $abc$32260$new_n671_
.sym 15106 $abc$32260$new_n450_
.sym 15107 $abc$32260$new_n663_
.sym 15120 sd_cmd[17]
.sym 15121 $PACKER_GND_NET
.sym 15128 sd_cmd[7]
.sym 15129 sd_cmd[43]
.sym 15130 data_ptr[4]
.sym 15132 sd_cmd[41]
.sym 15134 $abc$32260$new_n686_
.sym 15135 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15141 sd_cmd[32]
.sym 15144 sd_cmd[0]
.sym 15145 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15146 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 15147 data_ptr[4]
.sym 15148 sd_cmd[16]
.sym 15150 sd_cmd[44]
.sym 15153 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15155 $PACKER_GND_NET
.sym 15158 sd_cmd[24]
.sym 15160 sd_cmd[26]
.sym 15161 sd_cmd[12]
.sym 15162 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15165 sd_cmd[18]
.sym 15175 $PACKER_GND_NET
.sym 15182 $PACKER_GND_NET
.sym 15189 $PACKER_GND_NET
.sym 15192 sd_cmd[0]
.sym 15193 sd_cmd[32]
.sym 15194 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15199 $PACKER_GND_NET
.sym 15204 sd_cmd[16]
.sym 15205 data_ptr[4]
.sym 15206 sd_cmd[24]
.sym 15207 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15210 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15211 sd_cmd[18]
.sym 15212 data_ptr[4]
.sym 15213 sd_cmd[26]
.sym 15216 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 15217 sd_cmd[44]
.sym 15218 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15219 sd_cmd[12]
.sym 15220 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 $abc$32260$new_n561_
.sym 15224 $abc$32260$new_n681_
.sym 15225 crc_buffer[0]
.sym 15226 $abc$32260$new_n686_
.sym 15227 $abc$32260$new_n674_
.sym 15228 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][14]_new_
.sym 15229 $abc$32260$new_n678_
.sym 15230 $abc$32260$new_n675_
.sym 15241 $PACKER_GND_NET
.sym 15245 sd_cmd[32]
.sym 15247 sd_cmd[2]
.sym 15249 $abc$32260$new_n702_
.sym 15251 $abc$32260$new_n664_
.sym 15254 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 15255 $abc$32260$new_n450_
.sym 15257 sd_cmd[6]
.sym 15258 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15265 data_ptr[4]
.sym 15266 sd_cmd[20]
.sym 15267 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15268 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 15269 sd_cmd_resp[26]
.sym 15270 $abc$32260$new_n450_
.sym 15273 sd_cmd[22]
.sym 15274 sd_cmd[46]
.sym 15276 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 15277 sd_cmd[14]
.sym 15278 $abc$32260$new_n693_
.sym 15279 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15280 sd_cmd[35]
.sym 15282 sd_cmd[30]
.sym 15283 sd_cmd[6]
.sym 15285 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 15288 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][3]_new_
.sym 15290 sd_cmd[38]
.sym 15292 sd_cmd[3]
.sym 15293 sd_cmd[28]
.sym 15295 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15297 sd_cmd[35]
.sym 15299 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15300 sd_cmd[3]
.sym 15303 sd_cmd_resp[26]
.sym 15305 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 15310 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][3]_new_
.sym 15311 $abc$32260$new_n450_
.sym 15312 $abc$32260$new_n693_
.sym 15315 sd_cmd[6]
.sym 15317 sd_cmd[38]
.sym 15318 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 15321 sd_cmd[30]
.sym 15322 data_ptr[4]
.sym 15323 sd_cmd[22]
.sym 15324 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15327 sd_cmd[6]
.sym 15328 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15329 sd_cmd[38]
.sym 15330 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 15333 sd_cmd[20]
.sym 15334 data_ptr[4]
.sym 15335 sd_cmd[28]
.sym 15336 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15339 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 15340 sd_cmd[14]
.sym 15341 sd_cmd[46]
.sym 15342 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 15343 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15346 $abc$32260$new_n664_
.sym 15347 crc_buffer[4]
.sym 15348 crc_buffer[1]
.sym 15349 $abc$32260$new_n569_
.sym 15350 $abc$32260$new_n510_
.sym 15351 $abc$32260$new_n511_
.sym 15352 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][4]_new_
.sym 15353 $abc$32260$new_n702_
.sym 15365 sd_cmd[40]
.sym 15367 $abc$32260$new_n681_
.sym 15368 sd_cmd[33]
.sym 15372 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 15373 sd_cmd[45]
.sym 15378 sd_cmd[44]
.sym 15380 $PACKER_VCC_NET
.sym 15381 crc_buffer[4]
.sym 15387 sd_cmd[19]
.sym 15388 sd_cmd[27]
.sym 15389 sd_cmd[7]
.sym 15391 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15392 sd_cmd[42]
.sym 15393 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15394 $abc$32260$new_n525_
.sym 15395 $0\sd_cmd[47:0][41]
.sym 15396 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 15397 sd_cmd[10]
.sym 15399 data_ptr[4]
.sym 15401 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15402 $abc$32260$new_n526_
.sym 15403 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 15405 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 15407 sd_cmd[2]
.sym 15408 $abc$32260$new_n511_
.sym 15411 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15413 crc_buffer[6]
.sym 15415 $abc$32260$new_n510_
.sym 15417 $0\sd_cmd[47:0][43]
.sym 15418 sd_cmd[34]
.sym 15420 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15421 $abc$32260$new_n511_
.sym 15423 $abc$32260$new_n510_
.sym 15432 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15433 $abc$32260$new_n525_
.sym 15434 $abc$32260$new_n526_
.sym 15438 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15440 sd_cmd[42]
.sym 15441 sd_cmd[34]
.sym 15444 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 15445 $0\sd_cmd[47:0][41]
.sym 15446 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 15447 $0\sd_cmd[47:0][43]
.sym 15450 sd_cmd[10]
.sym 15452 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15453 sd_cmd[2]
.sym 15456 sd_cmd[19]
.sym 15457 sd_cmd[27]
.sym 15458 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 15459 data_ptr[4]
.sym 15462 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15464 crc_buffer[6]
.sym 15465 sd_cmd[7]
.sym 15466 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15469 $abc$32260$new_n519_
.sym 15470 $abc$32260$new_n564_
.sym 15471 crc_buffer[6]
.sym 15472 $abc$32260$new_n517_
.sym 15473 $abc$32260$new_n520_
.sym 15474 crc_buffer[2]
.sym 15475 $abc$32260$new_n573_
.sym 15476 $abc$32260$new_n571_
.sym 15493 crc_buffer[1]
.sym 15497 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15511 $abc$32260$new_n508_
.sym 15512 sd_cmd[37]
.sym 15513 $abc$32260$new_n517_
.sym 15514 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15515 sd_cmd[31]
.sym 15518 $abc$32260$new_n523_
.sym 15519 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 15520 $abc$32260$new_n505_
.sym 15521 $abc$32260$new_n522_
.sym 15522 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 15523 $abc$32260$new_n513_
.sym 15524 $abc$32260$new_n514_
.sym 15526 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15528 crc_buffer[6]
.sym 15529 sd_cmd[30]
.sym 15531 crc_buffer[2]
.sym 15534 $abc$32260$new_n519_
.sym 15536 sd_cmd[3]
.sym 15537 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 15538 $abc$32260$new_n520_
.sym 15539 sd_cmd[36]
.sym 15540 $abc$32260$new_n516_
.sym 15543 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15545 $abc$32260$new_n513_
.sym 15546 $abc$32260$new_n514_
.sym 15549 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 15550 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 15552 crc_buffer[6]
.sym 15556 $abc$32260$new_n517_
.sym 15557 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15558 $abc$32260$new_n516_
.sym 15562 $abc$32260$new_n522_
.sym 15563 $abc$32260$new_n523_
.sym 15564 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15568 $abc$32260$new_n520_
.sym 15569 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15570 $abc$32260$new_n519_
.sym 15573 $abc$32260$new_n508_
.sym 15575 $abc$32260$new_n505_
.sym 15576 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 15579 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15580 sd_cmd[3]
.sym 15582 crc_buffer[2]
.sym 15585 sd_cmd[30]
.sym 15586 sd_cmd[37]
.sym 15587 sd_cmd[31]
.sym 15588 sd_cmd[36]
.sym 15589 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15599 crc_buffer[5]
.sym 15607 $abc$32260$new_n517_
.sym 15612 sd_cmd[42]
.sym 15636 sd_cmd[5]
.sym 15638 sd_cmd[6]
.sym 15641 sd_cmd[2]
.sym 15644 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 15645 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 15649 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15651 crc_buffer[4]
.sym 15653 crc_buffer[1]
.sym 15664 crc_buffer[5]
.sym 15666 crc_buffer[4]
.sym 15667 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 15668 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 15673 crc_buffer[5]
.sym 15674 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 15675 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 15678 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15680 crc_buffer[5]
.sym 15681 sd_cmd[6]
.sym 15685 crc_buffer[4]
.sym 15686 sd_cmd[5]
.sym 15687 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15696 sd_cmd[2]
.sym 15697 crc_buffer[1]
.sym 15699 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 15702 crc_buffer[1]
.sym 15703 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 15704 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 16555 $abc$32260$sub$microsd.v:258$29_Y[2]
.sym 16556 $abc$32260$sub$microsd.v:258$29_Y[3]
.sym 16557 $abc$32260$sub$microsd.v:258$29_Y[4]
.sym 16558 $abc$32260$sub$microsd.v:258$29_Y[5]
.sym 16559 $abc$32260$sub$microsd.v:258$29_Y[6]
.sym 16566 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16576 sd_cmd[46]
.sym 16596 data_ptr[5]
.sym 16597 data_ptr[3]
.sym 16598 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 16601 $PACKER_VCC_NET
.sym 16602 $PACKER_VCC_NET
.sym 16605 $abc$32260$sub$microsd.v:200$13_Y[5]
.sym 16607 data_ptr[6]
.sym 16618 data_ptr[4]
.sym 16620 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 16627 $nextpnr_ICESTORM_LC_7$O
.sym 16630 data_ptr[3]
.sym 16633 $auto$alumacc.cc:474:replace_alu$24734.C[5]
.sym 16635 $PACKER_VCC_NET
.sym 16636 data_ptr[4]
.sym 16639 $auto$alumacc.cc:474:replace_alu$24734.C[6]
.sym 16641 data_ptr[5]
.sym 16642 $PACKER_VCC_NET
.sym 16643 $auto$alumacc.cc:474:replace_alu$24734.C[5]
.sym 16646 data_ptr[6]
.sym 16648 $PACKER_VCC_NET
.sym 16649 $auto$alumacc.cc:474:replace_alu$24734.C[6]
.sym 16670 $abc$32260$sub$microsd.v:200$13_Y[5]
.sym 16671 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 16672 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 16681 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 16682 $abc$32260$sub$microsd.v:200$13_Y[0]
.sym 16683 $abc$32260$new_n459_
.sym 16684 $abc$32260$sub$microsd.v:258$29_Y[0]
.sym 16685 data_ptr[2]
.sym 16686 $abc$32260$new_n447_
.sym 16687 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 16688 data_ptr[0]
.sym 16714 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 16720 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16722 data_ptr[1]
.sym 16723 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 16727 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 16731 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 16737 $abc$32260$sub$microsd.v:258$29_Y[3]
.sym 16738 data_ptr[4]
.sym 16740 $abc$32260$sub$microsd.v:258$29_Y[4]
.sym 16741 sd_cmd[15]
.sym 16742 sd_cmd[47]
.sym 16745 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 16759 sd_cmd[46]
.sym 16760 sd_cmd[44]
.sym 16761 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 16763 $abc$32260$sub$microsd.v:258$29_Y[5]
.sym 16764 $abc$32260$sub$microsd.v:258$29_Y[6]
.sym 16765 sd_cmd[45]
.sym 16768 sd_cmd[44]
.sym 16769 $abc$32260$sub$microsd.v:200$13_Y[6]
.sym 16770 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 16771 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16773 $abc$32260$new_n463_
.sym 16779 $abc$32260$new_n448_
.sym 16783 sd_cmd[47]
.sym 16785 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 16800 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16806 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 16809 sd_cmd[46]
.sym 16810 sd_cmd[44]
.sym 16811 sd_cmd[45]
.sym 16812 sd_cmd[47]
.sym 16815 $abc$32260$sub$microsd.v:200$13_Y[6]
.sym 16816 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 16817 $abc$32260$sub$microsd.v:258$29_Y[6]
.sym 16818 $abc$32260$new_n448_
.sym 16821 $abc$32260$new_n448_
.sym 16822 $abc$32260$new_n463_
.sym 16823 $abc$32260$sub$microsd.v:258$29_Y[5]
.sym 16828 sd_cmd[44]
.sym 16830 sd_cmd[45]
.sym 16837 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16840 data_ptr[1]
.sym 16841 sd_cmd[47]
.sym 16845 $abc$32260$new_n451_
.sym 16854 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16856 $PACKER_VCC_NET
.sym 16865 $abc$32260$new_n448_
.sym 16871 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 16886 $abc$32260$new_n539_
.sym 16888 sd_cmd[45]
.sym 16890 $0\sd_cmd[47:0][44]
.sym 16894 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16897 sd_cmd[41]
.sym 16898 sd_cmd[47]
.sym 16899 $0\sd_cmd[47:0][11]
.sym 16902 sd_cmd[13]
.sym 16906 sd_cmd[46]
.sym 16907 sd_cmd[40]
.sym 16909 $0\sd_cmd[47:0][41]
.sym 16910 $0\sd_cmd[47:0][45]
.sym 16914 $0\sd_cmd[47:0][11]
.sym 16920 $0\sd_cmd[47:0][41]
.sym 16922 $abc$32260$new_n539_
.sym 16926 $0\sd_cmd[47:0][44]
.sym 16938 sd_cmd[46]
.sym 16939 sd_cmd[47]
.sym 16940 sd_cmd[41]
.sym 16941 sd_cmd[40]
.sym 16945 $0\sd_cmd[47:0][11]
.sym 16951 sd_cmd[13]
.sym 16952 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 16953 sd_cmd[45]
.sym 16957 $0\sd_cmd[47:0][45]
.sym 16960 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 16961 CLK$SB_IO_IN_$glb_clk
.sym 16964 data_ptr[4]
.sym 16965 $abc$32260$new_n461_
.sym 16966 $abc$32260$procmux$24435.B_AND_S[18]_new_
.sym 16967 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 16968 $abc$32260$new_n694_
.sym 16969 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 16970 $abc$32260$new_n457_
.sym 16979 sd_cmd[46]
.sym 16985 $PACKER_GND_NET
.sym 16988 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 16990 $abc$32260$new_n694_
.sym 16992 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 16993 $abc$32260$new_n451_
.sym 16994 sd_cmd[8]
.sym 16995 $abc$32260$new_n670_
.sym 16997 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17005 sd_cmd[46]
.sym 17006 sd_cmd[44]
.sym 17008 sd_cmd[43]
.sym 17010 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][13]_new_
.sym 17011 sd_cmd[45]
.sym 17012 sd_cmd[15]
.sym 17013 sd_cmd[47]
.sym 17014 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17015 $abc$32260$new_n704_
.sym 17016 $abc$32260$new_n706_
.sym 17017 sd_cmd[41]
.sym 17019 sd_cmd[29]
.sym 17020 sd_cmd[11]
.sym 17021 data_ptr[4]
.sym 17022 sd_cmd[21]
.sym 17024 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17026 sd_cmd[9]
.sym 17027 sd_cmd[17]
.sym 17028 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[3]_new_inv_
.sym 17029 sd_cmd[12]
.sym 17030 $abc$32260$new_n670_
.sym 17033 sd_cmd[14]
.sym 17034 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17037 $abc$32260$new_n704_
.sym 17038 $abc$32260$new_n706_
.sym 17039 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][13]_new_
.sym 17040 $abc$32260$new_n670_
.sym 17043 sd_cmd[17]
.sym 17044 sd_cmd[14]
.sym 17045 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[3]_new_inv_
.sym 17046 sd_cmd[12]
.sym 17049 sd_cmd[44]
.sym 17050 sd_cmd[46]
.sym 17051 sd_cmd[47]
.sym 17052 sd_cmd[45]
.sym 17055 data_ptr[4]
.sym 17056 sd_cmd[29]
.sym 17058 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17061 sd_cmd[21]
.sym 17062 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17063 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17064 data_ptr[4]
.sym 17067 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17069 sd_cmd[15]
.sym 17070 sd_cmd[47]
.sym 17073 sd_cmd[9]
.sym 17075 sd_cmd[41]
.sym 17076 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17079 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17080 sd_cmd[43]
.sym 17082 sd_cmd[11]
.sym 17086 $abc$32260$new_n448_
.sym 17088 $abc$32260$new_n670_
.sym 17089 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 17091 sd_cmd[14]
.sym 17093 sd_cmd[17]
.sym 17107 data_ptr[4]
.sym 17110 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 17114 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17115 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 17118 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17119 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 17127 $abc$32260$new_n702_
.sym 17128 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][7]_new_inv_
.sym 17131 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17132 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][15]_new_inv_
.sym 17133 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][9]_new_inv_
.sym 17134 $abc$32260$new_n699_
.sym 17135 $abc$32260$new_n703_
.sym 17136 data_ptr[4]
.sym 17137 $abc$32260$new_n689_
.sym 17138 $PACKER_GND_NET
.sym 17139 sd_cmd[23]
.sym 17141 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17143 $abc$32260$new_n697_
.sym 17144 sd_cmd[25]
.sym 17145 $abc$32260$new_n670_
.sym 17147 $abc$32260$new_n698_
.sym 17148 $abc$32260$new_n688_
.sym 17150 sd_cmd[17]
.sym 17153 sd_cmd[31]
.sym 17162 $abc$32260$new_n698_
.sym 17163 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17167 $PACKER_GND_NET
.sym 17172 data_ptr[4]
.sym 17173 sd_cmd[17]
.sym 17174 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17175 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17178 $abc$32260$new_n688_
.sym 17179 $abc$32260$new_n670_
.sym 17180 $abc$32260$new_n689_
.sym 17181 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][9]_new_inv_
.sym 17184 data_ptr[4]
.sym 17185 sd_cmd[31]
.sym 17186 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17187 sd_cmd[23]
.sym 17191 data_ptr[4]
.sym 17192 sd_cmd[25]
.sym 17193 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17196 $abc$32260$new_n697_
.sym 17197 $abc$32260$new_n703_
.sym 17198 $abc$32260$new_n702_
.sym 17199 $abc$32260$new_n699_
.sym 17202 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][15]_new_inv_
.sym 17203 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17204 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][7]_new_inv_
.sym 17205 data_ptr[4]
.sym 17206 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 17210 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30021[0]_new_
.sym 17211 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17212 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 17213 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 17214 $abc$32260$new_n684_
.sym 17215 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 17216 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 17231 $abc$32260$new_n702_
.sym 17233 crc_state[0]
.sym 17235 sd_cmd[47]
.sym 17237 $abc$32260$new_n450_
.sym 17238 crc_buffer[3]
.sym 17239 sd_cmd[14]
.sym 17242 data_ptr[4]
.sym 17252 $abc$32260$new_n667_
.sym 17253 $abc$32260$new_n687_
.sym 17254 sd_cmd[12]
.sym 17258 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17259 sd_cmd[8]
.sym 17260 $abc$32260$new_n694_
.sym 17261 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][0]_new_
.sym 17262 $abc$32260$new_n674_
.sym 17263 $abc$32260$new_n673_
.sym 17264 $abc$32260$new_n668_
.sym 17265 sd_cmd[44]
.sym 17267 $abc$32260$new_n670_
.sym 17268 $abc$32260$new_n691_
.sym 17269 data_ptr[4]
.sym 17270 $abc$32260$new_n669_
.sym 17271 $abc$32260$new_n671_
.sym 17273 $abc$32260$new_n663_
.sym 17274 $abc$32260$new_n664_
.sym 17275 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 17276 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17277 $abc$32260$new_n686_
.sym 17278 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17279 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 17280 $abc$32260$new_n450_
.sym 17281 sd_cmd[40]
.sym 17283 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 17284 $abc$32260$new_n674_
.sym 17285 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 17286 $abc$32260$new_n663_
.sym 17289 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17290 sd_cmd[12]
.sym 17291 $abc$32260$new_n670_
.sym 17292 sd_cmd[44]
.sym 17296 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17298 $abc$32260$new_n668_
.sym 17301 $abc$32260$new_n687_
.sym 17302 $abc$32260$new_n686_
.sym 17303 $abc$32260$new_n694_
.sym 17304 $abc$32260$new_n691_
.sym 17307 sd_cmd[40]
.sym 17308 $abc$32260$new_n670_
.sym 17309 sd_cmd[8]
.sym 17310 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17313 $abc$32260$new_n450_
.sym 17314 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][0]_new_
.sym 17315 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17316 $abc$32260$new_n673_
.sym 17320 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17322 data_ptr[4]
.sym 17325 $abc$32260$new_n664_
.sym 17326 $abc$32260$new_n667_
.sym 17327 $abc$32260$new_n671_
.sym 17328 $abc$32260$new_n669_
.sym 17332 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 17334 $abc$32260$new_n575_
.sym 17335 $abc$32260$procmux$24384.B_AND_S[2]_new_
.sym 17336 $abc$32260$new_n646_
.sym 17337 $abc$32260$new_n707_
.sym 17338 crc_state[0]
.sym 17345 $PACKER_GND_NET
.sym 17353 sd_cmd[44]
.sym 17355 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17356 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17357 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 17359 crc_state[1]
.sym 17360 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 17361 crc_state[0]
.sym 17364 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 17373 sd_cmd[40]
.sym 17374 $abc$32260$new_n680_
.sym 17375 $abc$32260$new_n681_
.sym 17376 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][6]_new_
.sym 17377 $abc$32260$new_n679_
.sym 17378 sd_cmd[33]
.sym 17379 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][4]_new_
.sym 17381 sd_cmd[46]
.sym 17382 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30021[0]_new_
.sym 17383 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17384 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 17385 sd_cmd[41]
.sym 17386 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17388 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17389 sd_cmd[1]
.sym 17390 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17391 crc_buffer[0]
.sym 17392 $abc$32260$procmux$24384.B_AND_S[2]_new_
.sym 17394 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][14]_new_
.sym 17395 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17397 $abc$32260$new_n450_
.sym 17398 $abc$32260$new_n683_
.sym 17399 sd_cmd[14]
.sym 17402 data_ptr[4]
.sym 17403 $abc$32260$new_n678_
.sym 17404 $abc$32260$new_n675_
.sym 17406 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17407 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17408 crc_buffer[0]
.sym 17409 sd_cmd[41]
.sym 17412 $abc$32260$new_n450_
.sym 17413 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][4]_new_
.sym 17414 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17415 $abc$32260$new_n683_
.sym 17418 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30021[0]_new_
.sym 17419 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17420 sd_cmd[40]
.sym 17421 $abc$32260$procmux$24384.B_AND_S[2]_new_
.sym 17424 $abc$32260$new_n450_
.sym 17425 sd_cmd[1]
.sym 17426 sd_cmd[33]
.sym 17427 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17430 $abc$32260$new_n675_
.sym 17431 $abc$32260$new_n680_
.sym 17432 $abc$32260$new_n681_
.sym 17433 $abc$32260$new_n678_
.sym 17436 sd_cmd[14]
.sym 17438 sd_cmd[46]
.sym 17439 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17442 $abc$32260$new_n679_
.sym 17443 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 17448 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][6]_new_
.sym 17449 data_ptr[4]
.sym 17450 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][14]_new_
.sym 17451 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 17452 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17455 $abc$32260$procmux$24535.B_AND_S[9]_new_
.sym 17456 $abc$32260$new_n558_
.sym 17457 crc_buffer[3]
.sym 17458 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17459 $abc$32260$new_n566_
.sym 17460 crc_buffer[7]
.sym 17461 $abc$32260$new_n650_
.sym 17462 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 17477 $PACKER_GND_NET
.sym 17479 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 17481 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17487 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17490 $abc$32260$new_n558_
.sym 17496 $abc$32260$new_n561_
.sym 17497 crc_buffer[4]
.sym 17498 crc_buffer[0]
.sym 17499 $abc$32260$new_n666_
.sym 17500 $abc$32260$new_n450_
.sym 17503 data_ptr[4]
.sym 17504 sd_cmd[1]
.sym 17506 crc_buffer[1]
.sym 17507 $abc$32260$new_n569_
.sym 17508 crc_buffer[3]
.sym 17509 $abc$32260$new_n665_
.sym 17511 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17512 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 17513 sd_cmd[44]
.sym 17514 sd_cmd[36]
.sym 17515 sd_cmd[5]
.sym 17516 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17520 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17521 $abc$32260$new_n558_
.sym 17522 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17523 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17524 sd_cmd[4]
.sym 17526 sd_cmd[37]
.sym 17527 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17529 $abc$32260$new_n665_
.sym 17530 data_ptr[4]
.sym 17531 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17532 $abc$32260$new_n666_
.sym 17536 $abc$32260$new_n569_
.sym 17537 crc_buffer[4]
.sym 17538 $abc$32260$new_n558_
.sym 17541 $abc$32260$new_n558_
.sym 17542 crc_buffer[1]
.sym 17543 $abc$32260$new_n561_
.sym 17547 crc_buffer[3]
.sym 17548 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17549 sd_cmd[44]
.sym 17550 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17553 crc_buffer[0]
.sym 17554 sd_cmd[1]
.sym 17555 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 17559 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17561 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17562 crc_buffer[0]
.sym 17565 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17567 sd_cmd[36]
.sym 17568 sd_cmd[4]
.sym 17571 sd_cmd[5]
.sym 17572 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 17573 sd_cmd[37]
.sym 17574 $abc$32260$new_n450_
.sym 17575 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17578 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 17579 crc_state[1]
.sym 17580 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17581 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17582 crc_state[3]
.sym 17584 crc_state[2]
.sym 17585 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17596 sd_cmd[43]
.sym 17607 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17611 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 17619 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 17620 crc_buffer[4]
.sym 17621 crc_buffer[3]
.sym 17622 sd_cmd[42]
.sym 17624 crc_buffer[2]
.sym 17625 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17626 crc_buffer[5]
.sym 17628 $abc$32260$new_n558_
.sym 17629 crc_buffer[1]
.sym 17630 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17631 sd_cmd[4]
.sym 17633 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17634 sd_cmd[45]
.sym 17637 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17641 $abc$32260$new_n573_
.sym 17642 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17644 $abc$32260$new_n564_
.sym 17645 crc_buffer[6]
.sym 17648 crc_buffer[2]
.sym 17649 sd_cmd[46]
.sym 17650 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17652 crc_buffer[3]
.sym 17653 sd_cmd[4]
.sym 17654 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 17658 sd_cmd[42]
.sym 17659 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17660 crc_buffer[1]
.sym 17661 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17664 $abc$32260$new_n558_
.sym 17666 $abc$32260$new_n573_
.sym 17667 crc_buffer[6]
.sym 17670 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17671 crc_buffer[2]
.sym 17673 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17676 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17677 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17678 crc_buffer[3]
.sym 17683 $abc$32260$new_n564_
.sym 17684 crc_buffer[2]
.sym 17685 $abc$32260$new_n558_
.sym 17688 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17689 sd_cmd[46]
.sym 17690 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17691 crc_buffer[5]
.sym 17694 crc_buffer[4]
.sym 17695 sd_cmd[45]
.sym 17696 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 17697 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 17698 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17699 CLK$SB_IO_IN_$glb_clk
.sym 17705 cmd
.sym 17720 $PACKER_GND_NET
.sym 17749 $abc$32260$new_n571_
.sym 17752 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17753 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17760 $abc$32260$new_n558_
.sym 17765 crc_buffer[5]
.sym 17767 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17775 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 17778 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 17817 $abc$32260$new_n571_
.sym 17818 $abc$32260$new_n558_
.sym 17819 crc_buffer[5]
.sym 17821 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 17822 CLK$SB_IO_IN_$glb_clk
.sym 18682 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 18685 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 18710 data_ptr[0]
.sym 18715 data_ptr[2]
.sym 18719 data_ptr[1]
.sym 18720 data_ptr[5]
.sym 18721 data_ptr[3]
.sym 18722 $PACKER_VCC_NET
.sym 18726 data_ptr[4]
.sym 18730 $PACKER_VCC_NET
.sym 18731 data_ptr[6]
.sym 18735 $nextpnr_ICESTORM_LC_6$O
.sym 18737 data_ptr[0]
.sym 18741 $auto$alumacc.cc:474:replace_alu$24737.C[2]
.sym 18743 data_ptr[1]
.sym 18744 $PACKER_VCC_NET
.sym 18747 $auto$alumacc.cc:474:replace_alu$24737.C[3]
.sym 18749 data_ptr[2]
.sym 18750 $PACKER_VCC_NET
.sym 18751 $auto$alumacc.cc:474:replace_alu$24737.C[2]
.sym 18753 $auto$alumacc.cc:474:replace_alu$24737.C[4]
.sym 18755 data_ptr[3]
.sym 18756 $PACKER_VCC_NET
.sym 18757 $auto$alumacc.cc:474:replace_alu$24737.C[3]
.sym 18759 $auto$alumacc.cc:474:replace_alu$24737.C[5]
.sym 18761 data_ptr[4]
.sym 18762 $PACKER_VCC_NET
.sym 18763 $auto$alumacc.cc:474:replace_alu$24737.C[4]
.sym 18765 $auto$alumacc.cc:474:replace_alu$24737.C[6]
.sym 18767 $PACKER_VCC_NET
.sym 18768 data_ptr[5]
.sym 18769 $auto$alumacc.cc:474:replace_alu$24737.C[5]
.sym 18772 $PACKER_VCC_NET
.sym 18773 data_ptr[6]
.sym 18775 $auto$alumacc.cc:474:replace_alu$24737.C[6]
.sym 18848 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 18866 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 18868 $abc$32260$new_n459_
.sym 18869 $abc$32260$sub$microsd.v:258$29_Y[0]
.sym 18876 $abc$32260$sub$microsd.v:258$29_Y[2]
.sym 18878 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 18879 $abc$32260$new_n447_
.sym 18881 $PACKER_VCC_NET
.sym 18885 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 18889 data_ptr[0]
.sym 18890 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 18891 $abc$32260$sub$microsd.v:200$13_Y[0]
.sym 18893 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 18895 $abc$32260$new_n448_
.sym 18896 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 18899 $abc$32260$new_n448_
.sym 18900 $abc$32260$sub$microsd.v:258$29_Y[2]
.sym 18901 $abc$32260$new_n459_
.sym 18905 data_ptr[0]
.sym 18906 $PACKER_VCC_NET
.sym 18908 $PACKER_VCC_NET
.sym 18912 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 18913 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 18914 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 18918 $PACKER_VCC_NET
.sym 18919 data_ptr[0]
.sym 18926 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 18929 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 18930 $abc$32260$new_n448_
.sym 18931 $abc$32260$sub$microsd.v:258$29_Y[0]
.sym 18932 $abc$32260$sub$microsd.v:200$13_Y[0]
.sym 18935 $abc$32260$new_n447_
.sym 18938 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 18943 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 18945 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 18946 CLK$SB_IO_IN_$glb_clk
.sym 18966 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 18976 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 18995 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 18997 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 19002 $PACKER_GND_NET
.sym 19003 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 19009 data_ptr[6]
.sym 19024 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 19029 $PACKER_GND_NET
.sym 19052 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 19053 data_ptr[6]
.sym 19054 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 19055 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 19068 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 19069 CLK$SB_IO_IN_$glb_clk
.sym 19083 SD_CLK$SB_IO_OUT
.sym 19095 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 19098 $PACKER_GND_NET
.sym 19105 data_ptr[4]
.sym 19112 $abc$32260$new_n448_
.sym 19115 $abc$32260$sub$microsd.v:258$29_Y[3]
.sym 19117 $abc$32260$sub$microsd.v:258$29_Y[4]
.sym 19118 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 19122 $abc$32260$new_n670_
.sym 19123 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 19125 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 19126 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 19127 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][11]_new_
.sym 19130 $abc$32260$new_n461_
.sym 19131 $abc$32260$procmux$24435.B_AND_S[18]_new_
.sym 19132 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 19136 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 19137 data_ptr[4]
.sym 19140 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19143 $abc$32260$new_n457_
.sym 19151 $abc$32260$procmux$24435.B_AND_S[18]_new_
.sym 19152 $abc$32260$new_n448_
.sym 19153 $abc$32260$sub$microsd.v:258$29_Y[4]
.sym 19158 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 19159 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 19160 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19164 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 19165 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19166 data_ptr[4]
.sym 19169 $abc$32260$new_n461_
.sym 19171 $abc$32260$new_n448_
.sym 19172 $abc$32260$sub$microsd.v:258$29_Y[3]
.sym 19176 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 19177 $abc$32260$new_n670_
.sym 19178 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][11]_new_
.sym 19182 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 19183 $abc$32260$new_n457_
.sym 19187 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 19188 $abc$32260$new_n448_
.sym 19189 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19190 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 19191 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19210 data_ptr[4]
.sym 19220 sd_cmd[14]
.sym 19239 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19241 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19242 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 19244 data_ptr[4]
.sym 19245 crc_state[1]
.sym 19247 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 19255 crc_state[0]
.sym 19258 $PACKER_GND_NET
.sym 19268 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19269 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 19280 data_ptr[4]
.sym 19281 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 19287 crc_state[0]
.sym 19288 crc_state[1]
.sym 19289 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19298 $PACKER_GND_NET
.sym 19310 $PACKER_GND_NET
.sym 19314 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720_$glb_ce
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19333 crc_state[1]
.sym 19349 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 19358 $abc$32260$new_n662_
.sym 19359 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 19361 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 19363 $abc$32260$new_n707_
.sym 19364 $abc$32260$new_n450_
.sym 19366 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 19367 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 19369 $abc$32260$new_n685_
.sym 19370 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 19371 $abc$32260$new_n684_
.sym 19372 crc_state[0]
.sym 19373 $abc$32260$new_n451_
.sym 19379 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19380 $abc$32260$new_n696_
.sym 19386 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19387 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 19389 crc_state[1]
.sym 19392 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19393 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 19397 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19398 $abc$32260$new_n662_
.sym 19399 $abc$32260$new_n707_
.sym 19400 $abc$32260$new_n684_
.sym 19403 crc_state[1]
.sym 19404 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19406 crc_state[0]
.sym 19411 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 19415 $abc$32260$new_n450_
.sym 19417 $abc$32260$new_n451_
.sym 19418 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 19421 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 19422 $abc$32260$new_n696_
.sym 19423 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 19424 $abc$32260$new_n685_
.sym 19429 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 19430 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 19433 crc_state[0]
.sym 19435 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19436 crc_state[1]
.sym 19453 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 19468 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 19481 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 19483 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19486 crc_buffer[7]
.sym 19488 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 19491 crc_buffer[0]
.sym 19493 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19494 crc_buffer[7]
.sym 19495 sd_cmd[47]
.sym 19496 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 19499 crc_state[1]
.sym 19503 crc_state[0]
.sym 19505 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19508 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19509 $abc$32260$new_n646_
.sym 19511 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 19514 crc_state[1]
.sym 19515 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19516 crc_state[0]
.sym 19517 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19526 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 19527 crc_buffer[7]
.sym 19528 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19529 sd_cmd[47]
.sym 19532 crc_buffer[0]
.sym 19533 crc_buffer[7]
.sym 19534 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 19538 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19539 crc_buffer[7]
.sym 19540 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 19541 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19544 crc_buffer[0]
.sym 19545 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 19546 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19547 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 19551 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 19553 $abc$32260$new_n646_
.sym 19560 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19596 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 19604 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 19605 sd_cmd[43]
.sym 19606 $abc$32260$new_n575_
.sym 19608 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19611 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 19612 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19613 crc_state[1]
.sym 19614 crc_buffer[3]
.sym 19616 $abc$32260$new_n566_
.sym 19617 crc_buffer[7]
.sym 19618 crc_state[0]
.sym 19620 $abc$32260$procmux$24535.B_AND_S[9]_new_
.sym 19621 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 19622 crc_buffer[3]
.sym 19627 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 19630 crc_buffer[6]
.sym 19631 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 19633 crc_buffer[2]
.sym 19637 crc_buffer[3]
.sym 19638 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 19639 crc_buffer[7]
.sym 19644 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 19645 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 19649 $abc$32260$procmux$24535.B_AND_S[9]_new_
.sym 19650 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 19651 crc_buffer[2]
.sym 19652 $abc$32260$new_n566_
.sym 19655 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 19656 crc_state[1]
.sym 19657 crc_state[0]
.sym 19661 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 19662 sd_cmd[43]
.sym 19663 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 19664 crc_buffer[3]
.sym 19667 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 19668 $abc$32260$new_n575_
.sym 19669 crc_buffer[6]
.sym 19673 crc_buffer[7]
.sym 19674 crc_state[0]
.sym 19675 crc_state[1]
.sym 19676 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19679 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19681 crc_state[0]
.sym 19682 crc_state[1]
.sym 19683 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19706 $PACKER_VCC_NET
.sym 19730 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 19732 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19735 $PACKER_GND_NET
.sym 19738 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19739 crc_state[0]
.sym 19741 $abc$32260$new_n650_
.sym 19743 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19744 crc_state[1]
.sym 19747 crc_state[3]
.sym 19749 crc_state[2]
.sym 19752 crc_state[1]
.sym 19760 crc_state[2]
.sym 19762 crc_state[3]
.sym 19766 $abc$32260$new_n650_
.sym 19768 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19772 crc_state[2]
.sym 19773 crc_state[0]
.sym 19774 crc_state[3]
.sym 19775 crc_state[1]
.sym 19778 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 19787 $PACKER_GND_NET
.sym 19796 crc_state[1]
.sym 19797 crc_state[0]
.sym 19798 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19799 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19802 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 19803 crc_state[1]
.sym 19804 crc_state[0]
.sym 19805 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 19806 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19807 CLK$SB_IO_IN_$glb_clk
.sym 19826 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 19833 cmd
.sym 19855 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 19910 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 20074 CMD$SB_IO_IN
.sym 20077 $abc$32260$auto$rtlil.cc:1832:Not$24683
.sym 20745 SD_CLK$SB_IO_OUT
.sym 20756 SD_CLK$SB_IO_OUT
.sym 20804 SD_CLK$SB_IO_OUT
.sym 21292 $PACKER_GND_NET
.sym 21445 $PACKER_GND_NET
.sym 21446 $PACKER_GND_NET
.sym 22055 cmd
.sym 23108 $PACKER_GND_NET
.sym 23339 $PACKER_GND_NET
.sym 23346 $PACKER_GND_NET
.sym 23600 $PACKER_GND_NET
.sym 26174 CMD$SB_IO_IN
.sym 26347 $PACKER_GND_NET
.sym 27456 cmd
.sym 27458 $PACKER_VCC_NET
.sym 27460 $PACKER_VCC_NET
.sym 27484 $PACKER_VCC_NET
.sym 27519 cmd
.sym 27521 $abc$32260$auto$rtlil.cc:1832:Not$24683
.sym 27522 $PACKER_GND_NET
.sym 27533 $abc$32260$auto$rtlil.cc:1832:Not$24683
.sym 27536 $PACKER_GND_NET
.sym 27541 cmd
.sym 27549 $PACKER_VCC_NET
.sym 27569 $PACKER_VCC_NET
.sym 27694 clkdiv[1]
.sym 27698 clkdiv[3]
.sym 27699 clkdiv[0]
.sym 27700 clkdiv[1]
.sym 27701 clkdiv[2]
.sym 27715 init_delay[0]
.sym 27719 init_delay[1]
.sym 27720 $PACKER_VCC_NET
.sym 27723 init_delay[2]
.sym 27724 $PACKER_VCC_NET
.sym 27725 $auto$alumacc.cc:474:replace_alu$24731.C[2]
.sym 27727 init_delay[3]
.sym 27728 $PACKER_VCC_NET
.sym 27729 $auto$alumacc.cc:474:replace_alu$24731.C[3]
.sym 27731 init_delay[4]
.sym 27732 $PACKER_VCC_NET
.sym 27733 $auto$alumacc.cc:474:replace_alu$24731.C[4]
.sym 27735 init_delay[5]
.sym 27736 $PACKER_VCC_NET
.sym 27737 $auto$alumacc.cc:474:replace_alu$24731.C[5]
.sym 27739 init_delay[6]
.sym 27740 $PACKER_VCC_NET
.sym 27741 $auto$alumacc.cc:474:replace_alu$24731.C[6]
.sym 27743 init_delay[7]
.sym 27744 $PACKER_VCC_NET
.sym 27745 $auto$alumacc.cc:474:replace_alu$24731.C[7]
.sym 27747 init_delay[8]
.sym 27748 $PACKER_VCC_NET
.sym 27749 $auto$alumacc.cc:474:replace_alu$24731.C[8]
.sym 27751 init_delay[9]
.sym 27752 $PACKER_VCC_NET
.sym 27753 $auto$alumacc.cc:474:replace_alu$24731.C[9]
.sym 27755 init_delay[10]
.sym 27756 $PACKER_VCC_NET
.sym 27757 $auto$alumacc.cc:474:replace_alu$24731.C[10]
.sym 27759 init_delay[11]
.sym 27760 $PACKER_VCC_NET
.sym 27761 $auto$alumacc.cc:474:replace_alu$24731.C[11]
.sym 27763 init_delay[12]
.sym 27764 $PACKER_VCC_NET
.sym 27765 $auto$alumacc.cc:474:replace_alu$24731.C[12]
.sym 27767 init_delay[13]
.sym 27768 $PACKER_VCC_NET
.sym 27769 $auto$alumacc.cc:474:replace_alu$24731.C[13]
.sym 27770 init_delay[10]
.sym 27771 init_delay[11]
.sym 27772 init_delay[12]
.sym 27773 init_delay[13]
.sym 27774 init_delay[5]
.sym 27775 init_delay[7]
.sym 27776 init_delay[8]
.sym 27777 init_delay[9]
.sym 27779 sd_cmd_resp_ptr_r2[0]
.sym 27783 sd_cmd_resp_ptr_r2[1]
.sym 27784 $PACKER_VCC_NET
.sym 27787 sd_cmd_resp_ptr_r2[2]
.sym 27788 $PACKER_VCC_NET
.sym 27789 $auto$alumacc.cc:474:replace_alu$24746.C[2]
.sym 27791 sd_cmd_resp_ptr_r2[3]
.sym 27792 $PACKER_VCC_NET
.sym 27793 $auto$alumacc.cc:474:replace_alu$24746.C[3]
.sym 27795 sd_cmd_resp_ptr_r2[4]
.sym 27796 $PACKER_VCC_NET
.sym 27797 $auto$alumacc.cc:474:replace_alu$24746.C[4]
.sym 27799 sd_cmd_resp_ptr_r2[5]
.sym 27800 $PACKER_VCC_NET
.sym 27801 $auto$alumacc.cc:474:replace_alu$24746.C[5]
.sym 27803 sd_cmd_resp_ptr_r2[6]
.sym 27804 $PACKER_VCC_NET
.sym 27805 $auto$alumacc.cc:474:replace_alu$24746.C[6]
.sym 27807 sd_cmd_resp_ptr_r2[7]
.sym 27808 $PACKER_VCC_NET
.sym 27809 $auto$alumacc.cc:474:replace_alu$24746.C[7]
.sym 27810 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 27814 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 27815 $abc$32260$new_n388_
.sym 27816 $abc$32260$new_n426_
.sym 27817 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 27818 $abc$32260$procmux$24591.B_AND_S[23]_new_
.sym 27819 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29410_new_inv_
.sym 27822 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 27826 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 27830 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 27831 $abc$32260$sub$microsd.v:398$43_Y[7]
.sym 27832 $abc$32260$new_n395_
.sym 27833 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 27835 sd_cmd_resp_ptr_r2[0]
.sym 27837 $PACKER_VCC_NET
.sym 27838 $abc$32260$sub$microsd.v:398$43_Y[7]
.sym 27839 $abc$32260$new_n388_
.sym 27840 $abc$32260$new_n392_
.sym 27841 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 27842 SD_CLK$SB_IO_OUT
.sym 27843 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 27844 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 27846 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 27847 SD_CLK$SB_IO_OUT
.sym 27848 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 27849 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 27858 $abc$32260$procmux$24591.B_AND_S[16]_new_
.sym 27859 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29382_new_inv_
.sym 27862 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 27863 $abc$32260$sub$microsd.v:398$43_Y[0]
.sym 27864 $abc$32260$new_n395_
.sym 27865 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 27874 $abc$32260$new_n403_
.sym 27875 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 27876 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 27877 $abc$32260$new_n784_
.sym 27878 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 27879 SD_CLK$SB_IO_OUT
.sym 27880 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 27881 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 27882 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 27883 SD_CLK$SB_IO_OUT
.sym 27884 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 27885 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 27886 $abc$32260$new_n403_
.sym 27887 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 27888 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 27889 $abc$32260$new_n779_
.sym 27890 $abc$32260$new_n403_
.sym 27891 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 27892 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 27893 $abc$32260$new_n787_
.sym 27894 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 27895 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 27896 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 27898 $abc$32260$new_n404_
.sym 27899 $abc$32260$new_n408_
.sym 27900 $abc$32260$new_n783_
.sym 27901 $abc$32260$auto$wreduce.cc:455:run$24707[3]
.sym 27902 $abc$32260$new_n404_
.sym 27903 $abc$32260$new_n408_
.sym 27904 $abc$32260$new_n778_
.sym 27905 $abc$32260$auto$wreduce.cc:455:run$24707[0]
.sym 27906 $abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.sym 27910 $abc$32260$new_n404_
.sym 27911 $abc$32260$new_n408_
.sym 27912 $abc$32260$new_n786_
.sym 27913 $abc$32260$auto$wreduce.cc:455:run$24707[5]
.sym 27914 $abc$32260$sub$microsd.v:388$41_Y[4]
.sym 27915 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 27918 $abc$32260$sub$microsd.v:388$41_Y[2]
.sym 27919 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 27926 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 27931 sd_cmd_resp_ptr[0]
.sym 27933 $PACKER_VCC_NET
.sym 27934 $abc$32260$new_n323_
.sym 27935 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 27936 $abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.sym 27939 resp_delay[0]
.sym 27943 resp_delay[1]
.sym 27944 $PACKER_VCC_NET
.sym 27947 resp_delay[2]
.sym 27948 $PACKER_VCC_NET
.sym 27949 $auto$alumacc.cc:474:replace_alu$24743.C[2]
.sym 27951 resp_delay[3]
.sym 27952 $PACKER_VCC_NET
.sym 27953 $auto$alumacc.cc:474:replace_alu$24743.C[3]
.sym 27955 resp_delay[4]
.sym 27956 $PACKER_VCC_NET
.sym 27957 $auto$alumacc.cc:474:replace_alu$24743.C[4]
.sym 27959 resp_delay[5]
.sym 27960 $PACKER_VCC_NET
.sym 27961 $auto$alumacc.cc:474:replace_alu$24743.C[5]
.sym 27962 $abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.sym 27966 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 27967 $abc$32260$sub$microsd.v:388$41_Y[3]
.sym 27970 $abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.sym 27978 $abc$32260$sub$microsd.v:388$41_Y[0]
.sym 27979 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 27982 resp_delay[1]
.sym 27983 resp_delay[3]
.sym 27984 $abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.sym 27985 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 27986 $abc$32260$sub$microsd.v:388$41_Y[5]
.sym 27987 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 27990 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 27995 resp_delay[0]
.sym 27997 $PACKER_VCC_NET
.sym 28195 clkdiv[0]
.sym 28200 clkdiv[1]
.sym 28204 clkdiv[2]
.sym 28205 $auto$alumacc.cc:474:replace_alu$24728.C[2]
.sym 28208 clkdiv[3]
.sym 28209 $auto$alumacc.cc:474:replace_alu$24728.C[3]
.sym 28212 clkdiv[4]
.sym 28213 $auto$alumacc.cc:474:replace_alu$24728.C[4]
.sym 28216 clkdiv[5]
.sym 28217 $auto$alumacc.cc:474:replace_alu$24728.C[5]
.sym 28220 clkdiv[6]
.sym 28221 $auto$alumacc.cc:474:replace_alu$24728.C[6]
.sym 28222 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24826[0]_new_inv_
.sym 28223 clkdiv[4]
.sym 28224 clkdiv[5]
.sym 28225 clkdiv[6]
.sym 28226 $0\init_delay[13:0][4]
.sym 28230 init_delay[0]
.sym 28231 init_delay[1]
.sym 28232 init_delay[2]
.sym 28233 init_delay[3]
.sym 28234 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$24841[0]_new_inv_
.sym 28235 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 28236 $abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.sym 28238 $abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.sym 28243 init_delay[0]
.sym 28245 $PACKER_VCC_NET
.sym 28250 $0\init_delay[13:0][6]
.sym 28258 init_delay[0]
.sym 28259 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 28262 init_delay[1]
.sym 28270 $abc$32260$new_n600_
.sym 28271 $abc$32260$new_n602_
.sym 28272 $abc$32260$new_n603_
.sym 28274 $abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.sym 28278 $abc$32260$new_n395_
.sym 28279 $abc$32260$new_n388_
.sym 28280 sd_mem_state[0]
.sym 28282 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 28286 $abc$32260$new_n395_
.sym 28287 $abc$32260$new_n388_
.sym 28288 sd_mem_state[0]
.sym 28290 $abc$32260$sub$microsd.v:398$43_Y[4]
.sym 28291 sd_cmd_resp_ptr_r2[4]
.sym 28292 $abc$32260$new_n791_
.sym 28293 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28294 $abc$32260$sub$microsd.v:398$43_Y[3]
.sym 28295 sd_cmd_resp_ptr_r2[3]
.sym 28296 $abc$32260$new_n789_
.sym 28297 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28298 $abc$32260$new_n391_
.sym 28299 $abc$32260$new_n390_
.sym 28300 $abc$32260$new_n389_
.sym 28302 sd_cmd_resp_ptr_r2[3]
.sym 28303 sd_cmd_resp_ptr_r2[4]
.sym 28304 sd_cmd_resp_ptr_r2[5]
.sym 28305 sd_cmd_resp_ptr_r2[6]
.sym 28306 $abc$32260$sub$microsd.v:398$43_Y[5]
.sym 28307 sd_cmd_resp_ptr_r2[5]
.sym 28308 $abc$32260$new_n793_
.sym 28309 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28310 $abc$32260$sub$microsd.v:398$43_Y[6]
.sym 28311 sd_cmd_resp_ptr_r2[6]
.sym 28312 $abc$32260$new_n795_
.sym 28313 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28314 $abc$32260$new_n395_
.sym 28315 $abc$32260$new_n388_
.sym 28316 sd_mem_state[0]
.sym 28318 $abc$32260$new_n395_
.sym 28319 $abc$32260$new_n388_
.sym 28320 sd_mem_state[0]
.sym 28322 $abc$32260$sub$microsd.v:398$43_Y[2]
.sym 28323 $abc$32260$new_n388_
.sym 28324 $abc$32260$new_n398_
.sym 28325 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 28326 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 28327 $abc$32260$sub$microsd.v:398$43_Y[2]
.sym 28328 $abc$32260$new_n395_
.sym 28329 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 28330 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28331 SD_CLK$SB_IO_OUT
.sym 28334 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 28335 $abc$32260$new_n389_
.sym 28336 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28338 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 28339 $abc$32260$new_n389_
.sym 28340 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28342 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 28343 $abc$32260$new_n389_
.sym 28344 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28346 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 28347 $abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.sym 28348 $abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.sym 28349 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 28350 $abc$32260$procmux$24591.B_AND_S[18]_new_
.sym 28351 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29390_new_inv_
.sym 28354 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 28355 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28356 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 28358 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28359 SD_CLK$SB_IO_OUT
.sym 28360 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28361 $abc$32260$new_n403_
.sym 28362 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28363 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 28366 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28367 sd_mem_state[0]
.sym 28370 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28371 $abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.sym 28372 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 28373 $abc$32260$new_n329_
.sym 28374 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28375 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 28382 $abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.sym 28383 $abc$32260$new_n335_
.sym 28384 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 28385 $abc$32260$new_n328_
.sym 28386 $abc$32260$new_n410_
.sym 28387 sd_cmd_resp_ptr[4]
.sym 28388 $abc$32260$new_n554_
.sym 28390 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28391 $abc$32260$new_n410_
.sym 28392 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 28393 $abc$32260$new_n411_
.sym 28394 $abc$32260$new_n403_
.sym 28395 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28396 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 28397 $abc$32260$new_n781_
.sym 28398 $abc$32260$new_n408_
.sym 28399 $abc$32260$new_n404_
.sym 28400 $abc$32260$auto$wreduce.cc:455:run$24707[2]
.sym 28401 $abc$32260$new_n415_
.sym 28402 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 28403 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28404 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28405 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 28406 sd_cmd_resp_ptr[4]
.sym 28407 $abc$32260$new_n405_
.sym 28408 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28409 SD_CLK$SB_IO_OUT
.sym 28410 $abc$32260$new_n404_
.sym 28411 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28412 $abc$32260$new_n408_
.sym 28413 $abc$32260$auto$wreduce.cc:455:run$24707[4]
.sym 28414 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28415 SD_CLK$SB_IO_OUT
.sym 28416 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28417 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28419 sd_cmd_resp_ptr[0]
.sym 28423 sd_cmd_resp_ptr[1]
.sym 28424 $PACKER_VCC_NET
.sym 28427 sd_cmd_resp_ptr[2]
.sym 28428 $PACKER_VCC_NET
.sym 28429 $auto$alumacc.cc:474:replace_alu$24749.C[2]
.sym 28431 sd_cmd_resp_ptr[3]
.sym 28432 $PACKER_VCC_NET
.sym 28433 $auto$alumacc.cc:474:replace_alu$24749.C[3]
.sym 28435 sd_cmd_resp_ptr[4]
.sym 28436 $PACKER_VCC_NET
.sym 28437 $auto$alumacc.cc:474:replace_alu$24749.C[4]
.sym 28439 sd_cmd_resp_ptr[5]
.sym 28440 $PACKER_VCC_NET
.sym 28441 $auto$alumacc.cc:474:replace_alu$24749.C[5]
.sym 28442 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 28446 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 28447 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28450 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28454 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28458 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28459 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 28462 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 28463 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 28466 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28478 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 28479 resp_delay[1]
.sym 28498 $abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.sym 28499 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.sym 28500 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.sym 28711 $PACKER_VCC_NET
.sym 28712 clkdiv[0]
.sym 28738 $abc$32260$new_n434_
.sym 28739 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 28740 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 28741 $abc$32260$procmux$24516.B_AND_S[6]_new_
.sym 28742 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 28743 SD_CLK$SB_IO_OUT
.sym 28747 sd_cmd_ptr[0]
.sym 28749 $PACKER_VCC_NET
.sym 28750 $abc$32260$sub$microsd.v:341$35_Y[0]
.sym 28751 $abc$32260$new_n430_
.sym 28752 $abc$32260$new_n433_
.sym 28754 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 28755 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 28758 $abc$32260$new_n379_
.sym 28759 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 28760 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 28762 $abc$32260$new_n434_
.sym 28763 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 28764 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 28765 $abc$32260$procmux$24516.B_AND_S[7]_new_
.sym 28766 SD_CLK$SB_IO_OUT
.sym 28767 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 28768 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 28770 sd_mem_state[1]
.sym 28771 sd_mem_state[2]
.sym 28772 sd_mem_state[0]
.sym 28773 sd_mem_state[3]
.sym 28774 sd_mem_state[0]
.sym 28775 sd_mem_state[1]
.sym 28776 sd_mem_state[2]
.sym 28777 sd_mem_state[3]
.sym 28778 SD_CLK$SB_IO_OUT
.sym 28779 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 28780 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 28781 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.sym 28782 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 28783 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 28784 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.sym 28786 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 28787 SD_CLK$SB_IO_OUT
.sym 28798 $abc$32260$auto$simplemap.cc:168:logic_reduce$27286_new_inv_
.sym 28799 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.sym 28800 $abc$32260$procmux$24444.B_AND_S[12]_new_
.sym 28801 $abc$32260$new_n604_
.sym 28806 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 28807 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 28810 $abc$32260$eq$microsd.v:334$34_Y_new_
.sym 28811 SD_CLK$SB_IO_OUT
.sym 28812 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 28814 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.sym 28815 $abc$32260$new_n617_
.sym 28830 $abc$32260$procmux$24444.B_AND_S[8]_new_
.sym 28831 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.sym 28832 $abc$32260$new_n596_
.sym 28833 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 28834 sd_mem_state[0]
.sym 28835 $abc$32260$new_n434_
.sym 28836 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28837 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 28842 $abc$32260$new_n404_
.sym 28843 $abc$32260$new_n388_
.sym 28844 SD_CLK$SB_IO_OUT
.sym 28845 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28846 sd_mem_state[0]
.sym 28847 sd_mem_state[1]
.sym 28848 sd_mem_state[2]
.sym 28849 sd_mem_state[3]
.sym 28850 $abc$32260$new_n388_
.sym 28851 $abc$32260$new_n404_
.sym 28852 $abc$32260$procmux$24444.B_AND_S[10]_new_
.sym 28853 SD_CLK$SB_IO_OUT
.sym 28854 sd_mem_state[1]
.sym 28855 sd_mem_state[3]
.sym 28856 sd_mem_state[2]
.sym 28858 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 28859 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.sym 28862 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 28863 $abc$32260$procmux$24480_Y[1]_new_inv_
.sym 28864 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_
.sym 28865 $abc$32260$new_n610_
.sym 28866 sd_mem_state[0]
.sym 28867 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28870 SD_CLK$SB_IO_OUT
.sym 28871 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 28872 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 28873 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 28877 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 28878 $abc$32260$new_n329_
.sym 28879 $abc$32260$new_n710_
.sym 28880 $abc$32260$new_n711_
.sym 28881 sd_cmd_resp[38]
.sym 28882 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 28883 SD_CLK$SB_IO_OUT
.sym 28884 $abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.sym 28886 sd_cmd_resp[38]
.sym 28887 $abc$32260$new_n335_
.sym 28888 $abc$32260$new_n590_
.sym 28894 $abc$32260$new_n335_
.sym 28895 sd_cmd_resp[28]
.sym 28896 $abc$32260$new_n623_
.sym 28898 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28899 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 28900 $abc$32260$new_n640_
.sym 28901 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28902 $abc$32260$new_n639_
.sym 28903 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 28906 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28907 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 28908 $abc$32260$new_n640_
.sym 28909 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28910 $abc$32260$new_n329_
.sym 28911 CMD$SB_IO_IN
.sym 28914 SD_CLK$SB_IO_OUT
.sym 28915 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.sym 28916 sd_mem_state[0]
.sym 28918 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28919 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 28920 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28921 $abc$32260$new_n329_
.sym 28922 sd_cmd_resp[28]
.sym 28923 CMD$SB_IO_IN
.sym 28924 $abc$32260$new_n624_
.sym 28925 $abc$32260$new_n329_
.sym 28926 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28927 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 28928 $abc$32260$new_n640_
.sym 28929 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28930 CMD$SB_IO_IN
.sym 28931 sd_cmd_resp[35]
.sym 28932 $abc$32260$new_n639_
.sym 28933 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.sym 28934 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28935 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 28936 sd_cmd_resp_ptr[4]
.sym 28938 $abc$32260$new_n582_
.sym 28939 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.sym 28942 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.sym 28943 $abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.sym 28944 sd_cmd_resp_ptr[4]
.sym 28946 $abc$32260$new_n582_
.sym 28947 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 28948 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 28950 $abc$32260$new_n640_
.sym 28951 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28952 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28954 $abc$32260$new_n335_
.sym 28955 sd_cmd_resp[35]
.sym 28956 $abc$32260$procmux$445_Y_new_inv_
.sym 28957 $abc$32260$new_n329_
.sym 28958 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 28959 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28962 $abc$32260$new_n582_
.sym 28963 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.sym 28964 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 28966 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28967 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28970 $abc$32260$new_n582_
.sym 28971 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 28972 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 28974 $abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.sym 28975 $abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.sym 28978 $abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.sym 28979 $abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.sym 28982 $abc$32260$new_n335_
.sym 28983 sd_cmd_resp[31]
.sym 28984 $abc$32260$procmux$637_Y_new_inv_
.sym 28985 $abc$32260$new_n329_
.sym 28986 CMD$SB_IO_IN
.sym 28987 sd_cmd_resp[31]
.sym 28988 $abc$32260$new_n620_
.sym 28989 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 28990 $abc$32260$new_n582_
.sym 28991 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 28992 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.sym 28994 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 28995 CMD$SB_IO_IN
.sym 28998 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 28999 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 29000 cmd_read
.sym 29001 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 29014 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 29015 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 29016 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 29219 sd_cmd_ptr[0]
.sym 29223 sd_cmd_ptr[1]
.sym 29224 $PACKER_VCC_NET
.sym 29227 sd_cmd_ptr[2]
.sym 29228 $PACKER_VCC_NET
.sym 29229 $auto$alumacc.cc:474:replace_alu$24740.C[2]
.sym 29231 sd_cmd_ptr[3]
.sym 29232 $PACKER_VCC_NET
.sym 29233 $auto$alumacc.cc:474:replace_alu$24740.C[3]
.sym 29235 sd_cmd_ptr[4]
.sym 29236 $PACKER_VCC_NET
.sym 29237 $auto$alumacc.cc:474:replace_alu$24740.C[4]
.sym 29239 sd_cmd_ptr[5]
.sym 29240 $PACKER_VCC_NET
.sym 29241 $auto$alumacc.cc:474:replace_alu$24740.C[5]
.sym 29242 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 29246 $0\one_hundredkhz[0:0]
.sym 29250 $abc$32260$sub$microsd.v:341$35_Y[3]
.sym 29251 $abc$32260$new_n430_
.sym 29252 $abc$32260$new_n442_
.sym 29254 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29258 $abc$32260$new_n434_
.sym 29259 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 29260 $abc$32260$new_n578_
.sym 29261 sd_cmd_ptr[4]
.sym 29262 SD_CLK$SB_IO_OUT
.sym 29263 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 29266 SD_CLK$SB_IO_OUT
.sym 29267 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29268 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 29270 $abc$32260$sub$microsd.v:341$35_Y[2]
.sym 29271 $abc$32260$new_n430_
.sym 29272 $abc$32260$new_n439_
.sym 29274 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 29278 $abc$32260$sub$microsd.v:341$35_Y[4]
.sym 29279 $abc$32260$new_n430_
.sym 29280 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 29281 $abc$32260$new_n577_
.sym 29282 $abc$32260$new_n434_
.sym 29283 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29284 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 29285 $abc$32260$procmux$24516.B_AND_S[8]_new_
.sym 29286 $abc$32260$new_n434_
.sym 29287 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29288 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 29289 $abc$32260$procmux$24516.B_AND_S[9]_new_
.sym 29290 sd_mem_state[2]
.sym 29291 sd_mem_state[3]
.sym 29292 sd_mem_state[0]
.sym 29293 sd_mem_state[1]
.sym 29294 $abc$32260$sub$microsd.v:341$35_Y[5]
.sym 29295 $abc$32260$new_n430_
.sym 29296 $abc$32260$new_n445_
.sym 29298 SD_CLK$SB_IO_OUT
.sym 29299 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29300 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 29302 sd_cmd[45]
.sym 29303 sd_cmd[13]
.sym 29304 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29305 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29306 $abc$32260$new_n434_
.sym 29307 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29308 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 29309 $abc$32260$procmux$24516.B_AND_S[11]_new_
.sym 29314 sd_mem_state[1]
.sym 29315 sd_mem_state[2]
.sym 29316 sd_mem_state[3]
.sym 29317 sd_mem_state[0]
.sym 29318 sd_cmd_ptr[4]
.sym 29319 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 29320 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29321 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 29322 $abc$32260$new_n432_
.sym 29323 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29324 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29326 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][3]_new_inv_
.sym 29327 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][1]_new_inv_
.sym 29328 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 29329 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 29330 $abc$32260$new_n356_
.sym 29331 $abc$32260$new_n357_
.sym 29332 $abc$32260$new_n355_
.sym 29333 sd_cmd_ptr[4]
.sym 29334 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][3]_new_inv_
.sym 29335 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][3]_new_inv_
.sym 29336 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29338 sd_mem_state[0]
.sym 29339 sd_mem_state[3]
.sym 29340 sd_mem_state[2]
.sym 29341 sd_mem_state[1]
.sym 29342 sd_cmd[39]
.sym 29343 sd_cmd[7]
.sym 29344 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29345 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29346 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.sym 29347 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 29348 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 29350 sd_mem_state[0]
.sym 29351 sd_mem_state[2]
.sym 29352 sd_mem_state[1]
.sym 29353 sd_mem_state[3]
.sym 29354 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.sym 29355 SD_CLK$SB_IO_OUT
.sym 29356 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 29362 $abc$32260$new_n346_
.sym 29363 $abc$32260$new_n347_
.sym 29364 $abc$32260$new_n345_
.sym 29365 sd_cmd_ptr[4]
.sym 29366 $abc$32260$shiftx$microsd.v:333$33.buffer[0]_new_inv_
.sym 29367 $abc$32260$new_n769_
.sym 29368 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$28485_new_
.sym 29369 SD_CLK$SB_IO_OUT
.sym 29370 sd_mem_state[0]
.sym 29371 sd_mem_state[2]
.sym 29372 sd_mem_state[3]
.sym 29373 sd_mem_state[1]
.sym 29374 $abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][0]_new_
.sym 29375 $abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.sym 29376 $abc$32260$new_n777_
.sym 29377 $abc$32260$new_n770_
.sym 29378 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.sym 29379 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.sym 29386 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.sym 29387 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.sym 29388 CMD$SB_IO_IN
.sym 29389 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.sym 29390 SD_CLK$SB_IO_OUT
.sym 29398 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][2]_new_inv_
.sym 29399 $abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][2]_new_inv_
.sym 29400 $abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.sym 29401 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29410 $abc$32260$new_n329_
.sym 29411 $abc$32260$new_n655_
.sym 29412 $abc$32260$new_n656_
.sym 29413 sd_cmd_resp[36]
.sym 29414 $abc$32260$new_n330_
.sym 29415 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 29418 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 29419 sd_cmd_resp[32]
.sym 29422 sd_cmd_resp[36]
.sym 29423 $abc$32260$new_n335_
.sym 29424 $abc$32260$new_n590_
.sym 29430 sd_cmd_resp[37]
.sym 29431 $abc$32260$new_n335_
.sym 29432 $abc$32260$new_n590_
.sym 29434 $abc$32260$new_n329_
.sym 29435 $abc$32260$new_n658_
.sym 29436 $abc$32260$new_n659_
.sym 29437 sd_cmd_resp[37]
.sym 29438 $abc$32260$new_n330_
.sym 29439 $abc$32260$new_n590_
.sym 29440 $abc$32260$new_n638_
.sym 29441 $abc$32260$new_n641_
.sym 29442 $abc$32260$new_n588_
.sym 29443 $abc$32260$new_n590_
.sym 29444 $abc$32260$new_n587_
.sym 29446 CMD$SB_IO_IN
.sym 29447 sd_cmd_resp[34]
.sym 29448 $abc$32260$new_n639_
.sym 29449 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 29450 CMD$SB_IO_IN
.sym 29451 sd_cmd_resp[27]
.sym 29452 $abc$32260$new_n620_
.sym 29453 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 29454 $abc$32260$new_n330_
.sym 29455 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 29458 $abc$32260$new_n335_
.sym 29459 sd_cmd_resp[27]
.sym 29460 $abc$32260$procmux$861_Y_new_inv_
.sym 29461 $abc$32260$new_n329_
.sym 29462 $abc$32260$new_n335_
.sym 29463 sd_cmd_resp[34]
.sym 29464 $abc$32260$procmux$490_Y_new_inv_
.sym 29465 $abc$32260$new_n329_
.sym 29466 $abc$32260$new_n582_
.sym 29467 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 29468 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 29470 $abc$32260$new_n588_
.sym 29471 $abc$32260$new_n329_
.sym 29472 $abc$32260$new_n335_
.sym 29473 sd_cmd_resp[25]
.sym 29474 $abc$32260$new_n335_
.sym 29475 sd_cmd_resp[24]
.sym 29476 $abc$32260$new_n580_
.sym 29478 $abc$32260$new_n582_
.sym 29479 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.sym 29480 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.sym 29482 $abc$32260$new_n639_
.sym 29483 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.sym 29486 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.sym 29487 sd_cmd_resp[33]
.sym 29490 sd_cmd_resp[26]
.sym 29491 CMD$SB_IO_IN
.sym 29492 $abc$32260$new_n613_
.sym 29493 $abc$32260$new_n329_
.sym 29494 sd_cmd_resp[24]
.sym 29495 CMD$SB_IO_IN
.sym 29496 $abc$32260$new_n581_
.sym 29497 $abc$32260$new_n329_
.sym 29498 $abc$32260$new_n330_
.sym 29499 $abc$32260$new_n590_
.sym 29500 $abc$32260$new_n643_
.sym 29501 $abc$32260$new_n644_
.sym 29502 $abc$32260$new_n335_
.sym 29503 sd_cmd_resp[26]
.sym 29504 $abc$32260$new_n612_
.sym 29514 sd_cmd_resp[30]
.sym 29515 $abc$32260$new_n335_
.sym 29516 $abc$32260$new_n590_
.sym 29518 sd_cmd_resp[29]
.sym 29519 CMD$SB_IO_IN
.sym 29520 $abc$32260$new_n628_
.sym 29521 $abc$32260$new_n329_
.sym 29526 $abc$32260$new_n335_
.sym 29527 sd_cmd_resp[29]
.sym 29528 $abc$32260$new_n627_
.sym 29534 $abc$32260$new_n329_
.sym 29535 $abc$32260$new_n630_
.sym 29536 $abc$32260$new_n631_
.sym 29537 sd_cmd_resp[30]
.sym 29538 cmd_read
.sym 29734 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29758 $0\sd_cmd[47:0][41]
.sym 29759 $abc$32260$new_n539_
.sym 29760 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 29762 sd_cmd[43]
.sym 29763 sd_cmd[41]
.sym 29764 sd_cmd[40]
.sym 29765 sd_cmd[42]
.sym 29766 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29770 sd_cmd[40]
.sym 29771 sd_cmd[41]
.sym 29774 $PACKER_VCC_NET
.sym 29778 sd_cmd[43]
.sym 29779 sd_cmd[11]
.sym 29780 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29781 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29782 SD_CLK$SB_IO_OUT
.sym 29783 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29784 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.sym 29790 $0\sd_cmd[47:0][41]
.sym 29791 $abc$32260$new_n539_
.sym 29792 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 29794 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29795 $0\sd_cmd[47:0][44]
.sym 29798 $abc$32260$new_n468_
.sym 29799 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 29802 sd_cmd[41]
.sym 29803 sd_cmd[9]
.sym 29804 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29805 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29806 sd_cmd[43]
.sym 29807 sd_cmd[42]
.sym 29810 $0\sd_cmd[47:0][11]
.sym 29814 $0\sd_cmd[47:0][45]
.sym 29815 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 29818 sd_cmd[40]
.sym 29819 sd_cmd[41]
.sym 29820 sd_cmd[9]
.sym 29821 sd_cmd[11]
.sym 29822 $abc$32260$new_n468_
.sym 29823 sd_cmd[41]
.sym 29826 sd_cmd[47]
.sym 29827 sd_cmd[15]
.sym 29828 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29829 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29830 $abc$32260$new_n343_
.sym 29831 $abc$32260$new_n342_
.sym 29832 sd_cmd_ptr[4]
.sym 29834 sd_cmd[25]
.sym 29835 sd_cmd[17]
.sym 29836 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29837 sd_cmd_ptr[4]
.sym 29838 $0\sd_cmd[47:0][11]
.sym 29842 $abc$32260$new_n341_
.sym 29843 $abc$32260$new_n348_
.sym 29844 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][1]_new_inv_
.sym 29845 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29846 $PACKER_GND_NET
.sym 29850 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.sym 29851 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_
.sym 29854 $0\sd_cmd[47:0][11]
.sym 29858 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29859 sd_cmd_resp[28]
.sym 29862 $abc$32260$new_n351_
.sym 29863 $abc$32260$new_n352_
.sym 29864 $abc$32260$new_n353_
.sym 29865 sd_cmd_ptr[4]
.sym 29866 $PACKER_GND_NET
.sym 29870 sd_cmd[31]
.sym 29871 sd_cmd[23]
.sym 29872 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29874 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29875 sd_cmd_resp[38]
.sym 29878 sd_cmd[29]
.sym 29879 sd_cmd[21]
.sym 29880 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29882 sd_cmd[24]
.sym 29883 sd_cmd[16]
.sym 29884 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29885 sd_cmd_ptr[4]
.sym 29886 $PACKER_GND_NET
.sym 29890 $abc$32260$new_n374_
.sym 29891 $abc$32260$new_n371_
.sym 29892 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29893 $abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][0]_new_inv_
.sym 29894 sd_cmd[32]
.sym 29895 sd_cmd[0]
.sym 29896 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29897 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29898 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29899 sd_cmd_resp[37]
.sym 29900 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 29902 $abc$32260$new_n372_
.sym 29903 $abc$32260$new_n373_
.sym 29904 sd_cmd_ptr[4]
.sym 29905 $abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.sym 29906 sd_cmd[26]
.sym 29907 sd_cmd[18]
.sym 29908 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29909 sd_cmd_ptr[4]
.sym 29910 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29911 sd_cmd_resp[27]
.sym 29912 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 29914 sd_cmd[30]
.sym 29915 sd_cmd[22]
.sym 29916 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29918 sd_cmd[40]
.sym 29919 sd_cmd[8]
.sym 29920 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29921 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29922 sd_cmd[27]
.sym 29923 sd_cmd[19]
.sym 29924 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29926 $PACKER_GND_NET
.sym 29930 sd_cmd[28]
.sym 29931 sd_cmd[20]
.sym 29932 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29934 sd_cmd[42]
.sym 29935 sd_cmd[10]
.sym 29936 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29937 $abc$32260$new_n774_
.sym 29938 $abc$32260$new_n376_
.sym 29939 $abc$32260$new_n377_
.sym 29940 $abc$32260$new_n378_
.sym 29941 sd_cmd_ptr[4]
.sym 29942 sd_cmd[24]
.sym 29943 sd_cmd[25]
.sym 29944 sd_cmd[26]
.sym 29945 sd_cmd[27]
.sym 29946 $abc$32260$new_n366_
.sym 29947 $abc$32260$new_n367_
.sym 29948 $abc$32260$new_n368_
.sym 29949 sd_cmd_ptr[4]
.sym 29950 sd_cmd_ptr[4]
.sym 29951 $abc$32260$new_n775_
.sym 29952 $abc$32260$new_n364_
.sym 29954 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29955 sd_cmd_resp[34]
.sym 29958 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29959 sd_cmd_resp[25]
.sym 29962 sd_cmd[37]
.sym 29963 sd_cmd[5]
.sym 29964 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29965 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29966 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29967 sd_cmd_resp[36]
.sym 29970 sd_cmd[36]
.sym 29971 sd_cmd[4]
.sym 29972 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29973 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29974 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29975 sd_cmd_resp[35]
.sym 29978 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29979 sd_cmd_resp[24]
.sym 29982 sd_cmd[35]
.sym 29983 sd_cmd[3]
.sym 29984 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29985 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29986 sd_cmd[33]
.sym 29987 sd_cmd[1]
.sym 29988 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 29989 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 29990 sd_cmd[32]
.sym 29991 sd_cmd[33]
.sym 29992 sd_cmd[34]
.sym 29993 sd_cmd[35]
.sym 29994 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 29995 sd_cmd_resp[31]
.sym 30002 sd_cmd[34]
.sym 30003 sd_cmd[2]
.sym 30004 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 30005 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 30006 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 30007 sd_cmd_resp[30]
.sym 30010 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.sym 30011 sd_cmd[40]
.sym 30014 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 30015 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 30026 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 30027 sd_cmd_resp[32]
.sym 30030 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 30031 sd_cmd_resp[29]
.sym 30046 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 30047 sd_cmd_resp[33]
.sym 30257 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.sym 30258 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 30259 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[9]_new_inv_
.sym 30266 $0\sd_cmd[47:0][43]
.sym 30267 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 30274 $0\sd_cmd[47:0][41]
.sym 30278 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.sym 30279 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 30280 $abc$32260$new_n468_
.sym 30281 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 30282 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 30283 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.sym 30286 sd_cmd[47]
.sym 30287 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 30288 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.sym 30289 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.sym 30290 sd_cmd[41]
.sym 30291 $abc$32260$new_n468_
.sym 30292 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 30293 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 30294 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.sym 30295 $0\sd_cmd[47:0][44]
.sym 30298 $abc$32260$new_n491_
.sym 30299 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.sym 30302 sd_cmd[40]
.sym 30303 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 30304 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.sym 30305 sd_cmd[41]
.sym 30306 $0\sd_cmd[47:0][43]
.sym 30310 sd_cmd_resp[38]
.sym 30311 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.sym 30312 $abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.sym 30314 sd_cmd[13]
.sym 30315 sd_cmd[15]
.sym 30316 sd_cmd[16]
.sym 30318 sd_cmd[13]
.sym 30319 sd_cmd[15]
.sym 30320 sd_cmd[16]
.sym 30322 $abc$32260$new_n469_
.sym 30323 $abc$32260$new_n471_
.sym 30324 $abc$32260$new_n474_
.sym 30325 $abc$32260$new_n477_
.sym 30326 $abc$32260$new_n469_
.sym 30327 $abc$32260$new_n474_
.sym 30328 $abc$32260$new_n499_
.sym 30329 $abc$32260$new_n500_
.sym 30330 $abc$32260$new_n469_
.sym 30331 $abc$32260$new_n471_
.sym 30332 $abc$32260$new_n474_
.sym 30333 $abc$32260$new_n494_
.sym 30334 $abc$32260$new_n469_
.sym 30335 $abc$32260$new_n471_
.sym 30336 $abc$32260$new_n474_
.sym 30337 $abc$32260$new_n486_
.sym 30338 $abc$32260$new_n472_
.sym 30339 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26735[17]_new_inv_
.sym 30340 $abc$32260$new_n502_
.sym 30341 $abc$32260$new_n503_
.sym 30342 sd_cmd[42]
.sym 30343 sd_cmd[43]
.sym 30346 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.sym 30347 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 30348 $abc$32260$new_n479_
.sym 30349 $abc$32260$new_n480_
.sym 30350 $abc$32260$new_n479_
.sym 30351 $abc$32260$new_n495_
.sym 30352 $abc$32260$new_n496_
.sym 30353 $abc$32260$new_n497_
.sym 30354 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 30355 $abc$32260$new_n479_
.sym 30356 $abc$32260$new_n480_
.sym 30358 sd_cmd[29]
.sym 30359 sd_cmd[39]
.sym 30360 sd_cmd[42]
.sym 30361 sd_cmd[43]
.sym 30362 sd_cmd[9]
.sym 30363 sd_cmd[11]
.sym 30364 $abc$32260$new_n472_
.sym 30365 $abc$32260$new_n473_
.sym 30366 $abc$32260$new_n479_
.sym 30367 $abc$32260$new_n480_
.sym 30370 sd_cmd[20]
.sym 30371 sd_cmd[21]
.sym 30372 sd_cmd[22]
.sym 30373 sd_cmd[23]
.sym 30374 sd_cmd[39]
.sym 30375 sd_cmd[7]
.sym 30376 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30378 sd_cmd[29]
.sym 30379 sd_cmd[39]
.sym 30380 sd_cmd[28]
.sym 30381 sd_cmd[38]
.sym 30382 sd_cmd[24]
.sym 30383 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.sym 30384 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.sym 30386 $PACKER_GND_NET
.sym 30390 sd_cmd[8]
.sym 30391 sd_cmd[10]
.sym 30392 sd_cmd[18]
.sym 30393 sd_cmd[19]
.sym 30394 $abc$32260$new_n469_
.sym 30395 $abc$32260$new_n471_
.sym 30396 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$27272[1]_new_inv_
.sym 30398 sd_cmd[44]
.sym 30399 sd_cmd[45]
.sym 30400 sd_cmd[28]
.sym 30401 sd_cmd[38]
.sym 30402 $PACKER_GND_NET
.sym 30406 $PACKER_GND_NET
.sym 30410 $PACKER_GND_NET
.sym 30414 sd_cmd[32]
.sym 30415 sd_cmd[0]
.sym 30416 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30418 $PACKER_GND_NET
.sym 30422 sd_cmd[24]
.sym 30423 sd_cmd[16]
.sym 30424 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30425 data_ptr[4]
.sym 30426 sd_cmd[26]
.sym 30427 sd_cmd[18]
.sym 30428 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30429 data_ptr[4]
.sym 30430 sd_cmd[44]
.sym 30431 sd_cmd[12]
.sym 30432 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 30433 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 30434 sd_cmd[35]
.sym 30435 sd_cmd[3]
.sym 30436 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30438 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.sym 30439 sd_cmd_resp[26]
.sym 30442 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][3]_new_
.sym 30443 $abc$32260$new_n450_
.sym 30444 $abc$32260$new_n693_
.sym 30446 sd_cmd[38]
.sym 30447 sd_cmd[6]
.sym 30448 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30450 sd_cmd[30]
.sym 30451 sd_cmd[22]
.sym 30452 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30453 data_ptr[4]
.sym 30454 sd_cmd[38]
.sym 30455 sd_cmd[6]
.sym 30456 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 30457 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 30458 sd_cmd[28]
.sym 30459 sd_cmd[20]
.sym 30460 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30461 data_ptr[4]
.sym 30462 sd_cmd[46]
.sym 30463 sd_cmd[14]
.sym 30464 $abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.sym 30465 $abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.sym 30466 $abc$32260$new_n511_
.sym 30467 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30468 $abc$32260$new_n510_
.sym 30474 $abc$32260$new_n526_
.sym 30475 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30476 $abc$32260$new_n525_
.sym 30478 sd_cmd[42]
.sym 30479 sd_cmd[34]
.sym 30480 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30482 $0\sd_cmd[47:0][43]
.sym 30483 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.sym 30484 $0\sd_cmd[47:0][41]
.sym 30485 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.sym 30486 sd_cmd[10]
.sym 30487 sd_cmd[2]
.sym 30488 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30490 sd_cmd[27]
.sym 30491 sd_cmd[19]
.sym 30492 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30493 data_ptr[4]
.sym 30494 crc_buffer[6]
.sym 30495 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 30496 sd_cmd[7]
.sym 30498 $abc$32260$new_n514_
.sym 30499 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30500 $abc$32260$new_n513_
.sym 30502 crc_buffer[6]
.sym 30503 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 30504 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 30506 $abc$32260$new_n517_
.sym 30507 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30508 $abc$32260$new_n516_
.sym 30510 $abc$32260$new_n523_
.sym 30511 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30512 $abc$32260$new_n522_
.sym 30514 $abc$32260$new_n520_
.sym 30515 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30516 $abc$32260$new_n519_
.sym 30518 $abc$32260$new_n508_
.sym 30519 $abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.sym 30520 $abc$32260$new_n505_
.sym 30522 crc_buffer[2]
.sym 30523 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 30524 sd_cmd[3]
.sym 30526 sd_cmd[30]
.sym 30527 sd_cmd[31]
.sym 30528 sd_cmd[36]
.sym 30529 sd_cmd[37]
.sym 30530 crc_buffer[4]
.sym 30531 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 30532 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 30534 crc_buffer[5]
.sym 30535 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 30536 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 30538 crc_buffer[5]
.sym 30539 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 30540 sd_cmd[6]
.sym 30542 crc_buffer[4]
.sym 30543 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 30544 sd_cmd[5]
.sym 30550 crc_buffer[1]
.sym 30551 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 30552 sd_cmd[2]
.sym 30554 crc_buffer[1]
.sym 30555 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 30556 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 30755 data_ptr[3]
.sym 30759 data_ptr[4]
.sym 30760 $PACKER_VCC_NET
.sym 30763 data_ptr[5]
.sym 30764 $PACKER_VCC_NET
.sym 30765 $auto$alumacc.cc:474:replace_alu$24734.C[5]
.sym 30767 data_ptr[6]
.sym 30768 $PACKER_VCC_NET
.sym 30769 $auto$alumacc.cc:474:replace_alu$24734.C[6]
.sym 30782 $abc$32260$sub$microsd.v:200$13_Y[5]
.sym 30783 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 30784 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 30790 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30794 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30798 sd_cmd[47]
.sym 30799 sd_cmd[44]
.sym 30800 sd_cmd[45]
.sym 30801 sd_cmd[46]
.sym 30802 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 30803 $abc$32260$sub$microsd.v:200$13_Y[6]
.sym 30804 $abc$32260$new_n448_
.sym 30805 $abc$32260$sub$microsd.v:258$29_Y[6]
.sym 30806 $abc$32260$sub$microsd.v:258$29_Y[5]
.sym 30807 $abc$32260$new_n448_
.sym 30808 $abc$32260$new_n463_
.sym 30810 sd_cmd[44]
.sym 30811 sd_cmd[45]
.sym 30818 $0\sd_cmd[47:0][11]
.sym 30822 $0\sd_cmd[47:0][41]
.sym 30823 $abc$32260$new_n539_
.sym 30826 $0\sd_cmd[47:0][44]
.sym 30834 sd_cmd[41]
.sym 30835 sd_cmd[47]
.sym 30836 sd_cmd[40]
.sym 30837 sd_cmd[46]
.sym 30838 $0\sd_cmd[47:0][11]
.sym 30842 sd_cmd[45]
.sym 30843 sd_cmd[13]
.sym 30844 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30846 $0\sd_cmd[47:0][45]
.sym 30850 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][13]_new_
.sym 30851 $abc$32260$new_n670_
.sym 30852 $abc$32260$new_n704_
.sym 30853 $abc$32260$new_n706_
.sym 30854 sd_cmd[12]
.sym 30855 sd_cmd[14]
.sym 30856 sd_cmd[17]
.sym 30857 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[3]_new_inv_
.sym 30858 sd_cmd[44]
.sym 30859 sd_cmd[47]
.sym 30860 sd_cmd[45]
.sym 30861 sd_cmd[46]
.sym 30862 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30863 sd_cmd[29]
.sym 30864 data_ptr[4]
.sym 30866 sd_cmd[21]
.sym 30867 data_ptr[4]
.sym 30868 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30869 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30870 sd_cmd[47]
.sym 30871 sd_cmd[15]
.sym 30872 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30874 sd_cmd[41]
.sym 30875 sd_cmd[9]
.sym 30876 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30878 sd_cmd[43]
.sym 30879 sd_cmd[11]
.sym 30880 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30882 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30883 $abc$32260$new_n698_
.sym 30886 $PACKER_GND_NET
.sym 30890 sd_cmd[17]
.sym 30891 data_ptr[4]
.sym 30892 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30893 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30894 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][9]_new_inv_
.sym 30895 $abc$32260$new_n670_
.sym 30896 $abc$32260$new_n688_
.sym 30897 $abc$32260$new_n689_
.sym 30898 sd_cmd[31]
.sym 30899 sd_cmd[23]
.sym 30900 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30901 data_ptr[4]
.sym 30902 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30903 sd_cmd[25]
.sym 30904 data_ptr[4]
.sym 30906 $abc$32260$new_n702_
.sym 30907 $abc$32260$new_n703_
.sym 30908 $abc$32260$new_n697_
.sym 30909 $abc$32260$new_n699_
.sym 30910 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][7]_new_inv_
.sym 30911 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][15]_new_inv_
.sym 30912 data_ptr[4]
.sym 30913 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30914 $abc$32260$new_n674_
.sym 30915 $abc$32260$new_n663_
.sym 30916 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 30917 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 30918 sd_cmd[44]
.sym 30919 sd_cmd[12]
.sym 30920 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30921 $abc$32260$new_n670_
.sym 30922 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30923 $abc$32260$new_n668_
.sym 30926 $abc$32260$new_n691_
.sym 30927 $abc$32260$new_n694_
.sym 30928 $abc$32260$new_n686_
.sym 30929 $abc$32260$new_n687_
.sym 30930 sd_cmd[40]
.sym 30931 sd_cmd[8]
.sym 30932 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30933 $abc$32260$new_n670_
.sym 30934 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][0]_new_
.sym 30935 $abc$32260$new_n450_
.sym 30936 $abc$32260$new_n673_
.sym 30937 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30938 data_ptr[4]
.sym 30939 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30942 $abc$32260$new_n669_
.sym 30943 $abc$32260$new_n671_
.sym 30944 $abc$32260$new_n664_
.sym 30945 $abc$32260$new_n667_
.sym 30946 sd_cmd[41]
.sym 30947 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 30948 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 30949 crc_buffer[0]
.sym 30950 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][4]_new_
.sym 30951 $abc$32260$new_n450_
.sym 30952 $abc$32260$new_n683_
.sym 30953 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30954 sd_cmd[40]
.sym 30955 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 30956 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$30021[0]_new_
.sym 30957 $abc$32260$procmux$24384.B_AND_S[2]_new_
.sym 30958 sd_cmd[33]
.sym 30959 sd_cmd[1]
.sym 30960 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30961 $abc$32260$new_n450_
.sym 30962 $abc$32260$new_n680_
.sym 30963 $abc$32260$new_n681_
.sym 30964 $abc$32260$new_n675_
.sym 30965 $abc$32260$new_n678_
.sym 30966 sd_cmd[46]
.sym 30967 sd_cmd[14]
.sym 30968 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30970 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 30971 $abc$32260$new_n679_
.sym 30974 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][14]_new_
.sym 30975 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][6]_new_
.sym 30976 data_ptr[4]
.sym 30977 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 30978 $abc$32260$new_n666_
.sym 30979 $abc$32260$new_n665_
.sym 30980 data_ptr[4]
.sym 30981 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 30982 $abc$32260$new_n558_
.sym 30983 crc_buffer[4]
.sym 30984 $abc$32260$new_n569_
.sym 30986 $abc$32260$new_n558_
.sym 30987 crc_buffer[1]
.sym 30988 $abc$32260$new_n561_
.sym 30990 sd_cmd[44]
.sym 30991 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 30992 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 30993 crc_buffer[3]
.sym 30994 crc_buffer[0]
.sym 30995 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 30996 sd_cmd[1]
.sym 30998 crc_buffer[0]
.sym 30999 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31000 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 31002 sd_cmd[36]
.sym 31003 sd_cmd[4]
.sym 31004 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 31006 sd_cmd[37]
.sym 31007 sd_cmd[5]
.sym 31008 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 31009 $abc$32260$new_n450_
.sym 31010 crc_buffer[3]
.sym 31011 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 31012 sd_cmd[4]
.sym 31014 sd_cmd[42]
.sym 31015 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31016 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 31017 crc_buffer[1]
.sym 31018 $abc$32260$new_n558_
.sym 31019 crc_buffer[6]
.sym 31020 $abc$32260$new_n573_
.sym 31022 crc_buffer[2]
.sym 31023 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31024 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 31026 crc_buffer[3]
.sym 31027 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31028 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 31030 $abc$32260$new_n558_
.sym 31031 crc_buffer[2]
.sym 31032 $abc$32260$new_n564_
.sym 31034 sd_cmd[46]
.sym 31035 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31036 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 31037 crc_buffer[5]
.sym 31038 sd_cmd[45]
.sym 31039 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31040 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 31041 crc_buffer[4]
.sym 31042 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31043 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 31070 $abc$32260$new_n558_
.sym 31071 crc_buffer[5]
.sym 31072 $abc$32260$new_n571_
.sym 31267 data_ptr[0]
.sym 31271 data_ptr[1]
.sym 31272 $PACKER_VCC_NET
.sym 31275 data_ptr[2]
.sym 31276 $PACKER_VCC_NET
.sym 31277 $auto$alumacc.cc:474:replace_alu$24737.C[2]
.sym 31279 data_ptr[3]
.sym 31280 $PACKER_VCC_NET
.sym 31281 $auto$alumacc.cc:474:replace_alu$24737.C[3]
.sym 31283 data_ptr[4]
.sym 31284 $PACKER_VCC_NET
.sym 31285 $auto$alumacc.cc:474:replace_alu$24737.C[4]
.sym 31287 data_ptr[5]
.sym 31288 $PACKER_VCC_NET
.sym 31289 $auto$alumacc.cc:474:replace_alu$24737.C[5]
.sym 31291 data_ptr[6]
.sym 31292 $PACKER_VCC_NET
.sym 31293 $auto$alumacc.cc:474:replace_alu$24737.C[6]
.sym 31298 $abc$32260$sub$microsd.v:258$29_Y[2]
.sym 31299 $abc$32260$new_n448_
.sym 31300 $abc$32260$new_n459_
.sym 31303 data_ptr[0]
.sym 31304 $PACKER_VCC_NET
.sym 31305 $PACKER_VCC_NET
.sym 31306 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 31307 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31308 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31311 data_ptr[0]
.sym 31313 $PACKER_VCC_NET
.sym 31314 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 31318 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31319 $abc$32260$sub$microsd.v:200$13_Y[0]
.sym 31320 $abc$32260$new_n448_
.sym 31321 $abc$32260$sub$microsd.v:258$29_Y[0]
.sym 31322 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31323 $abc$32260$new_n447_
.sym 31326 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 31330 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 31334 $PACKER_GND_NET
.sym 31350 data_ptr[6]
.sym 31351 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 31352 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 31353 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 31366 $abc$32260$new_n448_
.sym 31367 $abc$32260$sub$microsd.v:258$29_Y[4]
.sym 31368 $abc$32260$procmux$24435.B_AND_S[18]_new_
.sym 31370 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 31371 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31372 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31374 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 31375 data_ptr[4]
.sym 31376 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31378 $abc$32260$sub$microsd.v:258$29_Y[3]
.sym 31379 $abc$32260$new_n448_
.sym 31380 $abc$32260$new_n461_
.sym 31382 $abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][11]_new_
.sym 31383 $abc$32260$new_n670_
.sym 31384 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 31386 $abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.sym 31387 $abc$32260$new_n457_
.sym 31390 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31391 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 31392 $abc$32260$new_n448_
.sym 31393 $abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.sym 31394 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31395 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 31402 $abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.sym 31403 data_ptr[4]
.sym 31406 crc_state[0]
.sym 31407 crc_state[1]
.sym 31408 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.sym 31414 $PACKER_GND_NET
.sym 31422 $PACKER_GND_NET
.sym 31426 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31427 $abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.sym 31430 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31431 $abc$32260$new_n684_
.sym 31432 $abc$32260$new_n662_
.sym 31433 $abc$32260$new_n707_
.sym 31434 crc_state[0]
.sym 31435 crc_state[1]
.sym 31436 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31441 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 31442 $abc$32260$new_n450_
.sym 31443 $abc$32260$new_n451_
.sym 31444 $abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.sym 31446 $abc$32260$new_n696_
.sym 31447 $abc$32260$new_n685_
.sym 31448 $abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.sym 31449 $abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.sym 31450 $abc$32260$procmux$24444.B_AND_S[24]_new_
.sym 31451 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 31454 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31455 crc_state[0]
.sym 31456 crc_state[1]
.sym 31458 crc_state[0]
.sym 31459 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31460 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31461 crc_state[1]
.sym 31466 sd_cmd[47]
.sym 31467 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31468 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 31469 crc_buffer[7]
.sym 31470 crc_buffer[0]
.sym 31471 crc_buffer[7]
.sym 31472 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 31474 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31475 crc_buffer[7]
.sym 31476 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 31477 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31478 crc_buffer[0]
.sym 31479 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31480 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 31481 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.sym 31482 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 31483 $abc$32260$new_n646_
.sym 31490 crc_buffer[3]
.sym 31491 crc_buffer[7]
.sym 31492 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 31494 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 31495 $abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.sym 31498 crc_buffer[2]
.sym 31499 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 31500 $abc$32260$procmux$24535.B_AND_S[9]_new_
.sym 31501 $abc$32260$new_n566_
.sym 31502 crc_state[1]
.sym 31503 crc_state[0]
.sym 31504 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.sym 31506 sd_cmd[43]
.sym 31507 $abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.sym 31508 $abc$32260$procmux$24403.B_AND_S[10]_new_
.sym 31509 crc_buffer[3]
.sym 31510 $abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.sym 31511 crc_buffer[6]
.sym 31512 $abc$32260$new_n575_
.sym 31514 crc_buffer[7]
.sym 31515 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31516 crc_state[1]
.sym 31517 crc_state[0]
.sym 31518 crc_state[1]
.sym 31519 crc_state[0]
.sym 31520 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31522 crc_state[2]
.sym 31523 crc_state[3]
.sym 31526 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31527 $abc$32260$new_n650_
.sym 31530 crc_state[0]
.sym 31531 crc_state[1]
.sym 31532 crc_state[3]
.sym 31533 crc_state[2]
.sym 31537 $abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.sym 31538 $PACKER_GND_NET
.sym 31546 crc_state[0]
.sym 31547 crc_state[1]
.sym 31548 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31549 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31550 $abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.sym 31551 crc_state[0]
.sym 31552 $abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.sym 31553 crc_state[1]
.sym 31570 $abc$32260$auto$ice40_ffinit.cc:141:execute$32156
