// Seed: 3640942162
module module_0 ();
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_3 = 32'd55
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  wire [id_1  ==  id_1 : 1 'b0] _id_3;
  logic [-1 : -1  ==  1] id_4 = id_3;
  wire [id_3 : 1] id_5;
  wire id_6, id_7;
  id_8 :
  assert property (@(posedge 1) id_7 == -1)
  else $signed(50);
  ;
  module_0 modCall_1 ();
  always @(posedge id_1 or id_4++
  )
  begin : LABEL_0
    id_8 = (-1'd0);
  end
endmodule
