# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd" \
"../../../../ENG631_CW1_T16.srcs/sim_1/new/ClockDivider_tb.vhd" \

# Do not sort compile order
nosort
