// Seed: 1043074833
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    output supply0 id_3
);
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output logic id_3,
    input  wor   id_4
);
  always #(id_2) id_3 <= -1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    input supply0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
