#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 30 17:12:28 2022
# Process ID: 21951
# Current directory: /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.runs/synth_1
# Command line: vivado -log func_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source func_wrapper.tcl
# Log file: /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.runs/synth_1/func_wrapper.vds
# Journal file: /home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source func_wrapper.tcl -notrace
Command: synth_design -top func_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21959 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.590 ; gain = 72.000 ; free physical = 840 ; free virtual = 2944
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'func_wrapper' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/func_wrapper.v:23]
	Parameter FN_DIVISOR bound to: 50000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'func' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/total_fn.v:6]
	Parameter ST_IDLE bound to: 2'b01 
	Parameter ST_SQRT_WORK bound to: 2'b10 
	Parameter ST_MULT_WORK bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'sqrt' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v:105]
	Parameter N bound to: 8 - type: integer 
	Parameter M_DEFAULT bound to: 64 - type: integer 
	Parameter M_LIMIT bound to: 0 - type: integer 
	Parameter ST_IDLE bound to: 2'b01 
	Parameter ST_REQUEST_ACCEPTED bound to: 2'b10 
	Parameter ST_WORK bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'sqrt' (1#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v:105]
INFO: [Synth 8-638] synthesizing module 'mult' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v:13]
	Parameter CTR_DEFAULT bound to: 3'b000 
	Parameter CTR_LIMIT bound to: 3'b111 
	Parameter ST_IDLE bound to: 2'b01 
	Parameter ST_REQUEST_ACCEPTED bound to: 2'b10 
	Parameter ST_WORK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v:88]
INFO: [Synth 8-256] done synthesizing module 'mult' (2#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/subfn.v:13]
INFO: [Synth 8-256] done synthesizing module 'func' (3#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/total_fn.v:6]
INFO: [Synth 8-638] synthesizing module 'bcd_converter' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:58]
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_WORK bound to: 2'b01 
	Parameter CTR_LIMIT bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:103]
INFO: [Synth 8-256] done synthesizing module 'bcd_converter' (4#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:58]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:23]
	Parameter DIVISOR bound to: 50000000 - type: integer 
	Parameter divisor bound to: 49999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (5#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:23]
INFO: [Synth 8-638] synthesizing module 'digit_selector' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:46]
INFO: [Synth 8-256] done synthesizing module 'digit_selector' (6#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:46]
INFO: [Synth 8-638] synthesizing module 'bcd_control' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:141]
INFO: [Synth 8-226] default block is never used [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:148]
INFO: [Synth 8-256] done synthesizing module 'bcd_control' (7#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:141]
INFO: [Synth 8-638] synthesizing module 'bcd_to_cathodes' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:173]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_cathodes' (8#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:173]
INFO: [Synth 8-638] synthesizing module 'bcd_to_anodes' [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:207]
INFO: [Synth 8-226] default block is never used [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:213]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_anodes' (9#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/display_wrappers.v:207]
INFO: [Synth 8-256] done synthesizing module 'func_wrapper' (10#1) [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/sources_1/new/func_wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.121 ; gain = 113.531 ; free physical = 858 ; free virtual = 2964
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.121 ; gain = 113.531 ; free physical = 858 ; free virtual = 2964
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/func_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/func_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.801 ; gain = 0.000 ; free physical = 596 ; free virtual = 2704
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 659 ; free virtual = 2767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 659 ; free virtual = 2767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 660 ; free virtual = 2767
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "quotient_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 659 ; free virtual = 2766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sqrt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module func 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module bcd_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module digit_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module bcd_to_anodes 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divider/quotient_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fn/s/m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fn/m_b_bi_reg[7] )
INFO: [Synth 8-3886] merging instance 'fn/s/y_bo_reg[7]' (FDRE) to 'fn/s/m_reg[1]'
INFO: [Synth 8-3886] merging instance 'fn/s/m_reg[3]' (FDRE) to 'fn/s/m_reg[1]'
INFO: [Synth 8-3886] merging instance 'fn/s/m_reg[5]' (FDRE) to 'fn/s/m_reg[1]'
INFO: [Synth 8-3886] merging instance 'fn/s/m_reg[7]' (FDRE) to 'fn/s/m_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fn/s/m_reg[1] )
WARNING: [Synth 8-3332] Sequential element (fn/m_b_bi_reg[7]) is unused and will be removed from module func_wrapper.
WARNING: [Synth 8-3332] Sequential element (converter/state_reg[1]) is unused and will be removed from module func_wrapper.
WARNING: [Synth 8-3332] Sequential element (converter/bcd_actual_reg[31]) is unused and will be removed from module func_wrapper.
WARNING: [Synth 8-3332] Sequential element (fn/s/m_reg[1]) is unused and will be removed from module func_wrapper.
WARNING: [Synth 8-3332] Sequential element (converter/ctr_reg[4]) is unused and will be removed from module func_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 634 ; free virtual = 2743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 523 ; free virtual = 2635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 502 ; free virtual = 2614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    27|
|5     |LUT3   |    32|
|6     |LUT4   |    31|
|7     |LUT5   |    60|
|8     |LUT6   |    56|
|9     |MUXF7  |     6|
|10    |MUXF8  |     1|
|11    |FDRE   |   172|
|12    |FDSE   |     1|
|13    |IBUF   |    19|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   442|
|2     |  converter |bcd_converter  |   158|
|3     |  divider   |clock_divider  |    52|
|4     |  fn        |func           |   180|
|5     |    m       |mult           |    86|
|6     |    s       |sqrt           |    66|
|7     |  selector  |digit_selector |    14|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1609.801 ; gain = 455.211 ; free physical = 499 ; free virtual = 2611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1609.801 ; gain = 113.531 ; free physical = 561 ; free virtual = 2674
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1609.809 ; gain = 455.211 ; free physical = 561 ; free virtual = 2674
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1609.809 ; gain = 468.613 ; free physical = 559 ; free virtual = 2672
INFO: [Common 17-1381] The checkpoint '/home/comeillfoo/fun/functional-design/rtl_math_acc/rtl_math_acc.runs/synth_1/func_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file func_wrapper_utilization_synth.rpt -pb func_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1633.812 ; gain = 0.000 ; free physical = 553 ; free virtual = 2665
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 17:13:33 2022...
