rom_ip_inst.v,verilog,xil_defaultlib,../../../../SCM_MCU.srcs/sources_1/ip/rom_ip_inst/sim/rom_ip_inst.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
