<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ICH_MISR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICH_MISR, Interrupt Controller Maintenance Interrupt State Register</h1><p>The ICH_MISR characteristics are:</p><h2>Purpose</h2><p>Indicates which maintenance interrupts are asserted.</p><h2>Configuration</h2><p>AArch32 System register ICH_MISR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-ich_misr_el2.html">ICH_MISR_EL2[31:0]
            </a>.
          </p><p><ins>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to ICH_MISR are </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins>.</ins></p><p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p><p><del class="nocount">
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                  only if the PE resets into an Exception level that is using AArch32.
                
                Otherwise,
                
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>ICH_MISR is a 32-bit register.</p><h2>Field descriptions</h2><p>The ICH_MISR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#VGrp1D_7">VGrp1D</a></td><td class="lr" colspan="1"><a href="#VGrp1E_6">VGrp1E</a></td><td class="lr" colspan="1"><a href="#VGrp0D_5">VGrp0D</a></td><td class="lr" colspan="1"><a href="#VGrp0E_4">VGrp0E</a></td><td class="lr" colspan="1"><a href="#NP_3">NP</a></td><td class="lr" colspan="1"><a href="#LRENP_2">LRENP</a></td><td class="lr" colspan="1"><a href="#U_1">U</a></td><td class="lr" colspan="1"><a href="#EOI_0">EOI</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:8]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="VGrp1D_7">VGrp1D, bit [7]
              </h4><p>vPE Group 1 Disabled.</p><table class="valuetable"><tr><th>VGrp1D</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>vPE Group 1 Disabled maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>vPE Group 1 Disabled maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.VGrp1DIE<ins> is </ins><del>==</del>1 and <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.<ins>VENG0 is </ins><del>VMGrp1En==</del>0.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="VGrp1E_6">VGrp1E, bit [6]
              </h4><p>vPE Group 1 Enabled.</p><table class="valuetable"><tr><th>VGrp1E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>vPE Group 1 Enabled maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>vPE Group 1 Enabled maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.VGrp1EIE<ins> is </ins><del>==</del>1 and <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.<ins>VENG1 is </ins><del>VMGrp1En==</del>1.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="VGrp0D_5">VGrp0D, bit [5]
              </h4><p>vPE Group 0 Disabled.</p><table class="valuetable"><tr><th>VGrp0D</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>vPE Group 0 Disabled maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>vPE Group 0 Disabled maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.VGrp0DIE<ins> is </ins><del>==</del>1 and <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.<ins>VENG0 is </ins><del>VMGrp0En==</del>0.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="VGrp0E_4">VGrp0E, bit [4]
              </h4><p>vPE Group 0 Enabled.</p><table class="valuetable"><tr><th>VGrp0E</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>vPE Group 0 Enabled maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>vPE Group 0 Enabled maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.VGrp0EIE<ins> is </ins><del>==</del>1 and <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.<ins>VENG0 is </ins><del>VMGrp0En==</del>1.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="NP_3">NP, bit [3]
              </h4><p>No Pending.</p><table class="valuetable"><tr><th>NP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No Pending maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>No Pending maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.NPIE<ins> is </ins><del>==</del>1 and no List register is in pending state.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="LRENP_2">LRENP, bit [2]
              </h4><p>List Register Entry Not Present.</p><table class="valuetable"><tr><th>LRENP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>List Register Entry Not Present maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>List Register Entry Not Present maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.LRENPIE<ins> is </ins><del>==</del>1 and <a href="AArch32-ich_hcr.html">ICH_HCR</a>.EOIcount is non-zero.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="U_1">U, bit [1]
              </h4><p>Underflow.</p><table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Underflow maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Underflow maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when <a href="AArch32-ich_hcr.html">ICH_HCR</a>.UIE<ins> is </ins><del>==</del>1 and zero or one of the List register entries are marked as a valid interrupt, that is, if the corresponding <a href="AArch32-ich_lrcn.html">ICH_LRC&lt;n></a>.State bits do not equal <span class="hexnumber">0x0</span>.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="EOI_0">EOI, bit [0]
              </h4><p>End Of Interrupt.</p><table class="valuetable"><tr><th>EOI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>End Of Interrupt maintenance interrupt not asserted.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>End Of Interrupt maintenance interrupt asserted.</p></td></tr></table><p>This maintenance interrupt is asserted when at least one bit in <a href="AArch32-ich_eisr.html">ICH_EISR</a> is 1.</p><p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ICH_MISR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c>}{&lt;q>} &lt;coproc>, {#}&lt;opc1>, &lt;Rt>, &lt;CRn>, &lt;CRm>{, {#}&lt;opc2>}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b100</td><td>0b1100</td><td>0b1011</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_HSRE.SRE == '0' then
        UNDEFINED;
    else
        return ICH_MISR;
elsif PSTATE.EL == EL3 then
    if ICC_MSRE.SRE == '0' then
        UNDEFINED;
    else
        return ICH_MISR;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>