@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[32] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[34] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[35] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[36] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[38] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[40] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[42] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[44] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[46] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[78] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[46] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[44] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[42] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[40] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[38] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[36] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[35] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[34] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[32] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[2] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[6] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.byte_out[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[0] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Sequential instance read_buffer_0.position[1] reduced to a combinational gate by constant propagation
@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"
@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"
@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"
@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"
@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"
@W: MT420 |Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"
