* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Apr 6 2019 11:51:50

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       SG48

Design statistics:
------------------
    FFs:                  397
    LUTs:                 843
    RAMs:                 0
    IOBs:                 8
    GBs:                  4
    PLLs:                 0
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            0
    LEDDA_IPs:            0
    DSPs:                 1
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 868/5280
        Combinational Logic Cells: 471      out of   5280      8.92045%
        Sequential Logic Cells:    397      out of   5280      7.51894%
        Logic Tiles:               189      out of   660       28.6364%
    Registers: 
        Logic Registers:           397      out of   5280      7.51894%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   30        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     0        out of   1         0%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          1        out of   8         12.5%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                3        out of   39        7.69231%
        Output Pins:               5        out of   39        12.8205%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                4        out of   8         50%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 1        out of   17        5.88235%
    Bank 2: 7        out of   22        31.8182%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name                         
    ----------  ---------  -----------  -------  -------  -----------    -----------                         
    2           Input      SB_LVCMOS    No       2        Simple Input   uart_input_drone                    
    4           Input      SB_LVCMOS    No       2        Simple Input   uart_input_pc                       
    35          Input      SB_LVCMOS    No       0        Simple Input   clk_system                          

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name                         
    ----------  ---------  -----------  -------  -------  -----------    -----------                         
    6           Output     SB_LVCMOS    No       2        Simple Output  uart_drone_input_debug              
    9           Output     SB_LVCMOS    No       2        Simple Output  ppm_output                          
    10          Output     SB_LVCMOS    No       2        Simple Output  uart_drone_data_rdy_debug           
    11          Output     SB_LVCMOS    No       2        Simple Output  uart_commands_input_debug           
    46          Output     SB_LVCMOS    No       2        Simple Output  drone_frame_decoder_data_rdy_debug  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name              
    -------------  -------  ---------  ------  -----------              
    7              0        IO         397     clk_system_c_g           
    6              2                   279     reset_system_g           
    5              2                   30      pc_frame_decoder_dv_0_g  
    4              0                   19      ppm_encoder_1.N_168_g    


Router Summary:
---------------
    Status:  Successful
    Runtime: 22 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     5966 out of 110555      5.39641%
                          Span 4     1271 out of  23008      5.52417%
                         Span 12      154 out of   4464      3.44982%
                  Global network        4 out of      8      50%
      Vertical Inter-LUT Connect       81 out of   4620      1.75325%

