 =======================================================
 ============== Printing Statistics [id:0]==============
   Total Return Transactions : 0 (0 bytes) aggregate average bandwidth 0.000GB/s
      -Rank   0 : 
        -Reads  : 0 (0 bytes)
        -Writes : 0 (0 bytes)
        -Bandwidth / Latency  (Bank 0): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 1): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 2): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 3): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 4): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 5): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 6): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 7): 0.000 GB/s		-nan ns
 == Power Data for Rank        0
   Average Power (watts)     : 0.000
     -Background (watts)     : 0.000
     -Act/Pre    (watts)     : 0.000
     -Burst      (watts)     : 0.000
     -Refresh    (watts)     : 0.000
      -Rank   1 : 
        -Reads  : 0 (0 bytes)
        -Writes : 0 (0 bytes)
        -Bandwidth / Latency  (Bank 0): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 1): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 2): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 3): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 4): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 5): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 6): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 7): 0.000 GB/s		-nan ns
 == Power Data for Rank        1
   Average Power (watts)     : 0.000
     -Background (watts)     : 0.000
     -Act/Pre    (watts)     : 0.000
     -Burst      (watts)     : 0.000
     -Refresh    (watts)     : 0.000

 == Pending Transactions : 0 (0)==

----------------- Memory System Update ------------------
 ------------------------- [0] -------------------------
== New Transaction - Mapping Address [0x2000d5c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 106
 ++ Adding IDD2N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[idle] [idle] [idle] [idle] [idle] [idle] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 2
    0]BP [ACT] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
    1]BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [1] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
== New Transaction - Mapping Address [0x1ff96fc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[idle] [idle] [idle] [idle] [idle] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 3
    0]BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
    1]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [2] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
== New Transaction - Mapping Address [0x2000d600] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 107
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[idle] [idle] [idle] [idle] [idle] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 5
    0]BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
    1]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    3]BP [ACT] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    4]BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [3] -------------------------
== New Transaction - Mapping Address [0x1ff97000] (Read)
  Rank : 0
  Bank : 0
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[idle] [idle] [idle] [idle] [idle] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 7
    0]BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
    1]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    3]BP [ACT] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    4]BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    5]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    6]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [4] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000d600] r[0] b[0] row[4096] col[107]
== New Transaction - Mapping Address [0x2000a340] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 81
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [idle] [idle] [idle] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 8
    0]BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
    1]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    3]BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    4]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    5]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    6]BP [ACT] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    7]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [5] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000d600] r[0] b[0] row[4096] col[107]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
== New Transaction - Mapping Address [0x1ff97080] (Read)
  Rank : 0
  Bank : 2
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [idle] [idle] [idle] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 9
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    3]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    5]BP [ACT] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    6]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    7]BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    8]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [6] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000d5c0] r[0] b[7] row[4096] col[106]
== New Transaction - Mapping Address [0x2004ef40] (Read)
  Rank : 0
  Bank : 5
  Row  : 4098
  Col  : 119
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [idle] [idle] [idle] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 11
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    3]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    5]BP [ACT] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    6]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    7]BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    8]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    9]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    10]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [7] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000a340] r[0] b[5] row[4096] col[81]
== New Transaction - Mapping Address [0x1ff970c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [idle] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 12
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
    3]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    5]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    6]BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    7]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    8]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    9]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    10]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    11]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [8] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000a340] r[0] b[5] row[4096] col[81]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
== New Transaction - Mapping Address [0x1ff97100] (Read)
  Rank : 0
  Bank : 4
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [idle] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 13
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    5]BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    6]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    7]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    8]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    9]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    10]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    12]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [9] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000d600] r[0] b[0] row[4096] col[107]
== New Transaction - Mapping Address [0x1ff97140] (Read)
  Rank : 0
  Bank : 5
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [idle] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 15
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    5]BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    6]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    7]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    8]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    9]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    10]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    12]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    13]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    14]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000d5c0] r[0] b[7] row[4096] col[106] data[0]=NO DATA

 ------------------------- [10] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
== New Transaction - Mapping Address [0x1ff97180] (Read)
  Rank : 0
  Bank : 6
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 16
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
    5]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    6]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    7]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    8]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    9]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    11]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    12]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    13]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    14]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    15]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [11] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
== New Transaction - Mapping Address [0x1ff971c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 17
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    5]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    7]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    8]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    10]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    12]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    13]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    14]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    15]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    16]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000d5c0] r[0] b[7] row[4096] col[106] data[0]=NO DATA
 ------------------------- [12] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a340] r[0] b[5] row[4096] col[81]
== New Transaction - Mapping Address [0x1ff97200] (Read)
  Rank : 0
  Bank : 0
  Row  : 4092
  Col  : 185
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000d5c0] [0]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 19
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    5]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    7]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    8]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    10]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    12]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    13]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    14]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    15]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    16]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    17]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    18]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000d600] r[0] b[0] row[4096] col[107] data[0]=NO DATA

 ------------------------- [13] -------------------------
== New Transaction - Mapping Address [0x40009f40] (Write)
  Rank : 0
  Bank : 5
  Row  : 8192
  Col  : 79
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 21
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
    5]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    7]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    8]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    10]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    12]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    13]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    14]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    15]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    16]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    17]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    18]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    19]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    20]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [14] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
== New Transaction - Mapping Address [0x2001c800] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 228
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [idle] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 22
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    7]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    8]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    9]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    11]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    12]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    13]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    14]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    15]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    16]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    17]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    18]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    19]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    20]BP [ACT] pa[0x2001c800] r[0] b[0] row[4096] col[228]
    21]BP [READ] pa[0x2001c800] r[0] b[0] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000d600] r[0] b[0] row[4096] col[107] data[0]=NO DATA
 ------------------------- [15] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97080] r[0] b[2] row[4092] col[184]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
== New Transaction - Mapping Address [0x2001c840] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 228
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000d600] [0]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 23
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    8]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    10]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    12]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    13]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    14]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    15]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    16]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    17]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    18]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    19]BP [ACT] pa[0x2001c800] r[0] b[0] row[4096] col[228]
    20]BP [READ] pa[0x2001c800] r[0] b[0] row[4096] col[228]
    21]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    22]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a340] r[0] b[5] row[4096] col[81] data[0]=NO DATA

 ------------------------- [16] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c800] r[0] b[0] row[4096] col[228]
== New Transaction - Mapping Address [0x2000ab00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 85
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [idle] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 23
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    8]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    10]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    12]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    13]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    14]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    15]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    16]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    17]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    18]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    19]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    20]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    21]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    22]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [17] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c800] r[0] b[0] row[4096] col[228]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
== New Transaction - Mapping Address [0x40009e00] (Read)
  Rank : 0
  Bank : 0
  Row  : 8192
  Col  : 79
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [idle] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 25
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    8]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    10]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    12]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    13]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    14]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    15]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    16]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    17]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    18]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    19]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    20]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    21]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    22]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    23]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    24]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a340] r[0] b[5] row[4096] col[81] data[0]=NO DATA
 ------------------------- [18] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
== New Transaction - Mapping Address [0x2001f600] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 251
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a340] [0]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 26
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
    7]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    8]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    9]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    11]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    12]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    13]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    14]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    15]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    16]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    17]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    18]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    19]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    20]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    21]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    22]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    23]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    24]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    25]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97080] r[0] b[2] row[4092] col[184] data[0]=NO DATA

 ------------------------- [19] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
== New Transaction - Mapping Address [0x2001f640] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 251
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 27
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    8]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    10]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    11]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    12]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    13]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    14]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    15]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    16]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    17]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    18]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    19]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    20]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    21]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    22]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    23]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    24]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    25]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    26]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [20] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff970c0] r[0] b[3] row[4092] col[184]
== New Transaction - Mapping Address [0x2001c9c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 228
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 29
    0]BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    2]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    4]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    6]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    8]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    10]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    11]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    12]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    13]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    14]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    15]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    16]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    17]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    18]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    19]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    20]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    21]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    22]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    23]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    24]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    25]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    26]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    27]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    28]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97080] r[0] b[2] row[4092] col[184] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c800] r[0] b[0] row[4096] col[228] data[0]=NO DATA

 ------------------------- [21] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
== New Transaction - Mapping Address [0x2000aec0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 87
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97080] [0]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [4096] [idle] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 30
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    8]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    9]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    10]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    11]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    12]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    13]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    14]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    15]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    16]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    17]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    18]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    19]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    20]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    21]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    22]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    23]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    24]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    25]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    26]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    27]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    28]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    29]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [22] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
== New Transaction - Mapping Address [0x2001ca00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 229
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [4096] [idle] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    8]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    9]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    10]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    12]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    13]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    14]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    15]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    16]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    17]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    18]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    19]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    20]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    21]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    22]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    23]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    24]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    25]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    26]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    27]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    28]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    29]BP [ACT] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    30]BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c800] r[0] b[0] row[4096] col[228] data[0]=NO DATA
 ------------------------- [23] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97100] r[0] b[4] row[4092] col[184]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c800] [0]
== Printing transaction queue
  0] T [Read] [0x2001ca80]
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [pre] [idle] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    8]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    9]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    10]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    11]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    12]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    13]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    14]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    15]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    16]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    17]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    18]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    19]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    20]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    21]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    22]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    23]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    24]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    25]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    26]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    27]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    28]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    29]BP [ACT] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    30]BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff970c0] r[0] b[3] row[4092] col[184] data[0]=NO DATA

 ------------------------- [24] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
== New Transaction - Mapping Address [0x2001ca80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 229
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000aa80]
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    8]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    9]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    11]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    12]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    13]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    14]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    15]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    16]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    17]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    18]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    19]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    20]BP [ACT] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    21]BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
    22]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    23]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    24]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    25]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    26]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    27]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    28]BP [ACT] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    29]BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    30]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    31]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [25] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
== New Transaction - Mapping Address [0x2000aa80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 85
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009ec0]
== Printing bank states (According to MC)
[4096] [idle] [4092] [4092] [4092] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    8]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    9]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    11]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    12]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    13]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    14]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    15]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    16]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    17]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    18]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    19]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    20]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    21]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    22]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    23]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    24]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    25]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    26]BP [ACT] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    27]BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    28]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    29]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    30]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    31]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff970c0] r[0] b[3] row[4092] col[184] data[0]=NO DATA
 ------------------------- [26] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001f600] r[0] b[0] row[4096] col[251]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff970c0] [0]
== Printing transaction queue
  0] T [Read] [0x40009ec0]
  1] T [Read] [0x2001ca40]
== Printing bank states (According to MC)
[4096] [idle] [pre] [4092] [4092] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    8]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    9]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    11]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    12]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    13]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    14]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    15]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    16]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    17]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    18]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    19]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    20]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    21]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    22]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    23]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    24]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    25]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    26]BP [ACT] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    27]BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
    28]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    29]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    30]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    31]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97100] r[0] b[4] row[4092] col[184] data[0]=NO DATA

 ------------------------- [27] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
== New Transaction - Mapping Address [0x40009ec0] (Read)
  Rank : 0
  Bank : 3
  Row  : 8192
  Col  : 79
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001ca40]
  1] T [Read] [0x1ff96f80]
== Printing bank states (According to MC)
[4096] [idle] [pre] [4092] [4092] [idle] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    5]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    7]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    8]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    9]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    10]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    11]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    12]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    13]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    14]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    15]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    16]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    17]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    18]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    19]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    20]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    21]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    22]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    23]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    24]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    25]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    26]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    27]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    28]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    29]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    30]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    31]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [28] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001ca00] r[0] b[0] row[4096] col[229]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001ca40]
  1] T [Read] [0x1ff96f80]
  2] T [Read] [0x2001c040]
== Printing bank states (According to MC)
[4096] [idle] [pre] [4092] [4092] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
    7]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    8]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    9]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    10]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    11]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    12]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    13]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    14]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    15]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    16]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    17]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    18]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    19]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    20]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    21]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    22]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    23]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    24]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    25]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    26]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    27]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    28]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    29]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    30]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97100] r[0] b[4] row[4092] col[184] data[0]=NO DATA
 ------------------------- [29] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
== New Transaction - Mapping Address [0x2001ca40] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 229
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97100] [0]
== Printing transaction queue
  0] T [Read] [0x1ff96f80]
  1] T [Read] [0x2001c040]
  2] T [Write] [0x40008380] [0]
== Printing bank states (According to MC)
[4096] [idle] [pre] [4092] [4092] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    8]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    10]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    12]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    13]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    14]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    15]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    16]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    17]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    18]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    19]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    20]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    21]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    22]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    23]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    24]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    25]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    26]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    27]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    28]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    29]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    30]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    31]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001f600] r[0] b[0] row[4096] col[251] data[0]=NO DATA

 ------------------------- [30] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97180] r[0] b[6] row[4092] col[184]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff96f80]
  1] T [Read] [0x2001c040]
  2] T [Write] [0x40008380] [0]
  3] T [Read] [0x2000aac0]
== Printing bank states (According to MC)
[4096] [idle] [idle] [pre] [4092] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    8]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    10]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    12]BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    13]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    14]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    15]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    16]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    17]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    18]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    19]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    20]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    21]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    22]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    23]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    24]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    25]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    26]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    27]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    28]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    29]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    30]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    31]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [31] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff96f80]
  1] T [Read] [0x2001c040]
  2] T [Write] [0x40008380] [0]
  3] T [Read] [0x2000aac0]
  4] T [Read] [0x2001c080]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [4092] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
    4]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    6]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    8]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    10]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    12]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    13]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    14]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    15]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    16]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    17]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    18]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    19]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    20]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    21]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    22]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    23]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    24]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    25]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    26]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    27]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    28]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    29]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    30]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001f600] r[0] b[0] row[4096] col[251] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001ca00] r[0] b[0] row[4096] col[229] data[0]=NO DATA

 ------------------------- [32] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001c840] r[0] b[1] row[4096] col[228]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
== New Transaction - Mapping Address [0x1ff96f80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001f600] [0]
== Printing transaction queue
  0] T [Read] [0x2001c040]
  1] T [Write] [0x40008380] [0]
  2] T [Read] [0x2000aac0]
  3] T [Read] [0x2001c080]
  4] T [Write] [0x40000040] [0]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [4092] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    12]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    13]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    14]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    15]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    16]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    17]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    18]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    19]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    20]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    21]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    22]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    23]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    24]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    25]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    26]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    27]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    28]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    29]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    30]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    31]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [33] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2004ef40] r[0] b[5] row[4098] col[119]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001c040]
  1] T [Write] [0x40008380] [0]
  2] T [Read] [0x2000aac0]
  3] T [Read] [0x2001c080]
  4] T [Write] [0x40000040] [0]
  5] T [Write] [0x40000080] [0]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [pre] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    12]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    13]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    14]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    15]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    16]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    17]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    18]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    19]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    20]BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    21]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    22]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    23]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    24]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    25]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    26]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    27]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    28]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    29]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    30]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    31]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001ca00] r[0] b[0] row[4096] col[229] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97180] r[0] b[6] row[4092] col[184] data[0]=NO DATA

 ------------------------- [34] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001ca00] [0]
== Printing transaction queue
  0] T [Read] [0x2001c040]
  1] T [Write] [0x40008380] [0]
  2] T [Read] [0x2000aac0]
  3] T [Read] [0x2001c080]
  4] T [Write] [0x40000040] [0]
  5] T [Write] [0x40000080] [0]
  6] T [Read] [0x40008440]
== Printing bank states (According to MC)
[4096] [4096] [idle] [4096] [pre] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
    12]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    13]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    14]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    15]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    16]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    17]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    18]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    19]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    20]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    21]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    22]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    23]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    24]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    25]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    26]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    27]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    28]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    29]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    30]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [35] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
== New Transaction - Mapping Address [0x2001c040] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40008380] [0]
  1] T [Read] [0x2000aac0]
  2] T [Read] [0x2001c080]
  3] T [Write] [0x40000040] [0]
  4] T [Write] [0x40000080] [0]
  5] T [Read] [0x40008440]
  6] T [Write] [0x400000c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [idle] [4096] [pre] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    12]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    13]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    14]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    15]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    16]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    17]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    18]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    19]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    20]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    21]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    22]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    23]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    24]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    25]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    26]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    27]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    28]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    29]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    30]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    31]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97180] r[0] b[6] row[4092] col[184] data[0]=NO DATA
 ------------------------- [36] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c840] r[0] b[1] row[4096] col[228]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97180] [0]
== Printing transaction queue
  0] T [Write] [0x40008380] [0]
  1] T [Read] [0x2000aac0]
  2] T [Read] [0x2001c080]
  3] T [Write] [0x40000040] [0]
  4] T [Write] [0x40000080] [0]
  5] T [Read] [0x40008440]
  6] T [Write] [0x400000c0] [0]
  7] T [Read] [0x2001fb80]
== Printing bank states (According to MC)
[pre] [4096] [idle] [4096] [pre] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    12]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    13]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    14]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    15]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    16]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    17]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    18]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    19]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    20]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    21]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    22]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    23]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    24]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    25]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    26]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    27]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    28]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    29]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    30]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    31]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2004ef40] r[0] b[5] row[4098] col[119] data[0]=NO DATA

 ------------------------- [37] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40008380] [0]
  1] T [Read] [0x2000aac0]
  2] T [Read] [0x2001c080]
  3] T [Write] [0x40000040] [0]
  4] T [Write] [0x40000080] [0]
  5] T [Read] [0x40008440]
  6] T [Write] [0x400000c0] [0]
  7] T [Read] [0x2001fb80]
  8] T [Read] [0x2001fbc0]
== Printing bank states (According to MC)
[pre] [4096] [idle] [4096] [4096] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    12]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    13]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    14]BP [ACT] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    15]BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
    16]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    17]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    18]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    19]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    20]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    21]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    22]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    23]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    24]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    25]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    26]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    27]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    28]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    29]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    30]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [38] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
== New Transaction - Mapping Address [0x40008380] (Write)
  Rank : 0
  Bank : 6
  Row  : 8192
  Col  : 65
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000aac0]
  1] T [Read] [0x2001c080]
  2] T [Write] [0x40000040] [0]
  3] T [Write] [0x40000080] [0]
  4] T [Read] [0x40008440]
  5] T [Write] [0x400000c0] [0]
  6] T [Read] [0x2001fb80]
  7] T [Read] [0x2001fbc0]
  8] T [Read] [0x40003340]
== Printing bank states (According to MC)
[pre] [4096] [idle] [4096] [4096] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    12]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    13]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    14]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    15]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    16]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    17]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    18]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    19]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    20]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    21]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    22]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    23]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    24]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    25]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    26]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    27]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    28]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    29]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    30]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2004ef40] r[0] b[5] row[4098] col[119] data[0]=NO DATA
 ------------------------- [39] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001f640] r[0] b[1] row[4096] col[251]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2004ef40] [0]
== Printing transaction queue
  0] T [Read] [0x2000aac0]
  1] T [Read] [0x2001c080]
  2] T [Write] [0x40000040] [0]
  3] T [Write] [0x40000080] [0]
  4] T [Read] [0x40008440]
  5] T [Write] [0x400000c0] [0]
  6] T [Read] [0x2001fb80]
  7] T [Read] [0x2001fbc0]
  8] T [Read] [0x40003340]
  9] T [Read] [0x2001fc80]
== Printing bank states (According to MC)
[pre] [4096] [idle] [4096] [4096] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    12]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    13]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    14]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    15]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    16]BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
    17]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    18]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    19]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    20]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    21]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    22]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    23]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    24]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    25]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    26]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    27]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    28]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    29]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    30]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c840] r[0] b[1] row[4096] col[228] data[0]=NO DATA

 ------------------------- [40] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
== New Transaction - Mapping Address [0x2000aac0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 85
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001c080]
  1] T [Write] [0x40000040] [0]
  2] T [Write] [0x40000080] [0]
  3] T [Read] [0x40008440]
  4] T [Write] [0x400000c0] [0]
  5] T [Read] [0x2001fb80]
  6] T [Read] [0x2001fbc0]
  7] T [Read] [0x40003340]
  8] T [Read] [0x2001fc80]
  9] T [Read] [0x2001fcc0]
== Printing bank states (According to MC)
[idle] [4096] [idle] [4096] [4096] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    5]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    7]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    9]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    11]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    12]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    13]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    14]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    15]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    16]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    17]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    18]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    19]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    20]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    21]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    22]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    23]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    24]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    25]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    26]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    27]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    28]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    29]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    30]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    31]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [41] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000aec0] r[0] b[3] row[4096] col[87]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001c080]
  1] T [Write] [0x40000040] [0]
  2] T [Write] [0x40000080] [0]
  3] T [Read] [0x40008440]
  4] T [Write] [0x400000c0] [0]
  5] T [Read] [0x2001fb80]
  6] T [Read] [0x2001fbc0]
  7] T [Read] [0x40003340]
  8] T [Read] [0x2001fc80]
  9] T [Read] [0x2001fcc0]
  10] T [Write] [0x40003380] [0]
== Printing bank states (According to MC)
[4092] [4096] [idle] [4096] [4096] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    3]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    5]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    7]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    9]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
    11]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    12]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    13]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    14]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    15]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    16]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    17]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    18]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    19]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    20]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    21]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    22]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    23]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    24]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    25]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    26]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    27]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    28]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    29]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    30]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c840] r[0] b[1] row[4096] col[228] data[0]=NO DATA
 ------------------------- [42] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
== New Transaction - Mapping Address [0x2001c080] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c840] [0]
== Printing transaction queue
  0] T [Write] [0x40000040] [0]
  1] T [Write] [0x40000080] [0]
  2] T [Read] [0x40008440]
  3] T [Write] [0x400000c0] [0]
  4] T [Read] [0x2001fb80]
  5] T [Read] [0x2001fbc0]
  6] T [Read] [0x40003340]
  7] T [Read] [0x2001fc80]
  8] T [Read] [0x2001fcc0]
  9] T [Write] [0x40003380] [0]
  10] T [Read] [0x2001fd00]
== Printing bank states (According to MC)
[4092] [4096] [idle] [4096] [4096] [4098] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    3]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    5]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    7]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    9]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    11]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    12]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    13]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    14]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    15]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    16]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    17]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    18]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    19]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    20]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    21]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    22]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    23]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    24]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    25]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    26]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    27]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    28]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    29]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    30]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    31]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001f640] r[0] b[1] row[4096] col[251] data[0]=NO DATA

 ------------------------- [43] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000ab00] r[0] b[4] row[4096] col[85]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40000040] [0]
  1] T [Write] [0x40000080] [0]
  2] T [Read] [0x40008440]
  3] T [Write] [0x400000c0] [0]
  4] T [Read] [0x2001fb80]
  5] T [Read] [0x2001fbc0]
  6] T [Read] [0x40003340]
  7] T [Read] [0x2001fc80]
  8] T [Read] [0x2001fcc0]
  9] T [Write] [0x40003380] [0]
  10] T [Read] [0x2001fd00]
  11] T [Write] [0x400033c0] [0]
== Printing bank states (According to MC)
[4092] [4096] [idle] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    3]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    5]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    7]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    9]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    11]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    12]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    13]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    14]BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    15]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    16]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    17]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    18]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    19]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    20]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    21]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    22]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    23]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    24]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    25]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    26]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    27]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    28]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    29]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    30]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    31]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [44] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40000040] [0]
  1] T [Write] [0x40000080] [0]
  2] T [Read] [0x40008440]
  3] T [Write] [0x400000c0] [0]
  4] T [Read] [0x2001fb80]
  5] T [Read] [0x2001fbc0]
  6] T [Read] [0x40003340]
  7] T [Read] [0x2001fc80]
  8] T [Read] [0x2001fcc0]
  9] T [Write] [0x40003380] [0]
  10] T [Read] [0x2001fd00]
  11] T [Write] [0x400033c0] [0]
  12] T [Write] [0x4000a040] [0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
    2]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    3]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    4]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    5]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    7]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    8]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    9]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    10]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    11]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    12]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    13]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    14]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    15]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    16]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    17]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    18]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    19]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    20]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    21]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    22]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    23]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    24]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    25]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    26]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    27]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    28]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    29]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    30]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001f640] r[0] b[1] row[4096] col[251] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000aec0] r[0] b[3] row[4096] col[87] data[0]=NO DATA

 ------------------------- [45] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
== New Transaction - Mapping Address [0x40000040] (Write)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 0
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001f640] [0]
== Printing transaction queue
  0] T [Write] [0x40000080] [0]
  1] T [Read] [0x40008440]
  2] T [Write] [0x400000c0] [0]
  3] T [Read] [0x2001fb80]
  4] T [Read] [0x2001fbc0]
  5] T [Read] [0x40003340]
  6] T [Read] [0x2001fc80]
  7] T [Read] [0x2001fcc0]
  8] T [Write] [0x40003380] [0]
  9] T [Read] [0x2001fd00]
  10] T [Write] [0x400033c0] [0]
  11] T [Write] [0x4000a040] [0]
  12] T [Read] [0x2001c880]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    3]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    6]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    7]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    8]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    9]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    10]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    11]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    12]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    13]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    14]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    15]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    16]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    17]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    18]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    19]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    20]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    21]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    22]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    23]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    24]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    25]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    26]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    27]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    28]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    29]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    30]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    31]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [46] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97000] r[0] b[0] row[4092] col[184]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40000080] [0]
  1] T [Read] [0x40008440]
  2] T [Write] [0x400000c0] [0]
  3] T [Read] [0x2001fb80]
  4] T [Read] [0x2001fbc0]
  5] T [Read] [0x40003340]
  6] T [Read] [0x2001fc80]
  7] T [Read] [0x2001fcc0]
  8] T [Write] [0x40003380] [0]
  9] T [Read] [0x2001fd00]
  10] T [Write] [0x400033c0] [0]
  11] T [Write] [0x4000a040] [0]
  12] T [Read] [0x2001c880]
  13] T [Read] [0x2001c8c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    3]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    6]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    7]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    8]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    9]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    10]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    11]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    12]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    13]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    14]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    15]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    16]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    17]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    18]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    19]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    20]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    21]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    22]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    23]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    24]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    25]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    26]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    27]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    28]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    29]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    30]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    31]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000aec0] r[0] b[3] row[4096] col[87] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000ab00] r[0] b[4] row[4096] col[85] data[0]=NO DATA

 ------------------------- [47] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000aec0] [0]
== Printing transaction queue
  0] T [Write] [0x40000080] [0]
  1] T [Read] [0x40008440]
  2] T [Write] [0x400000c0] [0]
  3] T [Read] [0x2001fb80]
  4] T [Read] [0x2001fbc0]
  5] T [Read] [0x40003340]
  6] T [Read] [0x2001fc80]
  7] T [Read] [0x2001fcc0]
  8] T [Write] [0x40003380] [0]
  9] T [Read] [0x2001fd00]
  10] T [Write] [0x400033c0] [0]
  11] T [Write] [0x4000a040] [0]
  12] T [Read] [0x2001c880]
  13] T [Read] [0x2001c8c0]
  14] T [Read] [0x2004ef80]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [ACT] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    5]BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
    6]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    7]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    8]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    9]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    10]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    11]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    12]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    13]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    14]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    15]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    16]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    17]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    18]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    19]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    20]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    21]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    22]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    23]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    24]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    25]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    26]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    27]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    28]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    29]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    30]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [48] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
== New Transaction - Mapping Address [0x40000080] (Write)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 0
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40008440]
  1] T [Write] [0x400000c0] [0]
  2] T [Read] [0x2001fb80]
  3] T [Read] [0x2001fbc0]
  4] T [Read] [0x40003340]
  5] T [Read] [0x2001fc80]
  6] T [Read] [0x2001fcc0]
  7] T [Write] [0x40003380] [0]
  8] T [Read] [0x2001fd00]
  9] T [Write] [0x400033c0] [0]
  10] T [Write] [0x4000a040] [0]
  11] T [Read] [0x2001c880]
  12] T [Read] [0x2001c8c0]
  13] T [Read] [0x2004ef80]
  14] T [Read] [0x2000d640]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    6]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    8]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    10]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    11]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    12]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    13]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    14]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    15]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    16]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    17]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    18]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    19]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    20]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    21]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    22]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    23]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    24]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    25]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    26]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    27]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    28]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    29]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    30]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000ab00] r[0] b[4] row[4096] col[85] data[0]=NO DATA
 ------------------------- [49] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97200] r[0] b[0] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000ab00] [0]
== Printing transaction queue
  0] T [Read] [0x40008440]
  1] T [Write] [0x400000c0] [0]
  2] T [Read] [0x2001fb80]
  3] T [Read] [0x2001fbc0]
  4] T [Read] [0x40003340]
  5] T [Read] [0x2001fc80]
  6] T [Read] [0x2001fcc0]
  7] T [Write] [0x40003380] [0]
  8] T [Read] [0x2001fd00]
  9] T [Write] [0x400033c0] [0]
  10] T [Write] [0x4000a040] [0]
  11] T [Read] [0x2001c880]
  12] T [Read] [0x2001c8c0]
  13] T [Read] [0x2004ef80]
  14] T [Read] [0x2000d640]
  15] T [Read] [0x40000000]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    6]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    8]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    10]BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
    11]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    12]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    13]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    14]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    15]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    16]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    17]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    18]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    19]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    20]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    21]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    22]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    23]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    24]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    25]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    26]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    27]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    28]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    29]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    30]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97000] r[0] b[0] row[4092] col[184] data[0]=NO DATA

 ------------------------- [50] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
== New Transaction - Mapping Address [0x40008440] (Read)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 66
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400000c0] [0]
  1] T [Read] [0x2001fb80]
  2] T [Read] [0x2001fbc0]
  3] T [Read] [0x40003340]
  4] T [Read] [0x2001fc80]
  5] T [Read] [0x2001fcc0]
  6] T [Write] [0x40003380] [0]
  7] T [Read] [0x2001fd00]
  8] T [Write] [0x400033c0] [0]
  9] T [Write] [0x4000a040] [0]
  10] T [Read] [0x2001c880]
  11] T [Read] [0x2001c8c0]
  12] T [Read] [0x2004ef80]
  13] T [Read] [0x2000d640]
  14] T [Read] [0x40000000]
  15] T [Read] [0x20011680]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    6]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    8]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    10]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    11]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    12]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    13]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    14]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    15]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    16]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    17]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    18]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    19]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    20]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    21]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    22]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    23]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    24]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    25]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    26]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    27]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    28]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    29]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    30]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    31]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [51] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001ca80] r[0] b[2] row[4096] col[229]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400000c0] [0]
  1] T [Read] [0x2001fb80]
  2] T [Read] [0x2001fbc0]
  3] T [Read] [0x40003340]
  4] T [Read] [0x2001fc80]
  5] T [Read] [0x2001fcc0]
  6] T [Write] [0x40003380] [0]
  7] T [Read] [0x2001fd00]
  8] T [Write] [0x400033c0] [0]
  9] T [Write] [0x4000a040] [0]
  10] T [Read] [0x2001c880]
  11] T [Read] [0x2001c8c0]
  12] T [Read] [0x2004ef80]
  13] T [Read] [0x2000d640]
  14] T [Read] [0x40000000]
  15] T [Read] [0x20011680]
  16] T [Write] [0x1ff96f40] [0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
    2]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    4]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    6]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    8]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    10]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    11]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    12]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    13]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    14]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    15]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    16]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    17]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    18]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    19]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    20]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    21]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    22]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    23]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    24]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    25]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    26]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    27]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    28]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    29]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    30]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    31]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97000] r[0] b[0] row[4092] col[184] data[0]=NO DATA
 ------------------------- [52] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97000] [0]
== Printing transaction queue
  0] T [Write] [0x400000c0] [0]
  1] T [Read] [0x2001fb80]
  2] T [Read] [0x2001fbc0]
  3] T [Read] [0x40003340]
  4] T [Read] [0x2001fc80]
  5] T [Read] [0x2001fcc0]
  6] T [Write] [0x40003380] [0]
  7] T [Read] [0x2001fd00]
  8] T [Write] [0x400033c0] [0]
  9] T [Write] [0x4000a040] [0]
  10] T [Read] [0x2001c880]
  11] T [Read] [0x2001c8c0]
  12] T [Read] [0x2004ef80]
  13] T [Read] [0x2000d640]
  14] T [Read] [0x40000000]
  15] T [Read] [0x20011680]
  16] T [Write] [0x1ff96f40] [0]
  17] T [Read] [0x200116c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    10]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    11]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    12]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    13]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    14]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    15]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    16]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    17]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    18]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    19]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    20]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    21]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    22]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    23]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    24]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    25]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    26]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    27]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    28]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    29]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    30]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97200] r[0] b[0] row[4092] col[185] data[0]=NO DATA

 ------------------------- [53] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97140] r[0] b[5] row[4092] col[184]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400000c0] [0]
  1] T [Read] [0x2001fb80]
  2] T [Read] [0x2001fbc0]
  3] T [Read] [0x40003340]
  4] T [Read] [0x2001fc80]
  5] T [Read] [0x2001fcc0]
  6] T [Write] [0x40003380] [0]
  7] T [Read] [0x2001fd00]
  8] T [Write] [0x400033c0] [0]
  9] T [Write] [0x4000a040] [0]
  10] T [Read] [0x2001c880]
  11] T [Read] [0x2001c8c0]
  12] T [Read] [0x2004ef80]
  13] T [Read] [0x2000d640]
  14] T [Read] [0x40000000]
  15] T [Read] [0x20011680]
  16] T [Write] [0x1ff96f40] [0]
  17] T [Read] [0x200116c0]
  18] T [Read] [0x20011700]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    10]BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
    11]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    12]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    13]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    14]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    15]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    16]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    17]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    18]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    19]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    20]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    21]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    22]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    23]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    24]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    25]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    26]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    27]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    28]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    29]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    30]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [54] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
== New Transaction - Mapping Address [0x400000c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8192
  Col  : 0
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001fb80]
  1] T [Read] [0x2001fbc0]
  2] T [Read] [0x40003340]
  3] T [Read] [0x2001fc80]
  4] T [Read] [0x2001fcc0]
  5] T [Write] [0x40003380] [0]
  6] T [Read] [0x2001fd00]
  7] T [Write] [0x400033c0] [0]
  8] T [Write] [0x4000a040] [0]
  9] T [Read] [0x2001c880]
  10] T [Read] [0x2001c8c0]
  11] T [Read] [0x2004ef80]
  12] T [Read] [0x2000d640]
  13] T [Read] [0x40000000]
  14] T [Read] [0x20011680]
  15] T [Write] [0x1ff96f40] [0]
  16] T [Read] [0x200116c0]
  17] T [Read] [0x20011700]
  18] T [Read] [0x20011740]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    11]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    12]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    13]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    14]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    15]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    16]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    17]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    18]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    19]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    20]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    21]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    22]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    23]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    24]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    25]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    26]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    27]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    28]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    29]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    30]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97200] r[0] b[0] row[4092] col[185] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001ca80] r[0] b[2] row[4096] col[229] data[0]=NO DATA

 ------------------------- [55] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000aa80] r[0] b[2] row[4096] col[85]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97200] [0]
== Printing transaction queue
  0] T [Read] [0x2001fb80]
  1] T [Read] [0x2001fbc0]
  2] T [Read] [0x40003340]
  3] T [Read] [0x2001fc80]
  4] T [Read] [0x2001fcc0]
  5] T [Write] [0x40003380] [0]
  6] T [Read] [0x2001fd00]
  7] T [Write] [0x400033c0] [0]
  8] T [Write] [0x4000a040] [0]
  9] T [Read] [0x2001c880]
  10] T [Read] [0x2001c8c0]
  11] T [Read] [0x2004ef80]
  12] T [Read] [0x2000d640]
  13] T [Read] [0x40000000]
  14] T [Read] [0x20011680]
  15] T [Write] [0x1ff96f40] [0]
  16] T [Read] [0x200116c0]
  17] T [Read] [0x20011700]
  18] T [Read] [0x20011740]
  19] T [Read] [0x2001a4c0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4096] [idle] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    11]BP [ACT] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    12]BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
    13]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    14]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    15]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    16]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    17]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    18]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    19]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    20]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    21]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    22]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    23]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    24]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    25]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    26]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    27]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    28]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    29]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    30]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [56] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
== New Transaction - Mapping Address [0x2001fb80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 253
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001fbc0]
  1] T [Read] [0x40003340]
  2] T [Read] [0x2001fc80]
  3] T [Read] [0x2001fcc0]
  4] T [Write] [0x40003380] [0]
  5] T [Read] [0x2001fd00]
  6] T [Write] [0x400033c0] [0]
  7] T [Write] [0x4000a040] [0]
  8] T [Read] [0x2001c880]
  9] T [Read] [0x2001c8c0]
  10] T [Read] [0x2004ef80]
  11] T [Read] [0x2000d640]
  12] T [Read] [0x40000000]
  13] T [Read] [0x20011680]
  14] T [Write] [0x1ff96f40] [0]
  15] T [Read] [0x200116c0]
  16] T [Read] [0x20011700]
  17] T [Read] [0x20011740]
  18] T [Read] [0x2001a4c0]
  19] T [Read] [0x1ff97240]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4096] [idle] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    11]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    12]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    13]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    14]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    15]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    16]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    17]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    18]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    19]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    20]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    21]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    22]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    23]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    24]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    25]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    26]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    27]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    28]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    29]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    30]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001ca80] r[0] b[2] row[4096] col[229] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97140] r[0] b[5] row[4092] col[184] data[0]=NO DATA

 ------------------------- [57] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001ca40] r[0] b[1] row[4096] col[229]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001ca80] [0]
== Printing transaction queue
  0] T [Read] [0x2001fbc0]
  1] T [Read] [0x40003340]
  2] T [Read] [0x2001fc80]
  3] T [Read] [0x2001fcc0]
  4] T [Write] [0x40003380] [0]
  5] T [Read] [0x2001fd00]
  6] T [Write] [0x400033c0] [0]
  7] T [Write] [0x4000a040] [0]
  8] T [Read] [0x2001c880]
  9] T [Read] [0x2001c8c0]
  10] T [Read] [0x2004ef80]
  11] T [Read] [0x2000d640]
  12] T [Read] [0x40000000]
  13] T [Read] [0x20011680]
  14] T [Write] [0x1ff96f40] [0]
  15] T [Read] [0x200116c0]
  16] T [Read] [0x20011700]
  17] T [Read] [0x20011740]
  18] T [Read] [0x2001a4c0]
  19] T [Read] [0x1ff97240]
  20] T [Read] [0x2001a540]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4096] [idle] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    11]BP [ACT] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    12]BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
    13]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    14]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    15]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    16]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    17]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    18]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    19]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    20]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    21]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    22]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    23]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    24]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    25]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    26]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    27]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    28]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    29]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    30]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [58] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
== New Transaction - Mapping Address [0x2001fbc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 253
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40003340]
  1] T [Read] [0x2001fc80]
  2] T [Read] [0x2001fcc0]
  3] T [Write] [0x40003380] [0]
  4] T [Read] [0x2001fd00]
  5] T [Write] [0x400033c0] [0]
  6] T [Write] [0x4000a040] [0]
  7] T [Read] [0x2001c880]
  8] T [Read] [0x2001c8c0]
  9] T [Read] [0x2004ef80]
  10] T [Read] [0x2000d640]
  11] T [Read] [0x40000000]
  12] T [Read] [0x20011680]
  13] T [Write] [0x1ff96f40] [0]
  14] T [Read] [0x200116c0]
  15] T [Read] [0x20011700]
  16] T [Read] [0x20011740]
  17] T [Read] [0x2001a4c0]
  18] T [Read] [0x1ff97240]
  19] T [Read] [0x2001a540]
  20] T [Read] [0x20000bc0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4096] [idle] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    7]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    9]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    11]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    12]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    13]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    14]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    15]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    16]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    17]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    18]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    19]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    20]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    21]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    22]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    23]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    24]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    25]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    26]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    27]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    28]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    29]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    30]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97140] r[0] b[5] row[4092] col[184] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000aa80] r[0] b[2] row[4096] col[85] data[0]=NO DATA

 ------------------------- [59] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff96f80] r[0] b[6] row[4092] col[183]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
== New Transaction - Mapping Address [0x40003340] (Read)
  Rank : 0
  Bank : 5
  Row  : 8192
  Col  : 25
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97140] [0]
== Printing transaction queue
  0] T [Read] [0x2001fc80]
  1] T [Read] [0x2001fcc0]
  2] T [Write] [0x40003380] [0]
  3] T [Read] [0x2001fd00]
  4] T [Write] [0x400033c0] [0]
  5] T [Write] [0x4000a040] [0]
  6] T [Read] [0x2001c880]
  7] T [Read] [0x2001c8c0]
  8] T [Read] [0x2004ef80]
  9] T [Read] [0x2000d640]
  10] T [Read] [0x40000000]
  11] T [Read] [0x20011680]
  12] T [Write] [0x1ff96f40] [0]
  13] T [Read] [0x200116c0]
  14] T [Read] [0x20011700]
  15] T [Read] [0x20011740]
  16] T [Read] [0x2001a4c0]
  17] T [Read] [0x1ff97240]
  18] T [Read] [0x2001a540]
  19] T [Read] [0x20000bc0]
  20] T [Read] [0x2001a5c0]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    7]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    9]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [ACT] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    11]BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
    12]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    13]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    14]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    15]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    16]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    17]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    18]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    19]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    20]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    21]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    22]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    23]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    24]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    25]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    26]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    27]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    28]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    29]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    30]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    31]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [60] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40009e00] r[0] b[0] row[8192] col[79]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
== New Transaction - Mapping Address [0x2001fc80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 254
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001fcc0]
  1] T [Write] [0x40003380] [0]
  2] T [Read] [0x2001fd00]
  3] T [Write] [0x400033c0] [0]
  4] T [Write] [0x4000a040] [0]
  5] T [Read] [0x2001c880]
  6] T [Read] [0x2001c8c0]
  7] T [Read] [0x2004ef80]
  8] T [Read] [0x2000d640]
  9] T [Read] [0x40000000]
  10] T [Read] [0x20011680]
  11] T [Write] [0x1ff96f40] [0]
  12] T [Read] [0x200116c0]
  13] T [Read] [0x20011700]
  14] T [Read] [0x20011740]
  15] T [Read] [0x2001a4c0]
  16] T [Read] [0x1ff97240]
  17] T [Read] [0x2001a540]
  18] T [Read] [0x20000bc0]
  19] T [Read] [0x2001a5c0]
  20] T [Read] [0x2001a600]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [4092] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    7]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    9]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    11]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    12]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    13]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    14]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    15]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    16]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    17]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    18]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    19]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    20]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    21]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    22]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    23]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    24]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    25]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    26]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    27]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    28]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    29]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    30]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    31]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000aa80] r[0] b[2] row[4096] col[85] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001ca40] r[0] b[1] row[4096] col[229] data[0]=NO DATA

 ------------------------- [61] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c040] r[0] b[1] row[4096] col[224]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000aa80] [0]
== Printing transaction queue
  0] T [Read] [0x2001fcc0]
  1] T [Write] [0x40003380] [0]
  2] T [Read] [0x2001fd00]
  3] T [Write] [0x400033c0] [0]
  4] T [Write] [0x4000a040] [0]
  5] T [Read] [0x2001c880]
  6] T [Read] [0x2001c8c0]
  7] T [Read] [0x2004ef80]
  8] T [Read] [0x2000d640]
  9] T [Read] [0x40000000]
  10] T [Read] [0x20011680]
  11] T [Write] [0x1ff96f40] [0]
  12] T [Read] [0x200116c0]
  13] T [Read] [0x20011700]
  14] T [Read] [0x20011740]
  15] T [Read] [0x2001a4c0]
  16] T [Read] [0x1ff97240]
  17] T [Read] [0x2001a540]
  18] T [Read] [0x20000bc0]
  19] T [Read] [0x2001a5c0]
  20] T [Read] [0x2001a600]
  21] T [Read] [0x2001a580]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    7]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    9]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    11]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    12]BP [ACT] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    13]BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
    14]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    15]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    16]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    17]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    18]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    19]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    20]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    21]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    22]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    23]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    24]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    25]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    26]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    27]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    28]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    29]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    30]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    31]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [62] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
== New Transaction - Mapping Address [0x2001fcc0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 254
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40003380] [0]
  1] T [Read] [0x2001fd00]
  2] T [Write] [0x400033c0] [0]
  3] T [Write] [0x4000a040] [0]
  4] T [Read] [0x2001c880]
  5] T [Read] [0x2001c8c0]
  6] T [Read] [0x2004ef80]
  7] T [Read] [0x2000d640]
  8] T [Read] [0x40000000]
  9] T [Read] [0x20011680]
  10] T [Write] [0x1ff96f40] [0]
  11] T [Read] [0x200116c0]
  12] T [Read] [0x20011700]
  13] T [Read] [0x20011740]
  14] T [Read] [0x2001a4c0]
  15] T [Read] [0x1ff97240]
  16] T [Read] [0x2001a540]
  17] T [Read] [0x20000bc0]
  18] T [Read] [0x2001a5c0]
  19] T [Read] [0x2001a600]
  20] T [Read] [0x2001a580]
  21] T [Read] [0x2001a500]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    7]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    9]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    11]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    12]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    13]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    14]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    15]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    16]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    17]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    18]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    19]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    20]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    21]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    22]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    23]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    24]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    25]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    26]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    27]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    28]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    29]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    30]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    31]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001ca40] r[0] b[1] row[4096] col[229] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff96f80] r[0] b[6] row[4092] col[183] data[0]=NO DATA

 ------------------------- [63] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000aac0] r[0] b[3] row[4096] col[85]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001ca40] [0]
== Printing transaction queue
  0] T [Write] [0x40003380] [0]
  1] T [Read] [0x2001fd00]
  2] T [Write] [0x400033c0] [0]
  3] T [Write] [0x4000a040] [0]
  4] T [Read] [0x2001c880]
  5] T [Read] [0x2001c8c0]
  6] T [Read] [0x2004ef80]
  7] T [Read] [0x2000d640]
  8] T [Read] [0x40000000]
  9] T [Read] [0x20011680]
  10] T [Write] [0x1ff96f40] [0]
  11] T [Read] [0x200116c0]
  12] T [Read] [0x20011700]
  13] T [Read] [0x20011740]
  14] T [Read] [0x2001a4c0]
  15] T [Read] [0x1ff97240]
  16] T [Read] [0x2001a540]
  17] T [Read] [0x20000bc0]
  18] T [Read] [0x2001a5c0]
  19] T [Read] [0x2001a600]
  20] T [Read] [0x2001a580]
  21] T [Read] [0x2001a500]
  22] T [Read] [0x20011780]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [pre] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
    6]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    7]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    8]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    9]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    10]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    11]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    12]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    13]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    14]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    15]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    16]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    17]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    18]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    19]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    20]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    21]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    22]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    23]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    24]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    25]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    26]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    27]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    28]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    29]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    30]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    31]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [64] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40003380] [0]
  1] T [Read] [0x2001fd00]
  2] T [Write] [0x400033c0] [0]
  3] T [Write] [0x4000a040] [0]
  4] T [Read] [0x2001c880]
  5] T [Read] [0x2001c8c0]
  6] T [Read] [0x2004ef80]
  7] T [Read] [0x2000d640]
  8] T [Read] [0x40000000]
  9] T [Read] [0x20011680]
  10] T [Write] [0x1ff96f40] [0]
  11] T [Read] [0x200116c0]
  12] T [Read] [0x20011700]
  13] T [Read] [0x20011740]
  14] T [Read] [0x2001a4c0]
  15] T [Read] [0x1ff97240]
  16] T [Read] [0x2001a540]
  17] T [Read] [0x20000bc0]
  18] T [Read] [0x2001a5c0]
  19] T [Read] [0x2001a600]
  20] T [Read] [0x2001a580]
  21] T [Read] [0x2001a500]
  22] T [Read] [0x20011780]
  23] T [Read] [0x20011ac0]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [pre] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    5]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    7]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    9]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    10]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    11]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    12]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    13]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    14]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    15]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    16]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    17]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    18]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    19]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    20]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    21]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    22]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    23]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    24]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    25]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    26]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    27]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    28]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    29]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    30]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff96f80] r[0] b[6] row[4092] col[183] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c040] r[0] b[1] row[4096] col[224] data[0]=NO DATA

 ------------------------- [65] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009e00] r[0] b[0] row[8192] col[79]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
== New Transaction - Mapping Address [0x40003380] (Write)
  Rank : 0
  Bank : 6
  Row  : 8192
  Col  : 25
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff96f80] [0]
== Printing transaction queue
  0] T [Read] [0x2001fd00]
  1] T [Write] [0x400033c0] [0]
  2] T [Write] [0x4000a040] [0]
  3] T [Read] [0x2001c880]
  4] T [Read] [0x2001c8c0]
  5] T [Read] [0x2004ef80]
  6] T [Read] [0x2000d640]
  7] T [Read] [0x40000000]
  8] T [Read] [0x20011680]
  9] T [Write] [0x1ff96f40] [0]
  10] T [Read] [0x200116c0]
  11] T [Read] [0x20011700]
  12] T [Read] [0x20011740]
  13] T [Read] [0x2001a4c0]
  14] T [Read] [0x1ff97240]
  15] T [Read] [0x2001a540]
  16] T [Read] [0x20000bc0]
  17] T [Read] [0x2001a5c0]
  18] T [Read] [0x2001a600]
  19] T [Read] [0x2001a580]
  20] T [Read] [0x2001a500]
  21] T [Read] [0x20011780]
  22] T [Read] [0x20011ac0]
  23] T [Read] [0x1ff97280]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    10]BP [ACT] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    11]BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
    12]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    13]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    14]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    15]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    16]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    17]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    18]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    19]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    20]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    21]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    22]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    23]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    24]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    25]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    26]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    27]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    28]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    29]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    30]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    31]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [66] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40009f40] r[0] b[5] row[8192] col[79]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
== New Transaction - Mapping Address [0x2001fd00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 254
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400033c0] [0]
  1] T [Write] [0x4000a040] [0]
  2] T [Read] [0x2001c880]
  3] T [Read] [0x2001c8c0]
  4] T [Read] [0x2004ef80]
  5] T [Read] [0x2000d640]
  6] T [Read] [0x40000000]
  7] T [Read] [0x20011680]
  8] T [Write] [0x1ff96f40] [0]
  9] T [Read] [0x200116c0]
  10] T [Read] [0x20011700]
  11] T [Read] [0x20011740]
  12] T [Read] [0x2001a4c0]
  13] T [Read] [0x1ff97240]
  14] T [Read] [0x2001a540]
  15] T [Read] [0x20000bc0]
  16] T [Read] [0x2001a5c0]
  17] T [Read] [0x2001a600]
  18] T [Read] [0x2001a580]
  19] T [Read] [0x2001a500]
  20] T [Read] [0x20011780]
  21] T [Read] [0x20011ac0]
  22] T [Read] [0x1ff97280]
  23] T [Read] [0x200117c0]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [idle] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    10]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    11]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    12]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    13]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    14]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    15]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    16]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    17]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    18]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    19]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    20]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    21]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    22]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    23]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    24]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    25]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    26]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    27]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    28]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    29]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    30]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    31]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c040] r[0] b[1] row[4096] col[224] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000aac0] r[0] b[3] row[4096] col[85] data[0]=NO DATA

 ------------------------- [67] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c080] r[0] b[2] row[4096] col[224]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c040] [0]
== Printing transaction queue
  0] T [Write] [0x400033c0] [0]
  1] T [Write] [0x4000a040] [0]
  2] T [Read] [0x2001c880]
  3] T [Read] [0x2001c8c0]
  4] T [Read] [0x2004ef80]
  5] T [Read] [0x2000d640]
  6] T [Read] [0x40000000]
  7] T [Read] [0x20011680]
  8] T [Write] [0x1ff96f40] [0]
  9] T [Read] [0x200116c0]
  10] T [Read] [0x20011700]
  11] T [Read] [0x20011740]
  12] T [Read] [0x2001a4c0]
  13] T [Read] [0x1ff97240]
  14] T [Read] [0x2001a540]
  15] T [Read] [0x20000bc0]
  16] T [Read] [0x2001a5c0]
  17] T [Read] [0x2001a600]
  18] T [Read] [0x2001a580]
  19] T [Read] [0x2001a500]
  20] T [Read] [0x20011780]
  21] T [Read] [0x20011ac0]
  22] T [Read] [0x1ff97280]
  23] T [Read] [0x200117c0]
  24] T [Read] [0x20000b80]
== Printing bank states (According to MC)
[8192] [pre] [4096] [4096] [idle] [8192] [idle] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    10]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    11]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    12]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    13]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    14]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    15]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    16]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    17]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    18]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    19]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    20]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    21]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    22]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    23]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    24]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    25]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    26]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    27]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    28]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    29]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    30]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    31]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [68] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400033c0] [0]
  1] T [Write] [0x4000a040] [0]
  2] T [Read] [0x2001c880]
  3] T [Read] [0x2001c8c0]
  4] T [Read] [0x2004ef80]
  5] T [Read] [0x2000d640]
  6] T [Read] [0x40000000]
  7] T [Read] [0x20011680]
  8] T [Write] [0x1ff96f40] [0]
  9] T [Read] [0x200116c0]
  10] T [Read] [0x20011700]
  11] T [Read] [0x20011740]
  12] T [Read] [0x2001a4c0]
  13] T [Read] [0x1ff97240]
  14] T [Read] [0x2001a540]
  15] T [Read] [0x20000bc0]
  16] T [Read] [0x2001a5c0]
  17] T [Read] [0x2001a600]
  18] T [Read] [0x2001a580]
  19] T [Read] [0x2001a500]
  20] T [Read] [0x20011780]
  21] T [Read] [0x20011ac0]
  22] T [Read] [0x1ff97280]
  23] T [Read] [0x200117c0]
  24] T [Read] [0x20000b80]
  25] T [Read] [0x20011800]
== Printing bank states (According to MC)
[8192] [pre] [4096] [4096] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    11]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    13]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    15]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    17]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    19]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    21]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    23]BP [ACT] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    24]BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
    25]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    26]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    27]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    28]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    29]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    30]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000aac0] r[0] b[3] row[4096] col[85] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009e00] r[0] b[0] row[8192] col[79] data[0]=NO DATA

 ------------------------- [69] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40008380] r[0] b[6] row[8192] col[65]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
== New Transaction - Mapping Address [0x400033c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8192
  Col  : 25
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000aac0] [0]
== Printing transaction queue
  0] T [Write] [0x4000a040] [0]
  1] T [Read] [0x2001c880]
  2] T [Read] [0x2001c8c0]
  3] T [Read] [0x2004ef80]
  4] T [Read] [0x2000d640]
  5] T [Read] [0x40000000]
  6] T [Read] [0x20011680]
  7] T [Write] [0x1ff96f40] [0]
  8] T [Read] [0x200116c0]
  9] T [Read] [0x20011700]
  10] T [Read] [0x20011740]
  11] T [Read] [0x2001a4c0]
  12] T [Read] [0x1ff97240]
  13] T [Read] [0x2001a540]
  14] T [Read] [0x20000bc0]
  15] T [Read] [0x2001a5c0]
  16] T [Read] [0x2001a600]
  17] T [Read] [0x2001a580]
  18] T [Read] [0x2001a500]
  19] T [Read] [0x20011780]
  20] T [Read] [0x20011ac0]
  21] T [Read] [0x1ff97280]
  22] T [Read] [0x200117c0]
  23] T [Read] [0x20000b80]
  24] T [Read] [0x20011800]
  25] T [Read] [0x1ff972c0]
== Printing bank states (According to MC)
[8192] [pre] [4096] [4096] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    11]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    13]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    15]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    17]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    19]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    21]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    23]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    24]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    25]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    26]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    27]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    28]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    29]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    30]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [70] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001fc80] r[0] b[2] row[4096] col[254]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4000a040] [0]
  1] T [Read] [0x2001c880]
  2] T [Read] [0x2001c8c0]
  3] T [Read] [0x2004ef80]
  4] T [Read] [0x2000d640]
  5] T [Read] [0x40000000]
  6] T [Read] [0x20011680]
  7] T [Write] [0x1ff96f40] [0]
  8] T [Read] [0x200116c0]
  9] T [Read] [0x20011700]
  10] T [Read] [0x20011740]
  11] T [Read] [0x2001a4c0]
  12] T [Read] [0x1ff97240]
  13] T [Read] [0x2001a540]
  14] T [Read] [0x20000bc0]
  15] T [Read] [0x2001a5c0]
  16] T [Read] [0x2001a600]
  17] T [Read] [0x2001a580]
  18] T [Read] [0x2001a500]
  19] T [Read] [0x20011780]
  20] T [Read] [0x20011ac0]
  21] T [Read] [0x1ff97280]
  22] T [Read] [0x200117c0]
  23] T [Read] [0x20000b80]
  24] T [Read] [0x20011800]
  25] T [Read] [0x1ff972c0]
  26] T [Read] [0x1ff97040]
== Printing bank states (According to MC)
[8192] [pre] [4096] [4096] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    11]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    13]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    15]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    17]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    19]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    21]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    23]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    24]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    25]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    26]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    27]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    28]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    29]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    30]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009e00] r[0] b[0] row[8192] col[79] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c080] r[0] b[2] row[4096] col[224] data[0]=NO DATA

 ------------------------- [71] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
== New Transaction - Mapping Address [0x4000a040] (Write)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 80
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009e00] [0]
== Printing transaction queue
  0] T [Read] [0x2001c880]
  1] T [Read] [0x2001c8c0]
  2] T [Read] [0x2004ef80]
  3] T [Read] [0x2000d640]
  4] T [Read] [0x40000000]
  5] T [Read] [0x20011680]
  6] T [Write] [0x1ff96f40] [0]
  7] T [Read] [0x200116c0]
  8] T [Read] [0x20011700]
  9] T [Read] [0x20011740]
  10] T [Read] [0x2001a4c0]
  11] T [Read] [0x1ff97240]
  12] T [Read] [0x2001a540]
  13] T [Read] [0x20000bc0]
  14] T [Read] [0x2001a5c0]
  15] T [Read] [0x2001a600]
  16] T [Read] [0x2001a580]
  17] T [Read] [0x2001a500]
  18] T [Read] [0x20011780]
  19] T [Read] [0x20011ac0]
  20] T [Read] [0x1ff97280]
  21] T [Read] [0x200117c0]
  22] T [Read] [0x20000b80]
  23] T [Read] [0x20011800]
  24] T [Read] [0x1ff972c0]
  25] T [Read] [0x1ff97040]
  26] T [Read] [0x20011840]
== Printing bank states (According to MC)
[8192] [8192] [4096] [4096] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    23]BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
    24]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    25]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    26]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    27]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    28]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    29]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    30]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    31]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [72] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40000040] r[0] b[1] row[8192] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
== New Transaction - Mapping Address [0x2001c880] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 228
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001c8c0]
  1] T [Read] [0x2004ef80]
  2] T [Read] [0x2000d640]
  3] T [Read] [0x40000000]
  4] T [Read] [0x20011680]
  5] T [Write] [0x1ff96f40] [0]
  6] T [Read] [0x200116c0]
  7] T [Read] [0x20011700]
  8] T [Read] [0x20011740]
  9] T [Read] [0x2001a4c0]
  10] T [Read] [0x1ff97240]
  11] T [Read] [0x2001a540]
  12] T [Read] [0x20000bc0]
  13] T [Read] [0x2001a5c0]
  14] T [Read] [0x2001a600]
  15] T [Read] [0x2001a580]
  16] T [Read] [0x2001a500]
  17] T [Read] [0x20011780]
  18] T [Read] [0x20011ac0]
  19] T [Read] [0x1ff97280]
  20] T [Read] [0x200117c0]
  21] T [Read] [0x20000b80]
  22] T [Read] [0x20011800]
  23] T [Read] [0x1ff972c0]
  24] T [Read] [0x1ff97040]
  25] T [Read] [0x20011840]
  26] T [Read] [0x20000e80]
== Printing bank states (According to MC)
[8192] [8192] [4096] [4096] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    26]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    28]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    30]BP [ACT] pa[0x2001c880] r[0] b[2] row[4096] col[228]
    31]BP [READ] pa[0x2001c880] r[0] b[2] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c080] r[0] b[2] row[4096] col[224] data[0]=NO DATA
 ------------------------- [73] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001fcc0] r[0] b[3] row[4096] col[254]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c080] [0]
== Printing transaction queue
  0] T [Read] [0x2001c8c0]
  1] T [Read] [0x2004ef80]
  2] T [Read] [0x2000d640]
  3] T [Read] [0x40000000]
  4] T [Read] [0x20011680]
  5] T [Write] [0x1ff96f40] [0]
  6] T [Read] [0x200116c0]
  7] T [Read] [0x20011700]
  8] T [Read] [0x20011740]
  9] T [Read] [0x2001a4c0]
  10] T [Read] [0x1ff97240]
  11] T [Read] [0x2001a540]
  12] T [Read] [0x20000bc0]
  13] T [Read] [0x2001a5c0]
  14] T [Read] [0x2001a600]
  15] T [Read] [0x2001a580]
  16] T [Read] [0x2001a500]
  17] T [Read] [0x20011780]
  18] T [Read] [0x20011ac0]
  19] T [Read] [0x1ff97280]
  20] T [Read] [0x200117c0]
  21] T [Read] [0x20000b80]
  22] T [Read] [0x20011800]
  23] T [Read] [0x1ff972c0]
  24] T [Read] [0x1ff97040]
  25] T [Read] [0x20011840]
  26] T [Read] [0x20000e80]
  27] T [Read] [0x20011880]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    26]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    28]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    30]BP [ACT] pa[0x2001c880] r[0] b[2] row[4096] col[228]
    31]BP [READ] pa[0x2001c880] r[0] b[2] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001fc80] r[0] b[2] row[4096] col[254] data[0]=NO DATA

 ------------------------- [74] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001c8c0]
  1] T [Read] [0x2004ef80]
  2] T [Read] [0x2000d640]
  3] T [Read] [0x40000000]
  4] T [Read] [0x20011680]
  5] T [Write] [0x1ff96f40] [0]
  6] T [Read] [0x200116c0]
  7] T [Read] [0x20011700]
  8] T [Read] [0x20011740]
  9] T [Read] [0x2001a4c0]
  10] T [Read] [0x1ff97240]
  11] T [Read] [0x2001a540]
  12] T [Read] [0x20000bc0]
  13] T [Read] [0x2001a5c0]
  14] T [Read] [0x2001a600]
  15] T [Read] [0x2001a580]
  16] T [Read] [0x2001a500]
  17] T [Read] [0x20011780]
  18] T [Read] [0x20011ac0]
  19] T [Read] [0x1ff97280]
  20] T [Read] [0x200117c0]
  21] T [Read] [0x20000b80]
  22] T [Read] [0x20011800]
  23] T [Read] [0x1ff972c0]
  24] T [Read] [0x1ff97040]
  25] T [Read] [0x20011840]
  26] T [Read] [0x20000e80]
  27] T [Read] [0x20011880]
  28] T [Read] [0x200118c0]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [ACT] pa[0x2001c880] r[0] b[2] row[4096] col[228]
    30]BP [READ] pa[0x2001c880] r[0] b[2] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [75] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c880] r[0] b[2] row[4096] col[228]
== New Transaction - Mapping Address [0x2001c8c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 228
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2004ef80]
  1] T [Read] [0x2000d640]
  2] T [Read] [0x40000000]
  3] T [Read] [0x20011680]
  4] T [Write] [0x1ff96f40] [0]
  5] T [Read] [0x200116c0]
  6] T [Read] [0x20011700]
  7] T [Read] [0x20011740]
  8] T [Read] [0x2001a4c0]
  9] T [Read] [0x1ff97240]
  10] T [Read] [0x2001a540]
  11] T [Read] [0x20000bc0]
  12] T [Read] [0x2001a5c0]
  13] T [Read] [0x2001a600]
  14] T [Read] [0x2001a580]
  15] T [Read] [0x2001a500]
  16] T [Read] [0x20011780]
  17] T [Read] [0x20011ac0]
  18] T [Read] [0x1ff97280]
  19] T [Read] [0x200117c0]
  20] T [Read] [0x20000b80]
  21] T [Read] [0x20011800]
  22] T [Read] [0x1ff972c0]
  23] T [Read] [0x1ff97040]
  24] T [Read] [0x20011840]
  25] T [Read] [0x20000e80]
  26] T [Read] [0x20011880]
  27] T [Read] [0x200118c0]
  28] T [Read] [0x20011900]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [ACT] pa[0x2001c8c0] r[0] b[3] row[4096] col[228]
    30]BP [READ] pa[0x2001c8c0] r[0] b[3] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001fc80] r[0] b[2] row[4096] col[254] data[0]=NO DATA
 ------------------------- [76] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c880] r[0] b[2] row[4096] col[228]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001fc80] [0]
== Printing transaction queue
  0] T [Read] [0x2004ef80]
  1] T [Read] [0x2000d640]
  2] T [Read] [0x40000000]
  3] T [Read] [0x20011680]
  4] T [Write] [0x1ff96f40] [0]
  5] T [Read] [0x200116c0]
  6] T [Read] [0x20011700]
  7] T [Read] [0x20011740]
  8] T [Read] [0x2001a4c0]
  9] T [Read] [0x1ff97240]
  10] T [Read] [0x2001a540]
  11] T [Read] [0x20000bc0]
  12] T [Read] [0x2001a5c0]
  13] T [Read] [0x2001a600]
  14] T [Read] [0x2001a580]
  15] T [Read] [0x2001a500]
  16] T [Read] [0x20011780]
  17] T [Read] [0x20011ac0]
  18] T [Read] [0x1ff97280]
  19] T [Read] [0x200117c0]
  20] T [Read] [0x20000b80]
  21] T [Read] [0x20011800]
  22] T [Read] [0x1ff972c0]
  23] T [Read] [0x1ff97040]
  24] T [Read] [0x20011840]
  25] T [Read] [0x20000e80]
  26] T [Read] [0x20011880]
  27] T [Read] [0x200118c0]
  28] T [Read] [0x20011900]
  29] T [Read] [0x20011940]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [ACT] pa[0x2001c8c0] r[0] b[3] row[4096] col[228]
    30]BP [READ] pa[0x2001c8c0] r[0] b[3] row[4096] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001fcc0] r[0] b[3] row[4096] col[254] data[0]=NO DATA

 ------------------------- [77] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c8c0] r[0] b[3] row[4096] col[228]
== New Transaction - Mapping Address [0x2004ef80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4098
  Col  : 119
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000d640]
  1] T [Read] [0x40000000]
  2] T [Read] [0x20011680]
  3] T [Write] [0x1ff96f40] [0]
  4] T [Read] [0x200116c0]
  5] T [Read] [0x20011700]
  6] T [Read] [0x20011740]
  7] T [Read] [0x2001a4c0]
  8] T [Read] [0x1ff97240]
  9] T [Read] [0x2001a540]
  10] T [Read] [0x20000bc0]
  11] T [Read] [0x2001a5c0]
  12] T [Read] [0x2001a600]
  13] T [Read] [0x2001a580]
  14] T [Read] [0x2001a500]
  15] T [Read] [0x20011780]
  16] T [Read] [0x20011ac0]
  17] T [Read] [0x1ff97280]
  18] T [Read] [0x200117c0]
  19] T [Read] [0x20000b80]
  20] T [Read] [0x20011800]
  21] T [Read] [0x1ff972c0]
  22] T [Read] [0x1ff97040]
  23] T [Read] [0x20011840]
  24] T [Read] [0x20000e80]
  25] T [Read] [0x20011880]
  26] T [Read] [0x200118c0]
  27] T [Read] [0x20011900]
  28] T [Read] [0x20011940]
  29] T [Read] [0x20011980]
== Printing bank states (According to MC)
[idle] [8192] [4096] [4096] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    30]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [78] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c8c0] r[0] b[3] row[4096] col[228]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000d640]
  1] T [Read] [0x40000000]
  2] T [Read] [0x20011680]
  3] T [Write] [0x1ff96f40] [0]
  4] T [Read] [0x200116c0]
  5] T [Read] [0x20011700]
  6] T [Read] [0x20011740]
  7] T [Read] [0x2001a4c0]
  8] T [Read] [0x1ff97240]
  9] T [Read] [0x2001a540]
  10] T [Read] [0x20000bc0]
  11] T [Read] [0x2001a5c0]
  12] T [Read] [0x2001a600]
  13] T [Read] [0x2001a580]
  14] T [Read] [0x2001a500]
  15] T [Read] [0x20011780]
  16] T [Read] [0x20011ac0]
  17] T [Read] [0x1ff97280]
  18] T [Read] [0x200117c0]
  19] T [Read] [0x20000b80]
  20] T [Read] [0x20011800]
  21] T [Read] [0x1ff972c0]
  22] T [Read] [0x1ff97040]
  23] T [Read] [0x20011840]
  24] T [Read] [0x20000e80]
  25] T [Read] [0x20011880]
  26] T [Read] [0x200118c0]
  27] T [Read] [0x20011900]
  28] T [Read] [0x20011940]
  29] T [Read] [0x20011980]
  30] T [Read] [0x1ff97300]
== Printing bank states (According to MC)
[idle] [8192] [pre] [4096] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
    25]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    27]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    29]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    30]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001fcc0] r[0] b[3] row[4096] col[254] data[0]=NO DATA
 ------------------------- [79] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
== New Transaction - Mapping Address [0x2000d640] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 107
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001fcc0] [0]
== Printing transaction queue
  0] T [Read] [0x40000000]
  1] T [Read] [0x20011680]
  2] T [Write] [0x1ff96f40] [0]
  3] T [Read] [0x200116c0]
  4] T [Read] [0x20011700]
  5] T [Read] [0x20011740]
  6] T [Read] [0x2001a4c0]
  7] T [Read] [0x1ff97240]
  8] T [Read] [0x2001a540]
  9] T [Read] [0x20000bc0]
  10] T [Read] [0x2001a5c0]
  11] T [Read] [0x2001a600]
  12] T [Read] [0x2001a580]
  13] T [Read] [0x2001a500]
  14] T [Read] [0x20011780]
  15] T [Read] [0x20011ac0]
  16] T [Read] [0x1ff97280]
  17] T [Read] [0x200117c0]
  18] T [Read] [0x20000b80]
  19] T [Read] [0x20011800]
  20] T [Read] [0x1ff972c0]
  21] T [Read] [0x1ff97040]
  22] T [Read] [0x20011840]
  23] T [Read] [0x20000e80]
  24] T [Read] [0x20011880]
  25] T [Read] [0x200118c0]
  26] T [Read] [0x20011900]
  27] T [Read] [0x20011940]
  28] T [Read] [0x20011980]
  29] T [Read] [0x1ff97300]
  30] T [Read] [0x200119c0]
== Printing bank states (According to MC)
[idle] [8192] [pre] [4096] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    25]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    27]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    29]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    30]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    31]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c880] r[0] b[2] row[4096] col[228] data[0]=NO DATA

 ------------------------- [80] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001fd00] r[0] b[4] row[4096] col[254]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40000000]
  1] T [Read] [0x20011680]
  2] T [Write] [0x1ff96f40] [0]
  3] T [Read] [0x200116c0]
  4] T [Read] [0x20011700]
  5] T [Read] [0x20011740]
  6] T [Read] [0x2001a4c0]
  7] T [Read] [0x1ff97240]
  8] T [Read] [0x2001a540]
  9] T [Read] [0x20000bc0]
  10] T [Read] [0x2001a5c0]
  11] T [Read] [0x2001a600]
  12] T [Read] [0x2001a580]
  13] T [Read] [0x2001a500]
  14] T [Read] [0x20011780]
  15] T [Read] [0x20011ac0]
  16] T [Read] [0x1ff97280]
  17] T [Read] [0x200117c0]
  18] T [Read] [0x20000b80]
  19] T [Read] [0x20011800]
  20] T [Read] [0x1ff972c0]
  21] T [Read] [0x1ff97040]
  22] T [Read] [0x20011840]
  23] T [Read] [0x20000e80]
  24] T [Read] [0x20011880]
  25] T [Read] [0x200118c0]
  26] T [Read] [0x20011900]
  27] T [Read] [0x20011940]
  28] T [Read] [0x20011980]
  29] T [Read] [0x1ff97300]
  30] T [Read] [0x200119c0]
  31] T [Read] [0x20015640]
== Printing bank states (According to MC)
[idle] [8192] [pre] [pre] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    25]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    27]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    29]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    30]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    31]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [81] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40000000]
  1] T [Read] [0x20011680]
  2] T [Write] [0x1ff96f40] [0]
  3] T [Read] [0x200116c0]
  4] T [Read] [0x20011700]
  5] T [Read] [0x20011740]
  6] T [Read] [0x2001a4c0]
  7] T [Read] [0x1ff97240]
  8] T [Read] [0x2001a540]
  9] T [Read] [0x20000bc0]
  10] T [Read] [0x2001a5c0]
  11] T [Read] [0x2001a600]
  12] T [Read] [0x2001a580]
  13] T [Read] [0x2001a500]
  14] T [Read] [0x20011780]
  15] T [Read] [0x20011ac0]
  16] T [Read] [0x1ff97280]
  17] T [Read] [0x200117c0]
  18] T [Read] [0x20000b80]
  19] T [Read] [0x20011800]
  20] T [Read] [0x1ff972c0]
  21] T [Read] [0x1ff97040]
  22] T [Read] [0x20011840]
  23] T [Read] [0x20000e80]
  24] T [Read] [0x20011880]
  25] T [Read] [0x200118c0]
  26] T [Read] [0x20011900]
  27] T [Read] [0x20011940]
  28] T [Read] [0x20011980]
  29] T [Read] [0x1ff97300]
  30] T [Read] [0x200119c0]
  31] T [Read] [0x20015640]
== Printing bank states (According to MC)
[idle] [8192] [pre] [pre] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    12]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    14]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    16]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    18]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    20]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    22]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    24]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    25]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    26]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    27]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    28]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    29]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    30]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    31]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c880] r[0] b[2] row[4096] col[228] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c8c0] r[0] b[3] row[4096] col[228] data[0]=NO DATA

 ------------------------- [82] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c880] [0]
== Printing transaction queue
  0] T [Read] [0x40000000]
  1] T [Read] [0x20011680]
  2] T [Write] [0x1ff96f40] [0]
  3] T [Read] [0x200116c0]
  4] T [Read] [0x20011700]
  5] T [Read] [0x20011740]
  6] T [Read] [0x2001a4c0]
  7] T [Read] [0x1ff97240]
  8] T [Read] [0x2001a540]
  9] T [Read] [0x20000bc0]
  10] T [Read] [0x2001a5c0]
  11] T [Read] [0x2001a600]
  12] T [Read] [0x2001a580]
  13] T [Read] [0x2001a500]
  14] T [Read] [0x20011780]
  15] T [Read] [0x20011ac0]
  16] T [Read] [0x1ff97280]
  17] T [Read] [0x200117c0]
  18] T [Read] [0x20000b80]
  19] T [Read] [0x20011800]
  20] T [Read] [0x1ff972c0]
  21] T [Read] [0x1ff97040]
  22] T [Read] [0x20011840]
  23] T [Read] [0x20000e80]
  24] T [Read] [0x20011880]
  25] T [Read] [0x200118c0]
  26] T [Read] [0x20011900]
  27] T [Read] [0x20011940]
  28] T [Read] [0x20011980]
  29] T [Read] [0x1ff97300]
  30] T [Read] [0x200119c0]
  31] T [Read] [0x20015640]
== Printing bank states (According to MC)
[idle] [8192] [8192] [pre] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
    1]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    3]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    4]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    6]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    8]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    9]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    10]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    11]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    12]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    13]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    14]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    15]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    16]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    17]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    18]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    19]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    20]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    21]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    22]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    23]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    24]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    25]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    26]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    27]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    28]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    29]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    30]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [83] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40000080] r[0] b[2] row[8192] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
== New Transaction - Mapping Address [0x40000000] (Read)
  Rank : 0
  Bank : 0
  Row  : 8192
  Col  : 0
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011680]
  1] T [Write] [0x1ff96f40] [0]
  2] T [Read] [0x200116c0]
  3] T [Read] [0x20011700]
  4] T [Read] [0x20011740]
  5] T [Read] [0x2001a4c0]
  6] T [Read] [0x1ff97240]
  7] T [Read] [0x2001a540]
  8] T [Read] [0x20000bc0]
  9] T [Read] [0x2001a5c0]
  10] T [Read] [0x2001a600]
  11] T [Read] [0x2001a580]
  12] T [Read] [0x2001a500]
  13] T [Read] [0x20011780]
  14] T [Read] [0x20011ac0]
  15] T [Read] [0x1ff97280]
  16] T [Read] [0x200117c0]
  17] T [Read] [0x20000b80]
  18] T [Read] [0x20011800]
  19] T [Read] [0x1ff972c0]
  20] T [Read] [0x1ff97040]
  21] T [Read] [0x20011840]
  22] T [Read] [0x20000e80]
  23] T [Read] [0x20011880]
  24] T [Read] [0x200118c0]
  25] T [Read] [0x20011900]
  26] T [Read] [0x20011940]
  27] T [Read] [0x20011980]
  28] T [Read] [0x1ff97300]
  29] T [Read] [0x200119c0]
  30] T [Read] [0x20015640]
== Printing bank states (According to MC)
[idle] [8192] [8192] [pre] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    3]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    6]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    8]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    9]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    10]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    11]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    12]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    13]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    14]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    15]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    16]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    17]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    18]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    19]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    20]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    21]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    22]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    23]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    24]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    25]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    26]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    27]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    28]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    29]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    30]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    31]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c8c0] r[0] b[3] row[4096] col[228] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001fd00] r[0] b[4] row[4096] col[254] data[0]=NO DATA

 ------------------------- [84] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c8c0] [0]
== Printing transaction queue
  0] T [Read] [0x20011680]
  1] T [Write] [0x1ff96f40] [0]
  2] T [Read] [0x200116c0]
  3] T [Read] [0x20011700]
  4] T [Read] [0x20011740]
  5] T [Read] [0x2001a4c0]
  6] T [Read] [0x1ff97240]
  7] T [Read] [0x2001a540]
  8] T [Read] [0x20000bc0]
  9] T [Read] [0x2001a5c0]
  10] T [Read] [0x2001a600]
  11] T [Read] [0x2001a580]
  12] T [Read] [0x2001a500]
  13] T [Read] [0x20011780]
  14] T [Read] [0x20011ac0]
  15] T [Read] [0x1ff97280]
  16] T [Read] [0x200117c0]
  17] T [Read] [0x20000b80]
  18] T [Read] [0x20011800]
  19] T [Read] [0x1ff972c0]
  20] T [Read] [0x1ff97040]
  21] T [Read] [0x20011840]
  22] T [Read] [0x20000e80]
  23] T [Read] [0x20011880]
  24] T [Read] [0x200118c0]
  25] T [Read] [0x20011900]
  26] T [Read] [0x20011940]
  27] T [Read] [0x20011980]
  28] T [Read] [0x1ff97300]
  29] T [Read] [0x200119c0]
  30] T [Read] [0x20015640]
  31] T [Read] [0x20015680]
== Printing bank states (According to MC)
[idle] [8192] [8192] [idle] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
    3]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    5]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    6]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    7]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    8]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    9]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    10]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    11]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    12]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    13]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    14]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    15]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    16]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    17]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    18]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    19]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    20]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    21]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    22]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    23]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    24]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    25]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    26]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    27]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    28]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    29]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    30]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    31]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [85] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011680]
  1] T [Write] [0x1ff96f40] [0]
  2] T [Read] [0x200116c0]
  3] T [Read] [0x20011700]
  4] T [Read] [0x20011740]
  5] T [Read] [0x2001a4c0]
  6] T [Read] [0x1ff97240]
  7] T [Read] [0x2001a540]
  8] T [Read] [0x20000bc0]
  9] T [Read] [0x2001a5c0]
  10] T [Read] [0x2001a600]
  11] T [Read] [0x2001a580]
  12] T [Read] [0x2001a500]
  13] T [Read] [0x20011780]
  14] T [Read] [0x20011ac0]
  15] T [Read] [0x1ff97280]
  16] T [Read] [0x200117c0]
  17] T [Read] [0x20000b80]
  18] T [Read] [0x20011800]
  19] T [Read] [0x1ff972c0]
  20] T [Read] [0x1ff97040]
  21] T [Read] [0x20011840]
  22] T [Read] [0x20000e80]
  23] T [Read] [0x20011880]
  24] T [Read] [0x200118c0]
  25] T [Read] [0x20011900]
  26] T [Read] [0x20011940]
  27] T [Read] [0x20011980]
  28] T [Read] [0x1ff97300]
  29] T [Read] [0x200119c0]
  30] T [Read] [0x20015640]
  31] T [Read] [0x20015680]
== Printing bank states (According to MC)
[idle] [8192] [8192] [idle] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    6]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    7]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    8]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    9]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    10]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    11]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    12]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    13]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    14]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    15]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    16]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    17]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    18]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    19]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    20]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    21]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    22]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    23]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    24]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    25]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    26]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    27]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    28]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    29]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    30]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001fd00] r[0] b[4] row[4096] col[254] data[0]=NO DATA
 ------------------------- [86] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40009f40] r[0] b[5] row[8192] col[79]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
== New Transaction - Mapping Address [0x20011680] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 139
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001fd00] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96f40] [0]
  1] T [Read] [0x200116c0]
  2] T [Read] [0x20011700]
  3] T [Read] [0x20011740]
  4] T [Read] [0x2001a4c0]
  5] T [Read] [0x1ff97240]
  6] T [Read] [0x2001a540]
  7] T [Read] [0x20000bc0]
  8] T [Read] [0x2001a5c0]
  9] T [Read] [0x2001a600]
  10] T [Read] [0x2001a580]
  11] T [Read] [0x2001a500]
  12] T [Read] [0x20011780]
  13] T [Read] [0x20011ac0]
  14] T [Read] [0x1ff97280]
  15] T [Read] [0x200117c0]
  16] T [Read] [0x20000b80]
  17] T [Read] [0x20011800]
  18] T [Read] [0x1ff972c0]
  19] T [Read] [0x1ff97040]
  20] T [Read] [0x20011840]
  21] T [Read] [0x20000e80]
  22] T [Read] [0x20011880]
  23] T [Read] [0x200118c0]
  24] T [Read] [0x20011900]
  25] T [Read] [0x20011940]
  26] T [Read] [0x20011980]
  27] T [Read] [0x1ff97300]
  28] T [Read] [0x200119c0]
  29] T [Read] [0x20015640]
  30] T [Read] [0x20015680]
== Printing bank states (According to MC)
[idle] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
    6]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    7]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    8]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    9]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    10]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    11]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    12]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    13]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    14]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    15]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    16]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    17]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    18]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    19]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    20]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    21]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    22]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    23]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    24]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    25]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    26]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    27]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    28]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    29]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    30]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    31]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [87] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96f40] [0]
  1] T [Read] [0x200116c0]
  2] T [Read] [0x20011700]
  3] T [Read] [0x20011740]
  4] T [Read] [0x2001a4c0]
  5] T [Read] [0x1ff97240]
  6] T [Read] [0x2001a540]
  7] T [Read] [0x20000bc0]
  8] T [Read] [0x2001a5c0]
  9] T [Read] [0x2001a600]
  10] T [Read] [0x2001a580]
  11] T [Read] [0x2001a500]
  12] T [Read] [0x20011780]
  13] T [Read] [0x20011ac0]
  14] T [Read] [0x1ff97280]
  15] T [Read] [0x200117c0]
  16] T [Read] [0x20000b80]
  17] T [Read] [0x20011800]
  18] T [Read] [0x1ff972c0]
  19] T [Read] [0x1ff97040]
  20] T [Read] [0x20011840]
  21] T [Read] [0x20000e80]
  22] T [Read] [0x20011880]
  23] T [Read] [0x200118c0]
  24] T [Read] [0x20011900]
  25] T [Read] [0x20011940]
  26] T [Read] [0x20011980]
  27] T [Read] [0x1ff97300]
  28] T [Read] [0x200119c0]
  29] T [Read] [0x20015640]
  30] T [Read] [0x20015680]
  31] T [Read] [0x2000a7c0]
== Printing bank states (According to MC)
[idle] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    6]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    7]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    8]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    9]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    10]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    11]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    12]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    13]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    14]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    15]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    16]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    17]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    18]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    19]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    20]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    21]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    22]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    23]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    24]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    25]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    26]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    27]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    28]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    29]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    30]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [88] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40008380] r[0] b[6] row[8192] col[65]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96fc0] r[0] b[7] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40009f40] r[0] b[5] row[8192] col[79] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96f40] [0]
  1] T [Read] [0x200116c0]
  2] T [Read] [0x20011700]
  3] T [Read] [0x20011740]
  4] T [Read] [0x2001a4c0]
  5] T [Read] [0x1ff97240]
  6] T [Read] [0x2001a540]
  7] T [Read] [0x20000bc0]
  8] T [Read] [0x2001a5c0]
  9] T [Read] [0x2001a600]
  10] T [Read] [0x2001a580]
  11] T [Read] [0x2001a500]
  12] T [Read] [0x20011780]
  13] T [Read] [0x20011ac0]
  14] T [Read] [0x1ff97280]
  15] T [Read] [0x200117c0]
  16] T [Read] [0x20000b80]
  17] T [Read] [0x20011800]
  18] T [Read] [0x1ff972c0]
  19] T [Read] [0x1ff97040]
  20] T [Read] [0x20011840]
  21] T [Read] [0x20000e80]
  22] T [Read] [0x20011880]
  23] T [Read] [0x200118c0]
  24] T [Read] [0x20011900]
  25] T [Read] [0x20011940]
  26] T [Read] [0x20011980]
  27] T [Read] [0x1ff97300]
  28] T [Read] [0x200119c0]
  29] T [Read] [0x20015640]
  30] T [Read] [0x20015680]
  31] T [Read] [0x2000a7c0]
== Printing bank states (According to MC)
[idle] [8192] [8192] [8192] [pre] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
    6]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    7]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    8]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    9]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    10]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    11]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    12]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    13]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    14]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    15]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    16]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    17]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    18]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    19]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    20]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    21]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    22]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    23]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    24]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    25]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    26]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    27]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    28]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    29]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    30]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [89] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
== New Transaction - Mapping Address [0x1ff96f40] (Write)
  Rank : 0
  Bank : 5
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200116c0]
  1] T [Read] [0x20011700]
  2] T [Read] [0x20011740]
  3] T [Read] [0x2001a4c0]
  4] T [Read] [0x1ff97240]
  5] T [Read] [0x2001a540]
  6] T [Read] [0x20000bc0]
  7] T [Read] [0x2001a5c0]
  8] T [Read] [0x2001a600]
  9] T [Read] [0x2001a580]
  10] T [Read] [0x2001a500]
  11] T [Read] [0x20011780]
  12] T [Read] [0x20011ac0]
  13] T [Read] [0x1ff97280]
  14] T [Read] [0x200117c0]
  15] T [Read] [0x20000b80]
  16] T [Read] [0x20011800]
  17] T [Read] [0x1ff972c0]
  18] T [Read] [0x1ff97040]
  19] T [Read] [0x20011840]
  20] T [Read] [0x20000e80]
  21] T [Read] [0x20011880]
  22] T [Read] [0x200118c0]
  23] T [Read] [0x20011900]
  24] T [Read] [0x20011940]
  25] T [Read] [0x20011980]
  26] T [Read] [0x1ff97300]
  27] T [Read] [0x200119c0]
  28] T [Read] [0x20015640]
  29] T [Read] [0x20015680]
  30] T [Read] [0x2000a7c0]
== Printing bank states (According to MC)
[idle] [8192] [8192] [8192] [pre] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    6]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    8]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    10]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    12]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    14]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    16]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    17]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    18]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    19]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    20]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    21]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    22]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    23]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    24]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    25]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    26]BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
    27]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    28]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    29]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    30]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    31]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [90] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40000040] r[0] b[1] row[8192] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40009f40] r[0] b[5] row[8192] col[79] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40008380] r[0] b[6] row[8192] col[65] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200116c0]
  1] T [Read] [0x20011700]
  2] T [Read] [0x20011740]
  3] T [Read] [0x2001a4c0]
  4] T [Read] [0x1ff97240]
  5] T [Read] [0x2001a540]
  6] T [Read] [0x20000bc0]
  7] T [Read] [0x2001a5c0]
  8] T [Read] [0x2001a600]
  9] T [Read] [0x2001a580]
  10] T [Read] [0x2001a500]
  11] T [Read] [0x20011780]
  12] T [Read] [0x20011ac0]
  13] T [Read] [0x1ff97280]
  14] T [Read] [0x200117c0]
  15] T [Read] [0x20000b80]
  16] T [Read] [0x20011800]
  17] T [Read] [0x1ff972c0]
  18] T [Read] [0x1ff97040]
  19] T [Read] [0x20011840]
  20] T [Read] [0x20000e80]
  21] T [Read] [0x20011880]
  22] T [Read] [0x200118c0]
  23] T [Read] [0x20011900]
  24] T [Read] [0x20011940]
  25] T [Read] [0x20011980]
  26] T [Read] [0x1ff97300]
  27] T [Read] [0x200119c0]
  28] T [Read] [0x20015640]
  29] T [Read] [0x20015680]
  30] T [Read] [0x2000a7c0]
  31] T [Read] [0x200156c0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [pre] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
    6]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    8]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    10]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    12]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    14]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    16]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    17]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    18]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    19]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    20]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    21]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    22]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    23]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    24]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    25]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    26]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    27]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    28]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    29]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [91] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40000000] r[0] b[0] row[8192] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
== New Transaction - Mapping Address [0x200116c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 139
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011700]
  1] T [Read] [0x20011740]
  2] T [Read] [0x2001a4c0]
  3] T [Read] [0x1ff97240]
  4] T [Read] [0x2001a540]
  5] T [Read] [0x20000bc0]
  6] T [Read] [0x2001a5c0]
  7] T [Read] [0x2001a600]
  8] T [Read] [0x2001a580]
  9] T [Read] [0x2001a500]
  10] T [Read] [0x20011780]
  11] T [Read] [0x20011ac0]
  12] T [Read] [0x1ff97280]
  13] T [Read] [0x200117c0]
  14] T [Read] [0x20000b80]
  15] T [Read] [0x20011800]
  16] T [Read] [0x1ff972c0]
  17] T [Read] [0x1ff97040]
  18] T [Read] [0x20011840]
  19] T [Read] [0x20000e80]
  20] T [Read] [0x20011880]
  21] T [Read] [0x200118c0]
  22] T [Read] [0x20011900]
  23] T [Read] [0x20011940]
  24] T [Read] [0x20011980]
  25] T [Read] [0x1ff97300]
  26] T [Read] [0x200119c0]
  27] T [Read] [0x20015640]
  28] T [Read] [0x20015680]
  29] T [Read] [0x2000a7c0]
  30] T [Read] [0x200156c0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [pre] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    16]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    17]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    18]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    19]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    20]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    21]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    22]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    23]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    24]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    25]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    26]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    27]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    28]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    29]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    30]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    31]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [92] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40000080] r[0] b[2] row[8192] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40008380] r[0] b[6] row[8192] col[65] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40000040] r[0] b[1] row[8192] col[0] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011700]
  1] T [Read] [0x20011740]
  2] T [Read] [0x2001a4c0]
  3] T [Read] [0x1ff97240]
  4] T [Read] [0x2001a540]
  5] T [Read] [0x20000bc0]
  6] T [Read] [0x2001a5c0]
  7] T [Read] [0x2001a600]
  8] T [Read] [0x2001a580]
  9] T [Read] [0x2001a500]
  10] T [Read] [0x20011780]
  11] T [Read] [0x20011ac0]
  12] T [Read] [0x1ff97280]
  13] T [Read] [0x200117c0]
  14] T [Read] [0x20000b80]
  15] T [Read] [0x20011800]
  16] T [Read] [0x1ff972c0]
  17] T [Read] [0x1ff97040]
  18] T [Read] [0x20011840]
  19] T [Read] [0x20000e80]
  20] T [Read] [0x20011880]
  21] T [Read] [0x200118c0]
  22] T [Read] [0x20011900]
  23] T [Read] [0x20011940]
  24] T [Read] [0x20011980]
  25] T [Read] [0x1ff97300]
  26] T [Read] [0x200119c0]
  27] T [Read] [0x20015640]
  28] T [Read] [0x20015680]
  29] T [Read] [0x2000a7c0]
  30] T [Read] [0x200156c0]
  31] T [Read] [0x20015700]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x40003380] r[0] b[6] row[8192] col[25]
    16]BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
    17]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    18]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    19]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    20]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    21]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    22]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    23]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    24]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    25]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    26]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    27]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    28]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    29]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    30]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    31]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [93] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
== New Transaction - Mapping Address [0x20011700] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 139
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [idle] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [ACT] pa[0x20011700] r[0] b[4] row[4096] col[139]
    31]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [94] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40003380] r[0] b[6] row[8192] col[25]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40000040] r[0] b[1] row[8192] col[0] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40000080] r[0] b[2] row[8192] col[0] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20011700] r[0] b[4] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [95] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20011700] r[0] b[4] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [96] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40000080] r[0] b[2] row[8192] col[0] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40003380] r[0] b[6] row[8192] col[25] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [97] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [98] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40003380] r[0] b[6] row[8192] col[25] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [99] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [100] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011740]
  1] T [Read] [0x2001a4c0]
  2] T [Read] [0x1ff97240]
  3] T [Read] [0x2001a540]
  4] T [Read] [0x20000bc0]
  5] T [Read] [0x2001a5c0]
  6] T [Read] [0x2001a600]
  7] T [Read] [0x2001a580]
  8] T [Read] [0x2001a500]
  9] T [Read] [0x20011780]
  10] T [Read] [0x20011ac0]
  11] T [Read] [0x1ff97280]
  12] T [Read] [0x200117c0]
  13] T [Read] [0x20000b80]
  14] T [Read] [0x20011800]
  15] T [Read] [0x1ff972c0]
  16] T [Read] [0x1ff97040]
  17] T [Read] [0x20011840]
  18] T [Read] [0x20000e80]
  19] T [Read] [0x20011880]
  20] T [Read] [0x200118c0]
  21] T [Read] [0x20011900]
  22] T [Read] [0x20011940]
  23] T [Read] [0x20011980]
  24] T [Read] [0x1ff97300]
  25] T [Read] [0x200119c0]
  26] T [Read] [0x20015640]
  27] T [Read] [0x20015680]
  28] T [Read] [0x2000a7c0]
  29] T [Read] [0x200156c0]
  30] T [Read] [0x20015700]
  31] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    1]BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
    2]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    3]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    4]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    5]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    6]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    7]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    8]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    9]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    10]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    11]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    12]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    13]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    14]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    15]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    16]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    17]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    18]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    19]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    20]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    21]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    22]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    23]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    24]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    25]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    26]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    28]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    29]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    30]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [101] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
== New Transaction - Mapping Address [0x20011740] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 139
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a4c0]
  1] T [Read] [0x1ff97240]
  2] T [Read] [0x2001a540]
  3] T [Read] [0x20000bc0]
  4] T [Read] [0x2001a5c0]
  5] T [Read] [0x2001a600]
  6] T [Read] [0x2001a580]
  7] T [Read] [0x2001a500]
  8] T [Read] [0x20011780]
  9] T [Read] [0x20011ac0]
  10] T [Read] [0x1ff97280]
  11] T [Read] [0x200117c0]
  12] T [Read] [0x20000b80]
  13] T [Read] [0x20011800]
  14] T [Read] [0x1ff972c0]
  15] T [Read] [0x1ff97040]
  16] T [Read] [0x20011840]
  17] T [Read] [0x20000e80]
  18] T [Read] [0x20011880]
  19] T [Read] [0x200118c0]
  20] T [Read] [0x20011900]
  21] T [Read] [0x20011940]
  22] T [Read] [0x20011980]
  23] T [Read] [0x1ff97300]
  24] T [Read] [0x200119c0]
  25] T [Read] [0x20015640]
  26] T [Read] [0x20015680]
  27] T [Read] [0x2000a7c0]
  28] T [Read] [0x200156c0]
  29] T [Read] [0x20015700]
  30] T [Read] [0x40009c40]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    3]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    4]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    5]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    6]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    7]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    8]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    9]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    10]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    11]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    12]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    13]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    14]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    15]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    16]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    17]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    18]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    19]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    20]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    21]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    22]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    23]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    24]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    26]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    27]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    28]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    29]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    30]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [102] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff971c0] r[0] b[7] row[4092] col[184]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a4c0]
  1] T [Read] [0x1ff97240]
  2] T [Read] [0x2001a540]
  3] T [Read] [0x20000bc0]
  4] T [Read] [0x2001a5c0]
  5] T [Read] [0x2001a600]
  6] T [Read] [0x2001a580]
  7] T [Read] [0x2001a500]
  8] T [Read] [0x20011780]
  9] T [Read] [0x20011ac0]
  10] T [Read] [0x1ff97280]
  11] T [Read] [0x200117c0]
  12] T [Read] [0x20000b80]
  13] T [Read] [0x20011800]
  14] T [Read] [0x1ff972c0]
  15] T [Read] [0x1ff97040]
  16] T [Read] [0x20011840]
  17] T [Read] [0x20000e80]
  18] T [Read] [0x20011880]
  19] T [Read] [0x200118c0]
  20] T [Read] [0x20011900]
  21] T [Read] [0x20011940]
  22] T [Read] [0x20011980]
  23] T [Read] [0x1ff97300]
  24] T [Read] [0x200119c0]
  25] T [Read] [0x20015640]
  26] T [Read] [0x20015680]
  27] T [Read] [0x2000a7c0]
  28] T [Read] [0x200156c0]
  29] T [Read] [0x20015700]
  30] T [Read] [0x40009c40]
  31] T [Read] [0x20015740]
== Printing bank states (According to MC)
[8192] [8192] [pre] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
    3]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    4]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    5]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    6]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    7]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    8]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    9]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    10]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    11]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    12]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    13]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    14]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    15]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    16]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    17]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    18]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    19]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    20]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    21]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    22]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    23]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    24]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    26]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    27]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    28]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    29]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    30]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [103] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
== New Transaction - Mapping Address [0x2001a4c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 210
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97240]
  1] T [Read] [0x2001a540]
  2] T [Read] [0x20000bc0]
  3] T [Read] [0x2001a5c0]
  4] T [Read] [0x2001a600]
  5] T [Read] [0x2001a580]
  6] T [Read] [0x2001a500]
  7] T [Read] [0x20011780]
  8] T [Read] [0x20011ac0]
  9] T [Read] [0x1ff97280]
  10] T [Read] [0x200117c0]
  11] T [Read] [0x20000b80]
  12] T [Read] [0x20011800]
  13] T [Read] [0x1ff972c0]
  14] T [Read] [0x1ff97040]
  15] T [Read] [0x20011840]
  16] T [Read] [0x20000e80]
  17] T [Read] [0x20011880]
  18] T [Read] [0x200118c0]
  19] T [Read] [0x20011900]
  20] T [Read] [0x20011940]
  21] T [Read] [0x20011980]
  22] T [Read] [0x1ff97300]
  23] T [Read] [0x200119c0]
  24] T [Read] [0x20015640]
  25] T [Read] [0x20015680]
  26] T [Read] [0x2000a7c0]
  27] T [Read] [0x200156c0]
  28] T [Read] [0x20015700]
  29] T [Read] [0x40009c40]
  30] T [Read] [0x20015740]
== Printing bank states (According to MC)
[8192] [8192] [pre] [8192] [4096] [8192] [8192] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    3]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    4]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    5]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    6]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    7]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    8]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    9]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    10]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    11]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    12]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    13]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    14]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    15]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    16]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    17]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    18]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    19]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    20]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    21]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    22]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    23]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    25]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    26]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    27]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    28]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    29]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    30]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    31]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [104] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009ec0] r[0] b[3] row[8192] col[79]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97240]
  1] T [Read] [0x2001a540]
  2] T [Read] [0x20000bc0]
  3] T [Read] [0x2001a5c0]
  4] T [Read] [0x2001a600]
  5] T [Read] [0x2001a580]
  6] T [Read] [0x2001a500]
  7] T [Read] [0x20011780]
  8] T [Read] [0x20011ac0]
  9] T [Read] [0x1ff97280]
  10] T [Read] [0x200117c0]
  11] T [Read] [0x20000b80]
  12] T [Read] [0x20011800]
  13] T [Read] [0x1ff972c0]
  14] T [Read] [0x1ff97040]
  15] T [Read] [0x20011840]
  16] T [Read] [0x20000e80]
  17] T [Read] [0x20011880]
  18] T [Read] [0x200118c0]
  19] T [Read] [0x20011900]
  20] T [Read] [0x20011940]
  21] T [Read] [0x20011980]
  22] T [Read] [0x1ff97300]
  23] T [Read] [0x200119c0]
  24] T [Read] [0x20015640]
  25] T [Read] [0x20015680]
  26] T [Read] [0x2000a7c0]
  27] T [Read] [0x200156c0]
  28] T [Read] [0x20015700]
  29] T [Read] [0x40009c40]
  30] T [Read] [0x20015740]
  31] T [Read] [0x20009c40]
== Printing bank states (According to MC)
[8192] [8192] [pre] [8192] [4096] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x40008440] r[0] b[1] row[8192] col[66]
    3]BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
    4]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    5]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    6]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    7]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    8]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    9]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    10]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    11]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    12]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    13]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    14]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    15]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    16]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    17]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    18]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    19]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    20]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    21]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    22]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    23]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    25]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    26]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    27]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    28]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    29]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    30]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    31]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [105] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
== New Transaction - Mapping Address [0x1ff97240] (Read)
  Rank : 0
  Bank : 1
  Row  : 4092
  Col  : 185
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a540]
  1] T [Read] [0x20000bc0]
  2] T [Read] [0x2001a5c0]
  3] T [Read] [0x2001a600]
  4] T [Read] [0x2001a580]
  5] T [Read] [0x2001a500]
  6] T [Read] [0x20011780]
  7] T [Read] [0x20011ac0]
  8] T [Read] [0x1ff97280]
  9] T [Read] [0x200117c0]
  10] T [Read] [0x20000b80]
  11] T [Read] [0x20011800]
  12] T [Read] [0x1ff972c0]
  13] T [Read] [0x1ff97040]
  14] T [Read] [0x20011840]
  15] T [Read] [0x20000e80]
  16] T [Read] [0x20011880]
  17] T [Read] [0x200118c0]
  18] T [Read] [0x20011900]
  19] T [Read] [0x20011940]
  20] T [Read] [0x20011980]
  21] T [Read] [0x1ff97300]
  22] T [Read] [0x200119c0]
  23] T [Read] [0x20015640]
  24] T [Read] [0x20015680]
  25] T [Read] [0x2000a7c0]
  26] T [Read] [0x200156c0]
  27] T [Read] [0x20015700]
  28] T [Read] [0x40009c40]
  29] T [Read] [0x20015740]
  30] T [Read] [0x20009c40]
== Printing bank states (According to MC)
[8192] [8192] [pre] [8192] [4096] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    6]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    8]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    9]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    10]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    11]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    12]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    13]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    14]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    15]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    16]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    17]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    18]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    19]BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
    20]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    21]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    22]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    23]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    24]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    25]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    26]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    27]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    28]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    29]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    30]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    31]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff971c0] r[0] b[7] row[4092] col[184] data[0]=NO DATA

 ------------------------- [106] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40008440] r[0] b[1] row[8192] col[66]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a540]
  1] T [Read] [0x20000bc0]
  2] T [Read] [0x2001a5c0]
  3] T [Read] [0x2001a600]
  4] T [Read] [0x2001a580]
  5] T [Read] [0x2001a500]
  6] T [Read] [0x20011780]
  7] T [Read] [0x20011ac0]
  8] T [Read] [0x1ff97280]
  9] T [Read] [0x200117c0]
  10] T [Read] [0x20000b80]
  11] T [Read] [0x20011800]
  12] T [Read] [0x1ff972c0]
  13] T [Read] [0x1ff97040]
  14] T [Read] [0x20011840]
  15] T [Read] [0x20000e80]
  16] T [Read] [0x20011880]
  17] T [Read] [0x200118c0]
  18] T [Read] [0x20011900]
  19] T [Read] [0x20011940]
  20] T [Read] [0x20011980]
  21] T [Read] [0x1ff97300]
  22] T [Read] [0x200119c0]
  23] T [Read] [0x20015640]
  24] T [Read] [0x20015680]
  25] T [Read] [0x2000a7c0]
  26] T [Read] [0x200156c0]
  27] T [Read] [0x20015700]
  28] T [Read] [0x40009c40]
  29] T [Read] [0x20015740]
  30] T [Read] [0x20009c40]
  31] T [Read] [0x20009c00]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    6]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    8]BP [ACT] pa[0x40003340] r[0] b[5] row[8192] col[25]
    9]BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
    10]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    11]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    12]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    13]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    14]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    15]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    16]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    17]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    18]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    19]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    20]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    22]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    23]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    24]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    25]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    26]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    27]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    28]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    29]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    30]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [107] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20011680] r[0] b[2] row[4096] col[139]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
== New Transaction - Mapping Address [0x2001a540] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 210
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20000bc0]
  1] T [Read] [0x2001a5c0]
  2] T [Read] [0x2001a600]
  3] T [Read] [0x2001a580]
  4] T [Read] [0x2001a500]
  5] T [Read] [0x20011780]
  6] T [Read] [0x20011ac0]
  7] T [Read] [0x1ff97280]
  8] T [Read] [0x200117c0]
  9] T [Read] [0x20000b80]
  10] T [Read] [0x20011800]
  11] T [Read] [0x1ff972c0]
  12] T [Read] [0x1ff97040]
  13] T [Read] [0x20011840]
  14] T [Read] [0x20000e80]
  15] T [Read] [0x20011880]
  16] T [Read] [0x200118c0]
  17] T [Read] [0x20011900]
  18] T [Read] [0x20011940]
  19] T [Read] [0x20011980]
  20] T [Read] [0x1ff97300]
  21] T [Read] [0x200119c0]
  22] T [Read] [0x20015640]
  23] T [Read] [0x20015680]
  24] T [Read] [0x2000a7c0]
  25] T [Read] [0x200156c0]
  26] T [Read] [0x20015700]
  27] T [Read] [0x40009c40]
  28] T [Read] [0x20015740]
  29] T [Read] [0x20009c40]
  30] T [Read] [0x20009c00]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    6]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    8]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    9]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    10]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    11]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    12]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    13]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    14]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    15]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    16]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    17]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    18]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    20]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    21]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    22]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    23]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    24]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    25]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    26]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    27]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    28]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    29]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    30]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff971c0] r[0] b[7] row[4092] col[184] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009ec0] r[0] b[3] row[8192] col[79] data[0]=NO DATA

 ------------------------- [108] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40003340] r[0] b[5] row[8192] col[25]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff971c0] [0]
== Printing transaction queue
  0] T [Read] [0x20000bc0]
  1] T [Read] [0x2001a5c0]
  2] T [Read] [0x2001a600]
  3] T [Read] [0x2001a580]
  4] T [Read] [0x2001a500]
  5] T [Read] [0x20011780]
  6] T [Read] [0x20011ac0]
  7] T [Read] [0x1ff97280]
  8] T [Read] [0x200117c0]
  9] T [Read] [0x20000b80]
  10] T [Read] [0x20011800]
  11] T [Read] [0x1ff972c0]
  12] T [Read] [0x1ff97040]
  13] T [Read] [0x20011840]
  14] T [Read] [0x20000e80]
  15] T [Read] [0x20011880]
  16] T [Read] [0x200118c0]
  17] T [Read] [0x20011900]
  18] T [Read] [0x20011940]
  19] T [Read] [0x20011980]
  20] T [Read] [0x1ff97300]
  21] T [Read] [0x200119c0]
  22] T [Read] [0x20015640]
  23] T [Read] [0x20015680]
  24] T [Read] [0x2000a7c0]
  25] T [Read] [0x200156c0]
  26] T [Read] [0x20015700]
  27] T [Read] [0x40009c40]
  28] T [Read] [0x20015740]
  29] T [Read] [0x20009c40]
  30] T [Read] [0x20009c00]
  31] T [Read] [0x20003f00]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [8192] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    6]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    8]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    9]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    10]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    11]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    12]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    13]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    14]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    15]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    16]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    17]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    18]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    20]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    21]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    22]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    23]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    24]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    25]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    26]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    27]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    28]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    29]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    30]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [109] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
== New Transaction - Mapping Address [0x20000bc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 5
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a5c0]
  1] T [Read] [0x2001a600]
  2] T [Read] [0x2001a580]
  3] T [Read] [0x2001a500]
  4] T [Read] [0x20011780]
  5] T [Read] [0x20011ac0]
  6] T [Read] [0x1ff97280]
  7] T [Read] [0x200117c0]
  8] T [Read] [0x20000b80]
  9] T [Read] [0x20011800]
  10] T [Read] [0x1ff972c0]
  11] T [Read] [0x1ff97040]
  12] T [Read] [0x20011840]
  13] T [Read] [0x20000e80]
  14] T [Read] [0x20011880]
  15] T [Read] [0x200118c0]
  16] T [Read] [0x20011900]
  17] T [Read] [0x20011940]
  18] T [Read] [0x20011980]
  19] T [Read] [0x1ff97300]
  20] T [Read] [0x200119c0]
  21] T [Read] [0x20015640]
  22] T [Read] [0x20015680]
  23] T [Read] [0x2000a7c0]
  24] T [Read] [0x200156c0]
  25] T [Read] [0x20015700]
  26] T [Read] [0x40009c40]
  27] T [Read] [0x20015740]
  28] T [Read] [0x20009c40]
  29] T [Read] [0x20009c00]
  30] T [Read] [0x20003f00]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [8192] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    6]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    8]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    9]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    10]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    11]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    12]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    13]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    14]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    15]BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
    16]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    17]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    19]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    20]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    21]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    22]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    23]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    24]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    25]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    26]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    27]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    28]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    29]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    30]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    31]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009ec0] r[0] b[3] row[8192] col[79] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40008440] r[0] b[1] row[8192] col[66] data[0]=NO DATA

 ------------------------- [110] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009ec0] [0]
== Printing transaction queue
  0] T [Read] [0x2001a5c0]
  1] T [Read] [0x2001a600]
  2] T [Read] [0x2001a580]
  3] T [Read] [0x2001a500]
  4] T [Read] [0x20011780]
  5] T [Read] [0x20011ac0]
  6] T [Read] [0x1ff97280]
  7] T [Read] [0x200117c0]
  8] T [Read] [0x20000b80]
  9] T [Read] [0x20011800]
  10] T [Read] [0x1ff972c0]
  11] T [Read] [0x1ff97040]
  12] T [Read] [0x20011840]
  13] T [Read] [0x20000e80]
  14] T [Read] [0x20011880]
  15] T [Read] [0x200118c0]
  16] T [Read] [0x20011900]
  17] T [Read] [0x20011940]
  18] T [Read] [0x20011980]
  19] T [Read] [0x1ff97300]
  20] T [Read] [0x200119c0]
  21] T [Read] [0x20015640]
  22] T [Read] [0x20015680]
  23] T [Read] [0x2000a7c0]
  24] T [Read] [0x200156c0]
  25] T [Read] [0x20015700]
  26] T [Read] [0x40009c40]
  27] T [Read] [0x20015740]
  28] T [Read] [0x20009c40]
  29] T [Read] [0x20009c00]
  30] T [Read] [0x20003f00]
  31] T [Read] [0x20015780]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [8192] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    6]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    8]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    9]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    10]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    11]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    12]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    13]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    14]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    15]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    16]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    18]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    19]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    20]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    21]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    22]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    23]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    24]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    25]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    26]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    27]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    28]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    29]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    30]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [111] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40000000] r[0] b[0] row[8192] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a5c0]
  1] T [Read] [0x2001a600]
  2] T [Read] [0x2001a580]
  3] T [Read] [0x2001a500]
  4] T [Read] [0x20011780]
  5] T [Read] [0x20011ac0]
  6] T [Read] [0x1ff97280]
  7] T [Read] [0x200117c0]
  8] T [Read] [0x20000b80]
  9] T [Read] [0x20011800]
  10] T [Read] [0x1ff972c0]
  11] T [Read] [0x1ff97040]
  12] T [Read] [0x20011840]
  13] T [Read] [0x20000e80]
  14] T [Read] [0x20011880]
  15] T [Read] [0x200118c0]
  16] T [Read] [0x20011900]
  17] T [Read] [0x20011940]
  18] T [Read] [0x20011980]
  19] T [Read] [0x1ff97300]
  20] T [Read] [0x200119c0]
  21] T [Read] [0x20015640]
  22] T [Read] [0x20015680]
  23] T [Read] [0x2000a7c0]
  24] T [Read] [0x200156c0]
  25] T [Read] [0x20015700]
  26] T [Read] [0x40009c40]
  27] T [Read] [0x20015740]
  28] T [Read] [0x20009c40]
  29] T [Read] [0x20009c00]
  30] T [Read] [0x20003f00]
  31] T [Read] [0x20015780]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [pre] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    2]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    4]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    5]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    6]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    7]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    8]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    9]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    10]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    11]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    12]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    13]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    14]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    15]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    16]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    18]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    19]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    20]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    21]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    22]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    23]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    24]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    25]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    26]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    27]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    28]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    29]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    30]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40008440] r[0] b[1] row[8192] col[66] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40003340] r[0] b[5] row[8192] col[25] data[0]=NO DATA

 ------------------------- [112] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
== New Transaction - Mapping Address [0x2001a5c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 210
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40008440] [0]
== Printing transaction queue
  0] T [Read] [0x2001a600]
  1] T [Read] [0x2001a580]
  2] T [Read] [0x2001a500]
  3] T [Read] [0x20011780]
  4] T [Read] [0x20011ac0]
  5] T [Read] [0x1ff97280]
  6] T [Read] [0x200117c0]
  7] T [Read] [0x20000b80]
  8] T [Read] [0x20011800]
  9] T [Read] [0x1ff972c0]
  10] T [Read] [0x1ff97040]
  11] T [Read] [0x20011840]
  12] T [Read] [0x20000e80]
  13] T [Read] [0x20011880]
  14] T [Read] [0x200118c0]
  15] T [Read] [0x20011900]
  16] T [Read] [0x20011940]
  17] T [Read] [0x20011980]
  18] T [Read] [0x1ff97300]
  19] T [Read] [0x200119c0]
  20] T [Read] [0x20015640]
  21] T [Read] [0x20015680]
  22] T [Read] [0x2000a7c0]
  23] T [Read] [0x200156c0]
  24] T [Read] [0x20015700]
  25] T [Read] [0x40009c40]
  26] T [Read] [0x20015740]
  27] T [Read] [0x20009c40]
  28] T [Read] [0x20009c00]
  29] T [Read] [0x20003f00]
  30] T [Read] [0x20015780]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
    4]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    5]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    6]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    7]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    8]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    9]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    10]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    11]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    12]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    13]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    14]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    15]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    16]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    17]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    18]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    19]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    20]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    21]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    22]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    23]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    24]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    25]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    26]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    27]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    28]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    29]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    30]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    31]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [113] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a600]
  1] T [Read] [0x2001a580]
  2] T [Read] [0x2001a500]
  3] T [Read] [0x20011780]
  4] T [Read] [0x20011ac0]
  5] T [Read] [0x1ff97280]
  6] T [Read] [0x200117c0]
  7] T [Read] [0x20000b80]
  8] T [Read] [0x20011800]
  9] T [Read] [0x1ff972c0]
  10] T [Read] [0x1ff97040]
  11] T [Read] [0x20011840]
  12] T [Read] [0x20000e80]
  13] T [Read] [0x20011880]
  14] T [Read] [0x200118c0]
  15] T [Read] [0x20011900]
  16] T [Read] [0x20011940]
  17] T [Read] [0x20011980]
  18] T [Read] [0x1ff97300]
  19] T [Read] [0x200119c0]
  20] T [Read] [0x20015640]
  21] T [Read] [0x20015680]
  22] T [Read] [0x2000a7c0]
  23] T [Read] [0x200156c0]
  24] T [Read] [0x20015700]
  25] T [Read] [0x40009c40]
  26] T [Read] [0x20015740]
  27] T [Read] [0x20009c40]
  28] T [Read] [0x20009c00]
  29] T [Read] [0x20003f00]
  30] T [Read] [0x20015780]
  31] T [Read] [0x200157c0]
== Printing bank states (According to MC)
[8192] [8192] [4096] [8192] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    4]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    5]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    6]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    7]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    8]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    9]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    10]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    11]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    12]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    13]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    14]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    16]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    17]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    18]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    19]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    20]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    21]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    22]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    23]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    24]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    25]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    26]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    27]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    28]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    29]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    30]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40003340] r[0] b[5] row[8192] col[25] data[0]=NO DATA
 ------------------------- [114] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001fb80] r[0] b[6] row[4096] col[253]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40003340] [0]
== Printing transaction queue
  0] T [Read] [0x2001a600]
  1] T [Read] [0x2001a580]
  2] T [Read] [0x2001a500]
  3] T [Read] [0x20011780]
  4] T [Read] [0x20011ac0]
  5] T [Read] [0x1ff97280]
  6] T [Read] [0x200117c0]
  7] T [Read] [0x20000b80]
  8] T [Read] [0x20011800]
  9] T [Read] [0x1ff972c0]
  10] T [Read] [0x1ff97040]
  11] T [Read] [0x20011840]
  12] T [Read] [0x20000e80]
  13] T [Read] [0x20011880]
  14] T [Read] [0x200118c0]
  15] T [Read] [0x20011900]
  16] T [Read] [0x20011940]
  17] T [Read] [0x20011980]
  18] T [Read] [0x1ff97300]
  19] T [Read] [0x200119c0]
  20] T [Read] [0x20015640]
  21] T [Read] [0x20015680]
  22] T [Read] [0x2000a7c0]
  23] T [Read] [0x200156c0]
  24] T [Read] [0x20015700]
  25] T [Read] [0x40009c40]
  26] T [Read] [0x20015740]
  27] T [Read] [0x20009c40]
  28] T [Read] [0x20009c00]
  29] T [Read] [0x20003f00]
  30] T [Read] [0x20015780]
  31] T [Read] [0x200157c0]
== Printing bank states (According to MC)
[pre] [8192] [4096] [8192] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    4]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    5]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    6]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    7]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    8]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    9]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    10]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    11]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    12]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    13]BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
    14]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    16]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    17]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    18]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    19]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    20]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    21]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    22]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    23]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    24]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    25]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    26]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    27]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    28]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    29]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    30]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40000000] r[0] b[0] row[8192] col[0] data[0]=NO DATA

 ------------------------- [115] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
== New Transaction - Mapping Address [0x2001a600] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 211
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a580]
  1] T [Read] [0x2001a500]
  2] T [Read] [0x20011780]
  3] T [Read] [0x20011ac0]
  4] T [Read] [0x1ff97280]
  5] T [Read] [0x200117c0]
  6] T [Read] [0x20000b80]
  7] T [Read] [0x20011800]
  8] T [Read] [0x1ff972c0]
  9] T [Read] [0x1ff97040]
  10] T [Read] [0x20011840]
  11] T [Read] [0x20000e80]
  12] T [Read] [0x20011880]
  13] T [Read] [0x200118c0]
  14] T [Read] [0x20011900]
  15] T [Read] [0x20011940]
  16] T [Read] [0x20011980]
  17] T [Read] [0x1ff97300]
  18] T [Read] [0x200119c0]
  19] T [Read] [0x20015640]
  20] T [Read] [0x20015680]
  21] T [Read] [0x2000a7c0]
  22] T [Read] [0x200156c0]
  23] T [Read] [0x20015700]
  24] T [Read] [0x40009c40]
  25] T [Read] [0x20015740]
  26] T [Read] [0x20009c40]
  27] T [Read] [0x20009c00]
  28] T [Read] [0x20003f00]
  29] T [Read] [0x20015780]
  30] T [Read] [0x200157c0]
== Printing bank states (According to MC)
[pre] [8192] [4096] [8192] [4096] [idle] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    4]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    5]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    6]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    7]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    8]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    9]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    10]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    11]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    12]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    13]BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    15]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    16]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    17]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    18]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    19]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    20]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    21]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    22]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    23]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    24]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    25]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    26]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    27]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    28]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    29]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    30]BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    31]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [116] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011680] r[0] b[2] row[4096] col[139]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a580]
  1] T [Read] [0x2001a500]
  2] T [Read] [0x20011780]
  3] T [Read] [0x20011ac0]
  4] T [Read] [0x1ff97280]
  5] T [Read] [0x200117c0]
  6] T [Read] [0x20000b80]
  7] T [Read] [0x20011800]
  8] T [Read] [0x1ff972c0]
  9] T [Read] [0x1ff97040]
  10] T [Read] [0x20011840]
  11] T [Read] [0x20000e80]
  12] T [Read] [0x20011880]
  13] T [Read] [0x200118c0]
  14] T [Read] [0x20011900]
  15] T [Read] [0x20011940]
  16] T [Read] [0x20011980]
  17] T [Read] [0x1ff97300]
  18] T [Read] [0x200119c0]
  19] T [Read] [0x20015640]
  20] T [Read] [0x20015680]
  21] T [Read] [0x2000a7c0]
  22] T [Read] [0x200156c0]
  23] T [Read] [0x20015700]
  24] T [Read] [0x40009c40]
  25] T [Read] [0x20015740]
  26] T [Read] [0x20009c40]
  27] T [Read] [0x20009c00]
  28] T [Read] [0x20003f00]
  29] T [Read] [0x20015780]
  30] T [Read] [0x200157c0]
  31] T [Read] [0x20011a00]
== Printing bank states (According to MC)
[pre] [8192] [4096] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
    1]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    3]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    4]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    5]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    6]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    7]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    8]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    9]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    10]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    11]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    12]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    13]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    14]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    15]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    16]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    17]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    18]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    19]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    20]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    21]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    22]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    23]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    24]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    25]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    26]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    27]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    28]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    29]BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    30]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40000000] r[0] b[0] row[8192] col[0] data[0]=NO DATA
 ------------------------- [117] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
== New Transaction - Mapping Address [0x2001a580] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 210
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40000000] [0]
== Printing transaction queue
  0] T [Read] [0x2001a500]
  1] T [Read] [0x20011780]
  2] T [Read] [0x20011ac0]
  3] T [Read] [0x1ff97280]
  4] T [Read] [0x200117c0]
  5] T [Read] [0x20000b80]
  6] T [Read] [0x20011800]
  7] T [Read] [0x1ff972c0]
  8] T [Read] [0x1ff97040]
  9] T [Read] [0x20011840]
  10] T [Read] [0x20000e80]
  11] T [Read] [0x20011880]
  12] T [Read] [0x200118c0]
  13] T [Read] [0x20011900]
  14] T [Read] [0x20011940]
  15] T [Read] [0x20011980]
  16] T [Read] [0x1ff97300]
  17] T [Read] [0x200119c0]
  18] T [Read] [0x20015640]
  19] T [Read] [0x20015680]
  20] T [Read] [0x2000a7c0]
  21] T [Read] [0x200156c0]
  22] T [Read] [0x20015700]
  23] T [Read] [0x40009c40]
  24] T [Read] [0x20015740]
  25] T [Read] [0x20009c40]
  26] T [Read] [0x20009c00]
  27] T [Read] [0x20003f00]
  28] T [Read] [0x20015780]
  29] T [Read] [0x200157c0]
  30] T [Read] [0x20011a00]
== Printing bank states (According to MC)
[pre] [8192] [4096] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    3]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    4]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    5]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    6]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    7]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    8]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    9]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    10]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    11]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    12]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    13]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    14]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    15]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    16]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    17]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    18]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    19]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    20]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    21]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    22]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    23]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    24]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    25]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    26]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    27]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    28]BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    29]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    30]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    31]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001fb80] r[0] b[6] row[4096] col[253] data[0]=NO DATA

 ------------------------- [118] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001c9c0] r[0] b[7] row[4096] col[228]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a500]
  1] T [Read] [0x20011780]
  2] T [Read] [0x20011ac0]
  3] T [Read] [0x1ff97280]
  4] T [Read] [0x200117c0]
  5] T [Read] [0x20000b80]
  6] T [Read] [0x20011800]
  7] T [Read] [0x1ff972c0]
  8] T [Read] [0x1ff97040]
  9] T [Read] [0x20011840]
  10] T [Read] [0x20000e80]
  11] T [Read] [0x20011880]
  12] T [Read] [0x200118c0]
  13] T [Read] [0x20011900]
  14] T [Read] [0x20011940]
  15] T [Read] [0x20011980]
  16] T [Read] [0x1ff97300]
  17] T [Read] [0x200119c0]
  18] T [Read] [0x20015640]
  19] T [Read] [0x20015680]
  20] T [Read] [0x2000a7c0]
  21] T [Read] [0x200156c0]
  22] T [Read] [0x20015700]
  23] T [Read] [0x40009c40]
  24] T [Read] [0x20015740]
  25] T [Read] [0x20009c40]
  26] T [Read] [0x20009c00]
  27] T [Read] [0x20003f00]
  28] T [Read] [0x20015780]
  29] T [Read] [0x200157c0]
  30] T [Read] [0x20011a00]
  31] T [Read] [0x20011b00]
== Printing bank states (According to MC)
[idle] [8192] [4096] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    3]BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
    4]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    5]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    6]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    7]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    8]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    9]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    10]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    11]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    12]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    13]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    14]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    15]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    16]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    17]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    18]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    19]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    20]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    21]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    22]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    23]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    24]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    25]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    26]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    27]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    28]BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    29]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    30]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    31]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [119] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
== New Transaction - Mapping Address [0x2001a500] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 210
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011780]
  1] T [Read] [0x20011ac0]
  2] T [Read] [0x1ff97280]
  3] T [Read] [0x200117c0]
  4] T [Read] [0x20000b80]
  5] T [Read] [0x20011800]
  6] T [Read] [0x1ff972c0]
  7] T [Read] [0x1ff97040]
  8] T [Read] [0x20011840]
  9] T [Read] [0x20000e80]
  10] T [Read] [0x20011880]
  11] T [Read] [0x200118c0]
  12] T [Read] [0x20011900]
  13] T [Read] [0x20011940]
  14] T [Read] [0x20011980]
  15] T [Read] [0x1ff97300]
  16] T [Read] [0x200119c0]
  17] T [Read] [0x20015640]
  18] T [Read] [0x20015680]
  19] T [Read] [0x2000a7c0]
  20] T [Read] [0x200156c0]
  21] T [Read] [0x20015700]
  22] T [Read] [0x40009c40]
  23] T [Read] [0x20015740]
  24] T [Read] [0x20009c40]
  25] T [Read] [0x20009c00]
  26] T [Read] [0x20003f00]
  27] T [Read] [0x20015780]
  28] T [Read] [0x200157c0]
  29] T [Read] [0x20011a00]
  30] T [Read] [0x20011b00]
== Printing bank states (According to MC)
[idle] [8192] [4096] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    14]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    16]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    18]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    20]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    22]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    23]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    24]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    25]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    26]BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    27]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    28]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    29]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    30]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    31]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001fb80] r[0] b[6] row[4096] col[253] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011680] r[0] b[2] row[4096] col[139] data[0]=NO DATA

 ------------------------- [120] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001fbc0] r[0] b[7] row[4096] col[253]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001fb80] [0]
== Printing transaction queue
  0] T [Read] [0x20011780]
  1] T [Read] [0x20011ac0]
  2] T [Read] [0x1ff97280]
  3] T [Read] [0x200117c0]
  4] T [Read] [0x20000b80]
  5] T [Read] [0x20011800]
  6] T [Read] [0x1ff972c0]
  7] T [Read] [0x1ff97040]
  8] T [Read] [0x20011840]
  9] T [Read] [0x20000e80]
  10] T [Read] [0x20011880]
  11] T [Read] [0x200118c0]
  12] T [Read] [0x20011900]
  13] T [Read] [0x20011940]
  14] T [Read] [0x20011980]
  15] T [Read] [0x1ff97300]
  16] T [Read] [0x200119c0]
  17] T [Read] [0x20015640]
  18] T [Read] [0x20015680]
  19] T [Read] [0x2000a7c0]
  20] T [Read] [0x200156c0]
  21] T [Read] [0x20015700]
  22] T [Read] [0x40009c40]
  23] T [Read] [0x20015740]
  24] T [Read] [0x20009c40]
  25] T [Read] [0x20009c00]
  26] T [Read] [0x20003f00]
  27] T [Read] [0x20015780]
  28] T [Read] [0x200157c0]
  29] T [Read] [0x20011a00]
  30] T [Read] [0x20011b00]
  31] T [Read] [0x20011b40]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
    14]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    16]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    18]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    20]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    22]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    23]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    24]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    25]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    26]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    27]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    28]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    29]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    30]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [121] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001a600] r[0] b[0] row[4096] col[211]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
== New Transaction - Mapping Address [0x20011780] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 139
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011ac0]
  1] T [Read] [0x1ff97280]
  2] T [Read] [0x200117c0]
  3] T [Read] [0x20000b80]
  4] T [Read] [0x20011800]
  5] T [Read] [0x1ff972c0]
  6] T [Read] [0x1ff97040]
  7] T [Read] [0x20011840]
  8] T [Read] [0x20000e80]
  9] T [Read] [0x20011880]
  10] T [Read] [0x200118c0]
  11] T [Read] [0x20011900]
  12] T [Read] [0x20011940]
  13] T [Read] [0x20011980]
  14] T [Read] [0x1ff97300]
  15] T [Read] [0x200119c0]
  16] T [Read] [0x20015640]
  17] T [Read] [0x20015680]
  18] T [Read] [0x2000a7c0]
  19] T [Read] [0x200156c0]
  20] T [Read] [0x20015700]
  21] T [Read] [0x40009c40]
  22] T [Read] [0x20015740]
  23] T [Read] [0x20009c40]
  24] T [Read] [0x20009c00]
  25] T [Read] [0x20003f00]
  26] T [Read] [0x20015780]
  27] T [Read] [0x200157c0]
  28] T [Read] [0x20011a00]
  29] T [Read] [0x20011b00]
  30] T [Read] [0x20011b40]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    22]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    23]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    24]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    25]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    26]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    27]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    28]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    29]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    30]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    31]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011680] r[0] b[2] row[4096] col[139] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001c9c0] r[0] b[7] row[4096] col[228] data[0]=NO DATA

 ------------------------- [122] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011700] r[0] b[4] row[4096] col[139]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011680] [0]
== Printing transaction queue
  0] T [Read] [0x20011ac0]
  1] T [Read] [0x1ff97280]
  2] T [Read] [0x200117c0]
  3] T [Read] [0x20000b80]
  4] T [Read] [0x20011800]
  5] T [Read] [0x1ff972c0]
  6] T [Read] [0x1ff97040]
  7] T [Read] [0x20011840]
  8] T [Read] [0x20000e80]
  9] T [Read] [0x20011880]
  10] T [Read] [0x200118c0]
  11] T [Read] [0x20011900]
  12] T [Read] [0x20011940]
  13] T [Read] [0x20011980]
  14] T [Read] [0x1ff97300]
  15] T [Read] [0x200119c0]
  16] T [Read] [0x20015640]
  17] T [Read] [0x20015680]
  18] T [Read] [0x2000a7c0]
  19] T [Read] [0x200156c0]
  20] T [Read] [0x20015700]
  21] T [Read] [0x40009c40]
  22] T [Read] [0x20015740]
  23] T [Read] [0x20009c40]
  24] T [Read] [0x20009c00]
  25] T [Read] [0x20003f00]
  26] T [Read] [0x20015780]
  27] T [Read] [0x200157c0]
  28] T [Read] [0x20011a00]
  29] T [Read] [0x20011b00]
  30] T [Read] [0x20011b40]
  31] T [Read] [0x20011b80]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    22]BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
    23]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    24]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    25]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    26]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    27]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    28]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    29]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    30]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    31]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [123] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
== New Transaction - Mapping Address [0x20011ac0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 141
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97280]
  1] T [Read] [0x200117c0]
  2] T [Read] [0x20000b80]
  3] T [Read] [0x20011800]
  4] T [Read] [0x1ff972c0]
  5] T [Read] [0x1ff97040]
  6] T [Read] [0x20011840]
  7] T [Read] [0x20000e80]
  8] T [Read] [0x20011880]
  9] T [Read] [0x200118c0]
  10] T [Read] [0x20011900]
  11] T [Read] [0x20011940]
  12] T [Read] [0x20011980]
  13] T [Read] [0x1ff97300]
  14] T [Read] [0x200119c0]
  15] T [Read] [0x20015640]
  16] T [Read] [0x20015680]
  17] T [Read] [0x2000a7c0]
  18] T [Read] [0x200156c0]
  19] T [Read] [0x20015700]
  20] T [Read] [0x40009c40]
  21] T [Read] [0x20015740]
  22] T [Read] [0x20009c40]
  23] T [Read] [0x20009c00]
  24] T [Read] [0x20003f00]
  25] T [Read] [0x20015780]
  26] T [Read] [0x200157c0]
  27] T [Read] [0x20011a00]
  28] T [Read] [0x20011b00]
  29] T [Read] [0x20011b40]
  30] T [Read] [0x20011b80]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    22]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    23]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    24]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    25]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    26]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    27]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    28]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    29]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    30]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    31]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001c9c0] r[0] b[7] row[4096] col[228] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001fbc0] r[0] b[7] row[4096] col[253] data[0]=NO DATA

 ------------------------- [124] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20000bc0] r[0] b[7] row[4096] col[5]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001c9c0] [0]
== Printing transaction queue
  0] T [Read] [0x1ff97280]
  1] T [Read] [0x200117c0]
  2] T [Read] [0x20000b80]
  3] T [Read] [0x20011800]
  4] T [Read] [0x1ff972c0]
  5] T [Read] [0x1ff97040]
  6] T [Read] [0x20011840]
  7] T [Read] [0x20000e80]
  8] T [Read] [0x20011880]
  9] T [Read] [0x200118c0]
  10] T [Read] [0x20011900]
  11] T [Read] [0x20011940]
  12] T [Read] [0x20011980]
  13] T [Read] [0x1ff97300]
  14] T [Read] [0x200119c0]
  15] T [Read] [0x20015640]
  16] T [Read] [0x20015680]
  17] T [Read] [0x2000a7c0]
  18] T [Read] [0x200156c0]
  19] T [Read] [0x20015700]
  20] T [Read] [0x40009c40]
  21] T [Read] [0x20015740]
  22] T [Read] [0x20009c40]
  23] T [Read] [0x20009c00]
  24] T [Read] [0x20003f00]
  25] T [Read] [0x20015780]
  26] T [Read] [0x200157c0]
  27] T [Read] [0x20011a00]
  28] T [Read] [0x20011b00]
  29] T [Read] [0x20011b40]
  30] T [Read] [0x20011b80]
  31] T [Read] [0x20010180]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    22]BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
    23]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    24]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    25]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    26]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    27]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    28]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    29]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    30]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    31]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [125] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
== New Transaction - Mapping Address [0x1ff97280] (Read)
  Rank : 0
  Bank : 2
  Row  : 4092
  Col  : 185
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200117c0]
  1] T [Read] [0x20000b80]
  2] T [Read] [0x20011800]
  3] T [Read] [0x1ff972c0]
  4] T [Read] [0x1ff97040]
  5] T [Read] [0x20011840]
  6] T [Read] [0x20000e80]
  7] T [Read] [0x20011880]
  8] T [Read] [0x200118c0]
  9] T [Read] [0x20011900]
  10] T [Read] [0x20011940]
  11] T [Read] [0x20011980]
  12] T [Read] [0x1ff97300]
  13] T [Read] [0x200119c0]
  14] T [Read] [0x20015640]
  15] T [Read] [0x20015680]
  16] T [Read] [0x2000a7c0]
  17] T [Read] [0x200156c0]
  18] T [Read] [0x20015700]
  19] T [Read] [0x40009c40]
  20] T [Read] [0x20015740]
  21] T [Read] [0x20009c40]
  22] T [Read] [0x20009c00]
  23] T [Read] [0x20003f00]
  24] T [Read] [0x20015780]
  25] T [Read] [0x200157c0]
  26] T [Read] [0x20011a00]
  27] T [Read] [0x20011b00]
  28] T [Read] [0x20011b40]
  29] T [Read] [0x20011b80]
  30] T [Read] [0x20010180]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    22]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    23]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    24]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    25]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    26]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    27]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    28]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    29]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    30]BP [ACT] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    31]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001fbc0] r[0] b[7] row[4096] col[253] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011700] r[0] b[4] row[4096] col[139] data[0]=NO DATA

 ------------------------- [126] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a5c0] r[0] b[7] row[4096] col[210]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001fbc0] [0]
== Printing transaction queue
  0] T [Read] [0x200117c0]
  1] T [Read] [0x20000b80]
  2] T [Read] [0x20011800]
  3] T [Read] [0x1ff972c0]
  4] T [Read] [0x1ff97040]
  5] T [Read] [0x20011840]
  6] T [Read] [0x20000e80]
  7] T [Read] [0x20011880]
  8] T [Read] [0x200118c0]
  9] T [Read] [0x20011900]
  10] T [Read] [0x20011940]
  11] T [Read] [0x20011980]
  12] T [Read] [0x1ff97300]
  13] T [Read] [0x200119c0]
  14] T [Read] [0x20015640]
  15] T [Read] [0x20015680]
  16] T [Read] [0x2000a7c0]
  17] T [Read] [0x200156c0]
  18] T [Read] [0x20015700]
  19] T [Read] [0x40009c40]
  20] T [Read] [0x20015740]
  21] T [Read] [0x20009c40]
  22] T [Read] [0x20009c00]
  23] T [Read] [0x20003f00]
  24] T [Read] [0x20015780]
  25] T [Read] [0x200157c0]
  26] T [Read] [0x20011a00]
  27] T [Read] [0x20011b00]
  28] T [Read] [0x20011b40]
  29] T [Read] [0x20011b80]
  30] T [Read] [0x20010180]
  31] T [Write] [0x1ff96ec0] [0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
    22]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    23]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    24]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    25]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    26]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    27]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    28]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    29]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    30]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [127] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
== New Transaction - Mapping Address [0x200117c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 139
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20000b80]
  1] T [Read] [0x20011800]
  2] T [Read] [0x1ff972c0]
  3] T [Read] [0x1ff97040]
  4] T [Read] [0x20011840]
  5] T [Read] [0x20000e80]
  6] T [Read] [0x20011880]
  7] T [Read] [0x200118c0]
  8] T [Read] [0x20011900]
  9] T [Read] [0x20011940]
  10] T [Read] [0x20011980]
  11] T [Read] [0x1ff97300]
  12] T [Read] [0x200119c0]
  13] T [Read] [0x20015640]
  14] T [Read] [0x20015680]
  15] T [Read] [0x2000a7c0]
  16] T [Read] [0x200156c0]
  17] T [Read] [0x20015700]
  18] T [Read] [0x40009c40]
  19] T [Read] [0x20015740]
  20] T [Read] [0x20009c40]
  21] T [Read] [0x20009c00]
  22] T [Read] [0x20003f00]
  23] T [Read] [0x20015780]
  24] T [Read] [0x200157c0]
  25] T [Read] [0x20011a00]
  26] T [Read] [0x20011b00]
  27] T [Read] [0x20011b40]
  28] T [Read] [0x20011b80]
  29] T [Read] [0x20010180]
  30] T [Write] [0x1ff96ec0] [0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    22]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    23]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    24]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    25]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    26]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    27]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    28]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    29]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    30]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    31]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011700] r[0] b[4] row[4096] col[139] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20000bc0] r[0] b[7] row[4096] col[5] data[0]=NO DATA

 ------------------------- [128] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a600] r[0] b[0] row[4096] col[211]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011700] [0]
== Printing transaction queue
  0] T [Read] [0x20000b80]
  1] T [Read] [0x20011800]
  2] T [Read] [0x1ff972c0]
  3] T [Read] [0x1ff97040]
  4] T [Read] [0x20011840]
  5] T [Read] [0x20000e80]
  6] T [Read] [0x20011880]
  7] T [Read] [0x200118c0]
  8] T [Read] [0x20011900]
  9] T [Read] [0x20011940]
  10] T [Read] [0x20011980]
  11] T [Read] [0x1ff97300]
  12] T [Read] [0x200119c0]
  13] T [Read] [0x20015640]
  14] T [Read] [0x20015680]
  15] T [Read] [0x2000a7c0]
  16] T [Read] [0x200156c0]
  17] T [Read] [0x20015700]
  18] T [Read] [0x40009c40]
  19] T [Read] [0x20015740]
  20] T [Read] [0x20009c40]
  21] T [Read] [0x20009c00]
  22] T [Read] [0x20003f00]
  23] T [Read] [0x20015780]
  24] T [Read] [0x200157c0]
  25] T [Read] [0x20011a00]
  26] T [Read] [0x20011b00]
  27] T [Read] [0x20011b40]
  28] T [Read] [0x20011b80]
  29] T [Read] [0x20010180]
  30] T [Write] [0x1ff96ec0] [0]
  31] T [Read] [0x200101c0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    22]BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
    23]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    24]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    25]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    26]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    27]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    28]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    29]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    30]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    31]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [129] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
== New Transaction - Mapping Address [0x20000b80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 5
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011800]
  1] T [Read] [0x1ff972c0]
  2] T [Read] [0x1ff97040]
  3] T [Read] [0x20011840]
  4] T [Read] [0x20000e80]
  5] T [Read] [0x20011880]
  6] T [Read] [0x200118c0]
  7] T [Read] [0x20011900]
  8] T [Read] [0x20011940]
  9] T [Read] [0x20011980]
  10] T [Read] [0x1ff97300]
  11] T [Read] [0x200119c0]
  12] T [Read] [0x20015640]
  13] T [Read] [0x20015680]
  14] T [Read] [0x2000a7c0]
  15] T [Read] [0x200156c0]
  16] T [Read] [0x20015700]
  17] T [Read] [0x40009c40]
  18] T [Read] [0x20015740]
  19] T [Read] [0x20009c40]
  20] T [Read] [0x20009c00]
  21] T [Read] [0x20003f00]
  22] T [Read] [0x20015780]
  23] T [Read] [0x200157c0]
  24] T [Read] [0x20011a00]
  25] T [Read] [0x20011b00]
  26] T [Read] [0x20011b40]
  27] T [Read] [0x20011b80]
  28] T [Read] [0x20010180]
  29] T [Write] [0x1ff96ec0] [0]
  30] T [Read] [0x200101c0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    22]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    23]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    24]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    25]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    26]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    27]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    28]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    29]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    30]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    31]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20000bc0] r[0] b[7] row[4096] col[5] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a5c0] r[0] b[7] row[4096] col[210] data[0]=NO DATA

 ------------------------- [130] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a580] r[0] b[6] row[4096] col[210]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20000bc0] [0]
== Printing transaction queue
  0] T [Read] [0x20011800]
  1] T [Read] [0x1ff972c0]
  2] T [Read] [0x1ff97040]
  3] T [Read] [0x20011840]
  4] T [Read] [0x20000e80]
  5] T [Read] [0x20011880]
  6] T [Read] [0x200118c0]
  7] T [Read] [0x20011900]
  8] T [Read] [0x20011940]
  9] T [Read] [0x20011980]
  10] T [Read] [0x1ff97300]
  11] T [Read] [0x200119c0]
  12] T [Read] [0x20015640]
  13] T [Read] [0x20015680]
  14] T [Read] [0x2000a7c0]
  15] T [Read] [0x200156c0]
  16] T [Read] [0x20015700]
  17] T [Read] [0x40009c40]
  18] T [Read] [0x20015740]
  19] T [Read] [0x20009c40]
  20] T [Read] [0x20009c00]
  21] T [Read] [0x20003f00]
  22] T [Read] [0x20015780]
  23] T [Read] [0x200157c0]
  24] T [Read] [0x20011a00]
  25] T [Read] [0x20011b00]
  26] T [Read] [0x20011b40]
  27] T [Read] [0x20011b80]
  28] T [Read] [0x20010180]
  29] T [Write] [0x1ff96ec0] [0]
  30] T [Read] [0x200101c0]
  31] T [Write] [0x1ff96f00] [0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    22]BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
    23]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    24]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    25]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    26]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    27]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    28]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    29]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    30]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    31]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [131] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
== New Transaction - Mapping Address [0x20011800] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff972c0]
  1] T [Read] [0x1ff97040]
  2] T [Read] [0x20011840]
  3] T [Read] [0x20000e80]
  4] T [Read] [0x20011880]
  5] T [Read] [0x200118c0]
  6] T [Read] [0x20011900]
  7] T [Read] [0x20011940]
  8] T [Read] [0x20011980]
  9] T [Read] [0x1ff97300]
  10] T [Read] [0x200119c0]
  11] T [Read] [0x20015640]
  12] T [Read] [0x20015680]
  13] T [Read] [0x2000a7c0]
  14] T [Read] [0x200156c0]
  15] T [Read] [0x20015700]
  16] T [Read] [0x40009c40]
  17] T [Read] [0x20015740]
  18] T [Read] [0x20009c40]
  19] T [Read] [0x20009c00]
  20] T [Read] [0x20003f00]
  21] T [Read] [0x20015780]
  22] T [Read] [0x200157c0]
  23] T [Read] [0x20011a00]
  24] T [Read] [0x20011b00]
  25] T [Read] [0x20011b40]
  26] T [Read] [0x20011b80]
  27] T [Read] [0x20010180]
  28] T [Write] [0x1ff96ec0] [0]
  29] T [Read] [0x200101c0]
  30] T [Write] [0x1ff96f00] [0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    22]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    23]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    24]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    25]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    26]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    27]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    28]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    29]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    30]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    31]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a5c0] r[0] b[7] row[4096] col[210] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a600] r[0] b[0] row[4096] col[211] data[0]=NO DATA

 ------------------------- [132] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a500] r[0] b[4] row[4096] col[210]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a5c0] [0]
== Printing transaction queue
  0] T [Read] [0x1ff972c0]
  1] T [Read] [0x1ff97040]
  2] T [Read] [0x20011840]
  3] T [Read] [0x20000e80]
  4] T [Read] [0x20011880]
  5] T [Read] [0x200118c0]
  6] T [Read] [0x20011900]
  7] T [Read] [0x20011940]
  8] T [Read] [0x20011980]
  9] T [Read] [0x1ff97300]
  10] T [Read] [0x200119c0]
  11] T [Read] [0x20015640]
  12] T [Read] [0x20015680]
  13] T [Read] [0x2000a7c0]
  14] T [Read] [0x200156c0]
  15] T [Read] [0x20015700]
  16] T [Read] [0x40009c40]
  17] T [Read] [0x20015740]
  18] T [Read] [0x20009c40]
  19] T [Read] [0x20009c00]
  20] T [Read] [0x20003f00]
  21] T [Read] [0x20015780]
  22] T [Read] [0x200157c0]
  23] T [Read] [0x20011a00]
  24] T [Read] [0x20011b00]
  25] T [Read] [0x20011b40]
  26] T [Read] [0x20011b80]
  27] T [Read] [0x20010180]
  28] T [Write] [0x1ff96ec0] [0]
  29] T [Read] [0x200101c0]
  30] T [Write] [0x1ff96f00] [0]
  31] T [Read] [0x20019fc0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011780] r[0] b[6] row[4096] col[139]
    22]BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
    23]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    24]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    25]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    26]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    27]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    28]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    29]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    30]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    31]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [133] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
== New Transaction - Mapping Address [0x1ff972c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4092
  Col  : 185
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97040]
  1] T [Read] [0x20011840]
  2] T [Read] [0x20000e80]
  3] T [Read] [0x20011880]
  4] T [Read] [0x200118c0]
  5] T [Read] [0x20011900]
  6] T [Read] [0x20011940]
  7] T [Read] [0x20011980]
  8] T [Read] [0x1ff97300]
  9] T [Read] [0x200119c0]
  10] T [Read] [0x20015640]
  11] T [Read] [0x20015680]
  12] T [Read] [0x2000a7c0]
  13] T [Read] [0x200156c0]
  14] T [Read] [0x20015700]
  15] T [Read] [0x40009c40]
  16] T [Read] [0x20015740]
  17] T [Read] [0x20009c40]
  18] T [Read] [0x20009c00]
  19] T [Read] [0x20003f00]
  20] T [Read] [0x20015780]
  21] T [Read] [0x200157c0]
  22] T [Read] [0x20011a00]
  23] T [Read] [0x20011b00]
  24] T [Read] [0x20011b40]
  25] T [Read] [0x20011b80]
  26] T [Read] [0x20010180]
  27] T [Write] [0x1ff96ec0] [0]
  28] T [Read] [0x200101c0]
  29] T [Write] [0x1ff96f00] [0]
  30] T [Read] [0x20019fc0]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [4096] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    24]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    25]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    26]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    27]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    28]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    29]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    30]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    31]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a600] r[0] b[0] row[4096] col[211] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a580] r[0] b[6] row[4096] col[210] data[0]=NO DATA

 ------------------------- [134] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011780] r[0] b[6] row[4096] col[139]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a600] [0]
== Printing transaction queue
  0] T [Read] [0x1ff97040]
  1] T [Read] [0x20011840]
  2] T [Read] [0x20000e80]
  3] T [Read] [0x20011880]
  4] T [Read] [0x200118c0]
  5] T [Read] [0x20011900]
  6] T [Read] [0x20011940]
  7] T [Read] [0x20011980]
  8] T [Read] [0x1ff97300]
  9] T [Read] [0x200119c0]
  10] T [Read] [0x20015640]
  11] T [Read] [0x20015680]
  12] T [Read] [0x2000a7c0]
  13] T [Read] [0x200156c0]
  14] T [Read] [0x20015700]
  15] T [Read] [0x40009c40]
  16] T [Read] [0x20015740]
  17] T [Read] [0x20009c40]
  18] T [Read] [0x20009c00]
  19] T [Read] [0x20003f00]
  20] T [Read] [0x20015780]
  21] T [Read] [0x200157c0]
  22] T [Read] [0x20011a00]
  23] T [Read] [0x20011b00]
  24] T [Read] [0x20011b40]
  25] T [Read] [0x20011b80]
  26] T [Read] [0x20010180]
  27] T [Write] [0x1ff96ec0] [0]
  28] T [Read] [0x200101c0]
  29] T [Write] [0x1ff96f00] [0]
  30] T [Read] [0x20019fc0]
  31] T [Read] [0x20010200]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [pre] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
    24]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    25]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    26]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    27]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    28]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    29]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    30]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    31]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [135] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97040]
  1] T [Read] [0x20011840]
  2] T [Read] [0x20000e80]
  3] T [Read] [0x20011880]
  4] T [Read] [0x200118c0]
  5] T [Read] [0x20011900]
  6] T [Read] [0x20011940]
  7] T [Read] [0x20011980]
  8] T [Read] [0x1ff97300]
  9] T [Read] [0x200119c0]
  10] T [Read] [0x20015640]
  11] T [Read] [0x20015680]
  12] T [Read] [0x2000a7c0]
  13] T [Read] [0x200156c0]
  14] T [Read] [0x20015700]
  15] T [Read] [0x40009c40]
  16] T [Read] [0x20015740]
  17] T [Read] [0x20009c40]
  18] T [Read] [0x20009c00]
  19] T [Read] [0x20003f00]
  20] T [Read] [0x20015780]
  21] T [Read] [0x200157c0]
  22] T [Read] [0x20011a00]
  23] T [Read] [0x20011b00]
  24] T [Read] [0x20011b40]
  25] T [Read] [0x20011b80]
  26] T [Read] [0x20010180]
  27] T [Write] [0x1ff96ec0] [0]
  28] T [Read] [0x200101c0]
  29] T [Write] [0x1ff96f00] [0]
  30] T [Read] [0x20019fc0]
  31] T [Read] [0x20010200]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [pre] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    24]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    25]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    26]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    27]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    28]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    29]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    30]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a580] r[0] b[6] row[4096] col[210] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a500] r[0] b[4] row[4096] col[210] data[0]=NO DATA

 ------------------------- [136] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97280] r[0] b[2] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a580] [0]
== Printing transaction queue
  0] T [Read] [0x1ff97040]
  1] T [Read] [0x20011840]
  2] T [Read] [0x20000e80]
  3] T [Read] [0x20011880]
  4] T [Read] [0x200118c0]
  5] T [Read] [0x20011900]
  6] T [Read] [0x20011940]
  7] T [Read] [0x20011980]
  8] T [Read] [0x1ff97300]
  9] T [Read] [0x200119c0]
  10] T [Read] [0x20015640]
  11] T [Read] [0x20015680]
  12] T [Read] [0x2000a7c0]
  13] T [Read] [0x200156c0]
  14] T [Read] [0x20015700]
  15] T [Read] [0x40009c40]
  16] T [Read] [0x20015740]
  17] T [Read] [0x20009c40]
  18] T [Read] [0x20009c00]
  19] T [Read] [0x20003f00]
  20] T [Read] [0x20015780]
  21] T [Read] [0x200157c0]
  22] T [Read] [0x20011a00]
  23] T [Read] [0x20011b00]
  24] T [Read] [0x20011b40]
  25] T [Read] [0x20011b80]
  26] T [Read] [0x20010180]
  27] T [Write] [0x1ff96ec0] [0]
  28] T [Read] [0x200101c0]
  29] T [Write] [0x1ff96f00] [0]
  30] T [Read] [0x20019fc0]
  31] T [Read] [0x20010200]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [pre] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    24]BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
    25]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    26]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    27]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    28]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    29]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    30]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [137] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
== New Transaction - Mapping Address [0x1ff97040] (Read)
  Rank : 0
  Bank : 1
  Row  : 4092
  Col  : 184
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011840]
  1] T [Read] [0x20000e80]
  2] T [Read] [0x20011880]
  3] T [Read] [0x200118c0]
  4] T [Read] [0x20011900]
  5] T [Read] [0x20011940]
  6] T [Read] [0x20011980]
  7] T [Read] [0x1ff97300]
  8] T [Read] [0x200119c0]
  9] T [Read] [0x20015640]
  10] T [Read] [0x20015680]
  11] T [Read] [0x2000a7c0]
  12] T [Read] [0x200156c0]
  13] T [Read] [0x20015700]
  14] T [Read] [0x40009c40]
  15] T [Read] [0x20015740]
  16] T [Read] [0x20009c40]
  17] T [Read] [0x20009c00]
  18] T [Read] [0x20003f00]
  19] T [Read] [0x20015780]
  20] T [Read] [0x200157c0]
  21] T [Read] [0x20011a00]
  22] T [Read] [0x20011b00]
  23] T [Read] [0x20011b40]
  24] T [Read] [0x20011b80]
  25] T [Read] [0x20010180]
  26] T [Write] [0x1ff96ec0] [0]
  27] T [Read] [0x200101c0]
  28] T [Write] [0x1ff96f00] [0]
  29] T [Read] [0x20019fc0]
  30] T [Read] [0x20010200]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [pre] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    24]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    25]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    26]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    27]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    28]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    29]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    30]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a500] r[0] b[4] row[4096] col[210] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011780] r[0] b[6] row[4096] col[139] data[0]=NO DATA

 ------------------------- [138] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200117c0] r[0] b[7] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a500] [0]
== Printing transaction queue
  0] T [Read] [0x20011840]
  1] T [Read] [0x20000e80]
  2] T [Read] [0x20011880]
  3] T [Read] [0x200118c0]
  4] T [Read] [0x20011900]
  5] T [Read] [0x20011940]
  6] T [Read] [0x20011980]
  7] T [Read] [0x1ff97300]
  8] T [Read] [0x200119c0]
  9] T [Read] [0x20015640]
  10] T [Read] [0x20015680]
  11] T [Read] [0x2000a7c0]
  12] T [Read] [0x200156c0]
  13] T [Read] [0x20015700]
  14] T [Read] [0x40009c40]
  15] T [Read] [0x20015740]
  16] T [Read] [0x20009c40]
  17] T [Read] [0x20009c00]
  18] T [Read] [0x20003f00]
  19] T [Read] [0x20015780]
  20] T [Read] [0x200157c0]
  21] T [Read] [0x20011a00]
  22] T [Read] [0x20011b00]
  23] T [Read] [0x20011b40]
  24] T [Read] [0x20011b80]
  25] T [Read] [0x20010180]
  26] T [Write] [0x1ff96ec0] [0]
  27] T [Read] [0x200101c0]
  28] T [Write] [0x1ff96f00] [0]
  29] T [Read] [0x20019fc0]
  30] T [Read] [0x20010200]
  31] T [Read] [0x20010280]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [idle] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    24]BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
    25]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    26]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    27]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    28]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    29]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    30]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [139] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
== New Transaction - Mapping Address [0x20011840] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20000e80]
  1] T [Read] [0x20011880]
  2] T [Read] [0x200118c0]
  3] T [Read] [0x20011900]
  4] T [Read] [0x20011940]
  5] T [Read] [0x20011980]
  6] T [Read] [0x1ff97300]
  7] T [Read] [0x200119c0]
  8] T [Read] [0x20015640]
  9] T [Read] [0x20015680]
  10] T [Read] [0x2000a7c0]
  11] T [Read] [0x200156c0]
  12] T [Read] [0x20015700]
  13] T [Read] [0x40009c40]
  14] T [Read] [0x20015740]
  15] T [Read] [0x20009c40]
  16] T [Read] [0x20009c00]
  17] T [Read] [0x20003f00]
  18] T [Read] [0x20015780]
  19] T [Read] [0x200157c0]
  20] T [Read] [0x20011a00]
  21] T [Read] [0x20011b00]
  22] T [Read] [0x20011b40]
  23] T [Read] [0x20011b80]
  24] T [Read] [0x20010180]
  25] T [Write] [0x1ff96ec0] [0]
  26] T [Read] [0x200101c0]
  27] T [Write] [0x1ff96f00] [0]
  28] T [Read] [0x20019fc0]
  29] T [Read] [0x20010200]
  30] T [Read] [0x20010280]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [idle] [4092] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    24]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    25]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    26]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    27]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    28]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    29]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    30]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011780] r[0] b[6] row[4096] col[139] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97280] r[0] b[2] row[4092] col[185] data[0]=NO DATA

 ------------------------- [140] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20000b80] r[0] b[6] row[4096] col[5]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011780] [0]
== Printing transaction queue
  0] T [Read] [0x20000e80]
  1] T [Read] [0x20011880]
  2] T [Read] [0x200118c0]
  3] T [Read] [0x20011900]
  4] T [Read] [0x20011940]
  5] T [Read] [0x20011980]
  6] T [Read] [0x1ff97300]
  7] T [Read] [0x200119c0]
  8] T [Read] [0x20015640]
  9] T [Read] [0x20015680]
  10] T [Read] [0x2000a7c0]
  11] T [Read] [0x200156c0]
  12] T [Read] [0x20015700]
  13] T [Read] [0x40009c40]
  14] T [Read] [0x20015740]
  15] T [Read] [0x20009c40]
  16] T [Read] [0x20009c00]
  17] T [Read] [0x20003f00]
  18] T [Read] [0x20015780]
  19] T [Read] [0x200157c0]
  20] T [Read] [0x20011a00]
  21] T [Read] [0x20011b00]
  22] T [Read] [0x20011b40]
  23] T [Read] [0x20011b80]
  24] T [Read] [0x20010180]
  25] T [Write] [0x1ff96ec0] [0]
  26] T [Read] [0x200101c0]
  27] T [Write] [0x1ff96f00] [0]
  28] T [Read] [0x20019fc0]
  29] T [Read] [0x20010200]
  30] T [Read] [0x20010280]
  31] T [Read] [0x2000a480]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [idle] [4092] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x20011800] r[0] b[0] row[4096] col[140]
    24]BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
    25]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    26]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    27]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    28]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    29]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    30]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [141] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
== New Transaction - Mapping Address [0x20000e80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 7
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011880]
  1] T [Read] [0x200118c0]
  2] T [Read] [0x20011900]
  3] T [Read] [0x20011940]
  4] T [Read] [0x20011980]
  5] T [Read] [0x1ff97300]
  6] T [Read] [0x200119c0]
  7] T [Read] [0x20015640]
  8] T [Read] [0x20015680]
  9] T [Read] [0x2000a7c0]
  10] T [Read] [0x200156c0]
  11] T [Read] [0x20015700]
  12] T [Read] [0x40009c40]
  13] T [Read] [0x20015740]
  14] T [Read] [0x20009c40]
  15] T [Read] [0x20009c00]
  16] T [Read] [0x20003f00]
  17] T [Read] [0x20015780]
  18] T [Read] [0x200157c0]
  19] T [Read] [0x20011a00]
  20] T [Read] [0x20011b00]
  21] T [Read] [0x20011b40]
  22] T [Read] [0x20011b80]
  23] T [Read] [0x20010180]
  24] T [Write] [0x1ff96ec0] [0]
  25] T [Read] [0x200101c0]
  26] T [Write] [0x1ff96f00] [0]
  27] T [Read] [0x20019fc0]
  28] T [Read] [0x20010200]
  29] T [Read] [0x20010280]
  30] T [Read] [0x2000a480]
== Printing bank states (According to MC)
[4096] [8192] [4092] [8192] [idle] [4092] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    24]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    25]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    26]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    27]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    28]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    29]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    30]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97280] r[0] b[2] row[4092] col[185] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200117c0] r[0] b[7] row[4096] col[139] data[0]=NO DATA

 ------------------------- [142] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011800] r[0] b[0] row[4096] col[140]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97280] [0]
== Printing transaction queue
  0] T [Read] [0x20011880]
  1] T [Read] [0x200118c0]
  2] T [Read] [0x20011900]
  3] T [Read] [0x20011940]
  4] T [Read] [0x20011980]
  5] T [Read] [0x1ff97300]
  6] T [Read] [0x200119c0]
  7] T [Read] [0x20015640]
  8] T [Read] [0x20015680]
  9] T [Read] [0x2000a7c0]
  10] T [Read] [0x200156c0]
  11] T [Read] [0x20015700]
  12] T [Read] [0x40009c40]
  13] T [Read] [0x20015740]
  14] T [Read] [0x20009c40]
  15] T [Read] [0x20009c00]
  16] T [Read] [0x20003f00]
  17] T [Read] [0x20015780]
  18] T [Read] [0x200157c0]
  19] T [Read] [0x20011a00]
  20] T [Read] [0x20011b00]
  21] T [Read] [0x20011b40]
  22] T [Read] [0x20011b80]
  23] T [Read] [0x20010180]
  24] T [Write] [0x1ff96ec0] [0]
  25] T [Read] [0x200101c0]
  26] T [Write] [0x1ff96f00] [0]
  27] T [Read] [0x20019fc0]
  28] T [Read] [0x20010200]
  29] T [Read] [0x20010280]
  30] T [Read] [0x2000a480]
  31] T [Read] [0x2001a440]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [idle] [4092] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    24]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    25]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    26]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    27]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    28]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    29]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    30]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [143] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011880]
  1] T [Read] [0x200118c0]
  2] T [Read] [0x20011900]
  3] T [Read] [0x20011940]
  4] T [Read] [0x20011980]
  5] T [Read] [0x1ff97300]
  6] T [Read] [0x200119c0]
  7] T [Read] [0x20015640]
  8] T [Read] [0x20015680]
  9] T [Read] [0x2000a7c0]
  10] T [Read] [0x200156c0]
  11] T [Read] [0x20015700]
  12] T [Read] [0x40009c40]
  13] T [Read] [0x20015740]
  14] T [Read] [0x20009c40]
  15] T [Read] [0x20009c00]
  16] T [Read] [0x20003f00]
  17] T [Read] [0x20015780]
  18] T [Read] [0x200157c0]
  19] T [Read] [0x20011a00]
  20] T [Read] [0x20011b00]
  21] T [Read] [0x20011b40]
  22] T [Read] [0x20011b80]
  23] T [Read] [0x20010180]
  24] T [Write] [0x1ff96ec0] [0]
  25] T [Read] [0x200101c0]
  26] T [Write] [0x1ff96f00] [0]
  27] T [Read] [0x20019fc0]
  28] T [Read] [0x20010200]
  29] T [Read] [0x20010280]
  30] T [Read] [0x2000a480]
  31] T [Read] [0x2001a440]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [idle] [4092] [pre] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    4]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    6]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    8]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    10]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    11]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    13]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    15]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    17]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    19]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    21]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    23]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    24]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    25]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    26]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    27]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    28]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    29]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    30]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200117c0] r[0] b[7] row[4096] col[139] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20000b80] r[0] b[6] row[4096] col[5] data[0]=NO DATA

 ------------------------- [144] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
== New Transaction - Mapping Address [0x20011880] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200117c0] [0]
== Printing transaction queue
  0] T [Read] [0x200118c0]
  1] T [Read] [0x20011900]
  2] T [Read] [0x20011940]
  3] T [Read] [0x20011980]
  4] T [Read] [0x1ff97300]
  5] T [Read] [0x200119c0]
  6] T [Read] [0x20015640]
  7] T [Read] [0x20015680]
  8] T [Read] [0x2000a7c0]
  9] T [Read] [0x200156c0]
  10] T [Read] [0x20015700]
  11] T [Read] [0x40009c40]
  12] T [Read] [0x20015740]
  13] T [Read] [0x20009c40]
  14] T [Read] [0x20009c00]
  15] T [Read] [0x20003f00]
  16] T [Read] [0x20015780]
  17] T [Read] [0x200157c0]
  18] T [Read] [0x20011a00]
  19] T [Read] [0x20011b00]
  20] T [Read] [0x20011b40]
  21] T [Read] [0x20011b80]
  22] T [Read] [0x20010180]
  23] T [Write] [0x1ff96ec0] [0]
  24] T [Read] [0x200101c0]
  25] T [Write] [0x1ff96f00] [0]
  26] T [Read] [0x20019fc0]
  27] T [Read] [0x20010200]
  28] T [Read] [0x20010280]
  29] T [Read] [0x2000a480]
  30] T [Read] [0x2001a440]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [idle] [4092] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    1]BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
    2]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    3]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    4]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    5]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    6]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    7]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    8]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    9]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    10]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    11]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    12]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    13]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    14]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    15]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    16]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    17]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    18]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    19]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    20]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    21]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    22]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    23]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    24]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    25]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    26]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    27]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    28]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    29]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    30]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    31]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [145] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400033c0] r[0] b[7] row[8192] col[25]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
== New Transaction - Mapping Address [0x200118c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011900]
  1] T [Read] [0x20011940]
  2] T [Read] [0x20011980]
  3] T [Read] [0x1ff97300]
  4] T [Read] [0x200119c0]
  5] T [Read] [0x20015640]
  6] T [Read] [0x20015680]
  7] T [Read] [0x2000a7c0]
  8] T [Read] [0x200156c0]
  9] T [Read] [0x20015700]
  10] T [Read] [0x40009c40]
  11] T [Read] [0x20015740]
  12] T [Read] [0x20009c40]
  13] T [Read] [0x20009c00]
  14] T [Read] [0x20003f00]
  15] T [Read] [0x20015780]
  16] T [Read] [0x200157c0]
  17] T [Read] [0x20011a00]
  18] T [Read] [0x20011b00]
  19] T [Read] [0x20011b40]
  20] T [Read] [0x20011b80]
  21] T [Read] [0x20010180]
  22] T [Write] [0x1ff96ec0] [0]
  23] T [Read] [0x200101c0]
  24] T [Write] [0x1ff96f00] [0]
  25] T [Read] [0x20019fc0]
  26] T [Read] [0x20010200]
  27] T [Read] [0x20010280]
  28] T [Read] [0x2000a480]
  29] T [Read] [0x2001a440]
  30] T [Read] [0x200102c0]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [idle] [4092] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    1]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    2]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    3]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    4]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    5]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    6]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    7]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    8]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    9]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    10]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    11]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    12]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    13]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    14]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    15]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    16]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    17]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    18]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    19]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    20]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    21]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    22]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    23]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    24]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    25]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    26]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    27]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    28]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    29]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    30]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    31]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20000b80] r[0] b[6] row[4096] col[5] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011800] r[0] b[0] row[4096] col[140] data[0]=NO DATA

 ------------------------- [146] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400000c0] r[0] b[3] row[8192] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20000b80] [0]
== Printing transaction queue
  0] T [Read] [0x20011900]
  1] T [Read] [0x20011940]
  2] T [Read] [0x20011980]
  3] T [Read] [0x1ff97300]
  4] T [Read] [0x200119c0]
  5] T [Read] [0x20015640]
  6] T [Read] [0x20015680]
  7] T [Read] [0x2000a7c0]
  8] T [Read] [0x200156c0]
  9] T [Read] [0x20015700]
  10] T [Read] [0x40009c40]
  11] T [Read] [0x20015740]
  12] T [Read] [0x20009c40]
  13] T [Read] [0x20009c00]
  14] T [Read] [0x20003f00]
  15] T [Read] [0x20015780]
  16] T [Read] [0x200157c0]
  17] T [Read] [0x20011a00]
  18] T [Read] [0x20011b00]
  19] T [Read] [0x20011b40]
  20] T [Read] [0x20011b80]
  21] T [Read] [0x20010180]
  22] T [Write] [0x1ff96ec0] [0]
  23] T [Read] [0x200101c0]
  24] T [Write] [0x1ff96f00] [0]
  25] T [Read] [0x20019fc0]
  26] T [Read] [0x20010200]
  27] T [Read] [0x20010280]
  28] T [Read] [0x2000a480]
  29] T [Read] [0x2001a440]
  30] T [Read] [0x200102c0]
  31] T [Read] [0x2000a440]
== Printing bank states (According to MC)
[pre] [8192] [idle] [8192] [idle] [4092] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    1]BP [ACT] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    2]BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
    3]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    4]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    5]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    6]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    7]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    8]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    9]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    10]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    11]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    12]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    13]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    14]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    15]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    16]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    17]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    18]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    19]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    20]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    21]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    22]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    23]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    24]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    25]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    26]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    27]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    28]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    29]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    30]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    31]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [147] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
== New Transaction - Mapping Address [0x20011900] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011940]
  1] T [Read] [0x20011980]
  2] T [Read] [0x1ff97300]
  3] T [Read] [0x200119c0]
  4] T [Read] [0x20015640]
  5] T [Read] [0x20015680]
  6] T [Read] [0x2000a7c0]
  7] T [Read] [0x200156c0]
  8] T [Read] [0x20015700]
  9] T [Read] [0x40009c40]
  10] T [Read] [0x20015740]
  11] T [Read] [0x20009c40]
  12] T [Read] [0x20009c00]
  13] T [Read] [0x20003f00]
  14] T [Read] [0x20015780]
  15] T [Read] [0x200157c0]
  16] T [Read] [0x20011a00]
  17] T [Read] [0x20011b00]
  18] T [Read] [0x20011b40]
  19] T [Read] [0x20011b80]
  20] T [Read] [0x20010180]
  21] T [Write] [0x1ff96ec0] [0]
  22] T [Read] [0x200101c0]
  23] T [Write] [0x1ff96f00] [0]
  24] T [Read] [0x20019fc0]
  25] T [Read] [0x20010200]
  26] T [Read] [0x20010280]
  27] T [Read] [0x2000a480]
  28] T [Read] [0x2001a440]
  29] T [Read] [0x200102c0]
  30] T [Read] [0x2000a440]
== Printing bank states (According to MC)
[pre] [8192] [idle] [8192] [idle] [4092] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    1]BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    2]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    3]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    4]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    5]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    6]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    7]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    8]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    9]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    10]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    11]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    12]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    13]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    14]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    15]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    16]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    17]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    18]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    19]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    20]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    21]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    22]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    23]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    24]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    25]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    26]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    27]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    28]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    29]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    30]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    31]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011800] r[0] b[0] row[4096] col[140] data[0]=NO DATA
 ------------------------- [148] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4000a040] r[0] b[1] row[8192] col[80]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400000c0] r[0] b[3] row[8192] col[0] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011800] [0]
== Printing transaction queue
  0] T [Read] [0x20011940]
  1] T [Read] [0x20011980]
  2] T [Read] [0x1ff97300]
  3] T [Read] [0x200119c0]
  4] T [Read] [0x20015640]
  5] T [Read] [0x20015680]
  6] T [Read] [0x2000a7c0]
  7] T [Read] [0x200156c0]
  8] T [Read] [0x20015700]
  9] T [Read] [0x40009c40]
  10] T [Read] [0x20015740]
  11] T [Read] [0x20009c40]
  12] T [Read] [0x20009c00]
  13] T [Read] [0x20003f00]
  14] T [Read] [0x20015780]
  15] T [Read] [0x200157c0]
  16] T [Read] [0x20011a00]
  17] T [Read] [0x20011b00]
  18] T [Read] [0x20011b40]
  19] T [Read] [0x20011b80]
  20] T [Read] [0x20010180]
  21] T [Write] [0x1ff96ec0] [0]
  22] T [Read] [0x200101c0]
  23] T [Write] [0x1ff96f00] [0]
  24] T [Read] [0x20019fc0]
  25] T [Read] [0x20010200]
  26] T [Read] [0x20010280]
  27] T [Read] [0x2000a480]
  28] T [Read] [0x2001a440]
  29] T [Read] [0x200102c0]
  30] T [Read] [0x2000a440]
  31] T [Read] [0x20010300]
== Printing bank states (According to MC)
[pre] [8192] [idle] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
    1]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    2]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    4]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    5]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    6]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    7]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    8]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    9]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    10]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    11]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    12]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    13]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    14]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    15]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    16]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    17]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    18]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    19]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    20]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    21]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    22]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    23]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    24]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    25]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    26]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    27]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    28]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    29]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    30]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [149] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
== New Transaction - Mapping Address [0x20011940] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011980]
  1] T [Read] [0x1ff97300]
  2] T [Read] [0x200119c0]
  3] T [Read] [0x20015640]
  4] T [Read] [0x20015680]
  5] T [Read] [0x2000a7c0]
  6] T [Read] [0x200156c0]
  7] T [Read] [0x20015700]
  8] T [Read] [0x40009c40]
  9] T [Read] [0x20015740]
  10] T [Read] [0x20009c40]
  11] T [Read] [0x20009c00]
  12] T [Read] [0x20003f00]
  13] T [Read] [0x20015780]
  14] T [Read] [0x200157c0]
  15] T [Read] [0x20011a00]
  16] T [Read] [0x20011b00]
  17] T [Read] [0x20011b40]
  18] T [Read] [0x20011b80]
  19] T [Read] [0x20010180]
  20] T [Write] [0x1ff96ec0] [0]
  21] T [Read] [0x200101c0]
  22] T [Write] [0x1ff96f00] [0]
  23] T [Read] [0x20019fc0]
  24] T [Read] [0x20010200]
  25] T [Read] [0x20010280]
  26] T [Read] [0x2000a480]
  27] T [Read] [0x2001a440]
  28] T [Read] [0x200102c0]
  29] T [Read] [0x2000a440]
  30] T [Read] [0x20010300]
== Printing bank states (According to MC)
[pre] [8192] [idle] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    4]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    6]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    8]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    10]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    12]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    14]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    16]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    18]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    20]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    22]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    23]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    24]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    25]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    26]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    27]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    28]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    29]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    30]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    31]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [150] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400033c0] r[0] b[7] row[8192] col[25]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400000c0] r[0] b[3] row[8192] col[0] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4000a040] r[0] b[1] row[8192] col[80] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011980]
  1] T [Read] [0x1ff97300]
  2] T [Read] [0x200119c0]
  3] T [Read] [0x20015640]
  4] T [Read] [0x20015680]
  5] T [Read] [0x2000a7c0]
  6] T [Read] [0x200156c0]
  7] T [Read] [0x20015700]
  8] T [Read] [0x40009c40]
  9] T [Read] [0x20015740]
  10] T [Read] [0x20009c40]
  11] T [Read] [0x20009c00]
  12] T [Read] [0x20003f00]
  13] T [Read] [0x20015780]
  14] T [Read] [0x200157c0]
  15] T [Read] [0x20011a00]
  16] T [Read] [0x20011b00]
  17] T [Read] [0x20011b40]
  18] T [Read] [0x20011b80]
  19] T [Read] [0x20010180]
  20] T [Write] [0x1ff96ec0] [0]
  21] T [Read] [0x200101c0]
  22] T [Write] [0x1ff96f00] [0]
  23] T [Read] [0x20019fc0]
  24] T [Read] [0x20010200]
  25] T [Read] [0x20010280]
  26] T [Read] [0x2000a480]
  27] T [Read] [0x2001a440]
  28] T [Read] [0x200102c0]
  29] T [Read] [0x2000a440]
  30] T [Read] [0x20010300]
  31] T [Read] [0x40009f80]
== Printing bank states (According to MC)
[idle] [8192] [idle] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
    4]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    6]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    8]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    10]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    12]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    14]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    16]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    18]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    20]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    22]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    23]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    24]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    25]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    26]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    27]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    28]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    29]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    30]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    31]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [151] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011980]
  1] T [Read] [0x1ff97300]
  2] T [Read] [0x200119c0]
  3] T [Read] [0x20015640]
  4] T [Read] [0x20015680]
  5] T [Read] [0x2000a7c0]
  6] T [Read] [0x200156c0]
  7] T [Read] [0x20015700]
  8] T [Read] [0x40009c40]
  9] T [Read] [0x20015740]
  10] T [Read] [0x20009c40]
  11] T [Read] [0x20009c00]
  12] T [Read] [0x20003f00]
  13] T [Read] [0x20015780]
  14] T [Read] [0x200157c0]
  15] T [Read] [0x20011a00]
  16] T [Read] [0x20011b00]
  17] T [Read] [0x20011b40]
  18] T [Read] [0x20011b80]
  19] T [Read] [0x20010180]
  20] T [Write] [0x1ff96ec0] [0]
  21] T [Read] [0x200101c0]
  22] T [Write] [0x1ff96f00] [0]
  23] T [Read] [0x20019fc0]
  24] T [Read] [0x20010200]
  25] T [Read] [0x20010280]
  26] T [Read] [0x2000a480]
  27] T [Read] [0x2001a440]
  28] T [Read] [0x200102c0]
  29] T [Read] [0x2000a440]
  30] T [Read] [0x20010300]
  31] T [Read] [0x40009f80]
== Printing bank states (According to MC)
[idle] [8192] [idle] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    23]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    25]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    27]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    28]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    29]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    30]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [152] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96f40] r[0] b[5] row[4092] col[183]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4000a040] r[0] b[1] row[8192] col[80] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400033c0] r[0] b[7] row[8192] col[25] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
== New Transaction - Mapping Address [0x20011980] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
== Printing bank states (According to MC)
[idle] [8192] [4096] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    28]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    30]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    31]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [153] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20000e80] r[0] b[2] row[4096] col[7]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
  31] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [8192] [4096] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    28]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    30]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    31]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [154] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400033c0] r[0] b[7] row[8192] col[25] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96f40] r[0] b[5] row[4092] col[183] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
  31] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [8192] [4096] [8192] [idle] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    28]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    30]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    31]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [155] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
  31] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [8192] [4096] [8192] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    28]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    30]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [156] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20011900] r[0] b[4] row[4096] col[140]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96f40] r[0] b[5] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
  31] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [8192] [4096] [pre] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    28]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    30]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [157] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
  31] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [pre] [4096] [pre] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    28]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    30]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [158] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x1ff97300]
  1] T [Read] [0x200119c0]
  2] T [Read] [0x20015640]
  3] T [Read] [0x20015680]
  4] T [Read] [0x2000a7c0]
  5] T [Read] [0x200156c0]
  6] T [Read] [0x20015700]
  7] T [Read] [0x40009c40]
  8] T [Read] [0x20015740]
  9] T [Read] [0x20009c40]
  10] T [Read] [0x20009c00]
  11] T [Read] [0x20003f00]
  12] T [Read] [0x20015780]
  13] T [Read] [0x200157c0]
  14] T [Read] [0x20011a00]
  15] T [Read] [0x20011b00]
  16] T [Read] [0x20011b40]
  17] T [Read] [0x20011b80]
  18] T [Read] [0x20010180]
  19] T [Write] [0x1ff96ec0] [0]
  20] T [Read] [0x200101c0]
  21] T [Write] [0x1ff96f00] [0]
  22] T [Read] [0x20019fc0]
  23] T [Read] [0x20010200]
  24] T [Read] [0x20010280]
  25] T [Read] [0x2000a480]
  26] T [Read] [0x2001a440]
  27] T [Read] [0x200102c0]
  28] T [Read] [0x2000a440]
  29] T [Read] [0x20010300]
  30] T [Read] [0x40009f80]
  31] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [pre] [4096] [pre] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
    1]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    3]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    5]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    7]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    9]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    11]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    13]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    15]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    17]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    19]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    21]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    22]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    24]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    26]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    27]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    28]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    29]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    30]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [159] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
== New Transaction - Mapping Address [0x1ff97300] (Read)
  Rank : 0
  Bank : 4
  Row  : 4092
  Col  : 185
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200119c0]
  1] T [Read] [0x20015640]
  2] T [Read] [0x20015680]
  3] T [Read] [0x2000a7c0]
  4] T [Read] [0x200156c0]
  5] T [Read] [0x20015700]
  6] T [Read] [0x40009c40]
  7] T [Read] [0x20015740]
  8] T [Read] [0x20009c40]
  9] T [Read] [0x20009c00]
  10] T [Read] [0x20003f00]
  11] T [Read] [0x20015780]
  12] T [Read] [0x200157c0]
  13] T [Read] [0x20011a00]
  14] T [Read] [0x20011b00]
  15] T [Read] [0x20011b40]
  16] T [Read] [0x20011b80]
  17] T [Read] [0x20010180]
  18] T [Write] [0x1ff96ec0] [0]
  19] T [Read] [0x200101c0]
  20] T [Write] [0x1ff96f00] [0]
  21] T [Read] [0x20019fc0]
  22] T [Read] [0x20010200]
  23] T [Read] [0x20010280]
  24] T [Read] [0x2000a480]
  25] T [Read] [0x2001a440]
  26] T [Read] [0x200102c0]
  27] T [Read] [0x2000a440]
  28] T [Read] [0x20010300]
  29] T [Read] [0x40009f80]
  30] T [Read] [0x20010340]
== Printing bank states (According to MC)
[idle] [pre] [4096] [pre] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    3]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    4]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    5]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    6]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    7]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    8]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    9]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    10]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    11]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    12]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    13]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    14]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    15]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    16]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    17]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    18]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    19]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    20]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    21]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    22]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    23]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    24]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    25]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    26]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    27]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    28]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    29]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    30]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    31]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [160] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2004ef80] r[0] b[6] row[4098] col[119]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200119c0]
  1] T [Read] [0x20015640]
  2] T [Read] [0x20015680]
  3] T [Read] [0x2000a7c0]
  4] T [Read] [0x200156c0]
  5] T [Read] [0x20015700]
  6] T [Read] [0x40009c40]
  7] T [Read] [0x20015740]
  8] T [Read] [0x20009c40]
  9] T [Read] [0x20009c00]
  10] T [Read] [0x20003f00]
  11] T [Read] [0x20015780]
  12] T [Read] [0x200157c0]
  13] T [Read] [0x20011a00]
  14] T [Read] [0x20011b00]
  15] T [Read] [0x20011b40]
  16] T [Read] [0x20011b80]
  17] T [Read] [0x20010180]
  18] T [Write] [0x1ff96ec0] [0]
  19] T [Read] [0x200101c0]
  20] T [Write] [0x1ff96f00] [0]
  21] T [Read] [0x20019fc0]
  22] T [Read] [0x20010200]
  23] T [Read] [0x20010280]
  24] T [Read] [0x2000a480]
  25] T [Read] [0x2001a440]
  26] T [Read] [0x200102c0]
  27] T [Read] [0x2000a440]
  28] T [Read] [0x20010300]
  29] T [Read] [0x40009f80]
  30] T [Read] [0x20010340]
  31] T [Read] [0x20016200]
== Printing bank states (According to MC)
[idle] [pre] [4096] [4096] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    3]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    4]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    5]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    6]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    7]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    8]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    9]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    10]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    11]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    12]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    13]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    14]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    15]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    16]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    17]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    18]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    19]BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
    20]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    21]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    22]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    23]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    24]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    25]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    26]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    27]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    28]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    29]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    30]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [161] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200116c0] r[0] b[3] row[4096] col[139]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
== New Transaction - Mapping Address [0x200119c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 140
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015640]
  1] T [Read] [0x20015680]
  2] T [Read] [0x2000a7c0]
  3] T [Read] [0x200156c0]
  4] T [Read] [0x20015700]
  5] T [Read] [0x40009c40]
  6] T [Read] [0x20015740]
  7] T [Read] [0x20009c40]
  8] T [Read] [0x20009c00]
  9] T [Read] [0x20003f00]
  10] T [Read] [0x20015780]
  11] T [Read] [0x200157c0]
  12] T [Read] [0x20011a00]
  13] T [Read] [0x20011b00]
  14] T [Read] [0x20011b40]
  15] T [Read] [0x20011b80]
  16] T [Read] [0x20010180]
  17] T [Write] [0x1ff96ec0] [0]
  18] T [Read] [0x200101c0]
  19] T [Write] [0x1ff96f00] [0]
  20] T [Read] [0x20019fc0]
  21] T [Read] [0x20010200]
  22] T [Read] [0x20010280]
  23] T [Read] [0x2000a480]
  24] T [Read] [0x2001a440]
  25] T [Read] [0x200102c0]
  26] T [Read] [0x2000a440]
  27] T [Read] [0x20010300]
  28] T [Read] [0x40009f80]
  29] T [Read] [0x20010340]
  30] T [Read] [0x20016200]
== Printing bank states (According to MC)
[idle] [idle] [4096] [4096] [4096] [4092] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    3]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    4]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    5]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    6]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    7]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    8]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    9]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    10]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    11]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    12]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    13]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    14]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    15]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    16]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    17]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    18]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    19]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    20]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    21]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    22]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    23]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    24]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    25]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    26]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    27]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    28]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    29]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    30]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    31]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [162] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20000e80] r[0] b[2] row[4096] col[7]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015640]
  1] T [Read] [0x20015680]
  2] T [Read] [0x2000a7c0]
  3] T [Read] [0x200156c0]
  4] T [Read] [0x20015700]
  5] T [Read] [0x40009c40]
  6] T [Read] [0x20015740]
  7] T [Read] [0x20009c40]
  8] T [Read] [0x20009c00]
  9] T [Read] [0x20003f00]
  10] T [Read] [0x20015780]
  11] T [Read] [0x200157c0]
  12] T [Read] [0x20011a00]
  13] T [Read] [0x20011b00]
  14] T [Read] [0x20011b40]
  15] T [Read] [0x20011b80]
  16] T [Read] [0x20010180]
  17] T [Write] [0x1ff96ec0] [0]
  18] T [Read] [0x200101c0]
  19] T [Write] [0x1ff96f00] [0]
  20] T [Read] [0x20019fc0]
  21] T [Read] [0x20010200]
  22] T [Read] [0x20010280]
  23] T [Read] [0x2000a480]
  24] T [Read] [0x2001a440]
  25] T [Read] [0x200102c0]
  26] T [Read] [0x2000a440]
  27] T [Read] [0x20010300]
  28] T [Read] [0x40009f80]
  29] T [Read] [0x20010340]
  30] T [Read] [0x20016200]
  31] T [Read] [0x20016240]
== Printing bank states (According to MC)
[idle] [idle] [4096] [4096] [4096] [pre] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    2]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    3]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    4]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    5]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    6]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    7]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    8]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    9]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    10]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    11]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    12]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    13]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    14]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    15]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    16]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    17]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    18]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    19]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    20]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    21]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    22]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    23]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    24]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    25]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    26]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    27]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    28]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    29]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    30]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    31]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [163] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015640]
  1] T [Read] [0x20015680]
  2] T [Read] [0x2000a7c0]
  3] T [Read] [0x200156c0]
  4] T [Read] [0x20015700]
  5] T [Read] [0x40009c40]
  6] T [Read] [0x20015740]
  7] T [Read] [0x20009c40]
  8] T [Read] [0x20009c00]
  9] T [Read] [0x20003f00]
  10] T [Read] [0x20015780]
  11] T [Read] [0x200157c0]
  12] T [Read] [0x20011a00]
  13] T [Read] [0x20011b00]
  14] T [Read] [0x20011b40]
  15] T [Read] [0x20011b80]
  16] T [Read] [0x20010180]
  17] T [Write] [0x1ff96ec0] [0]
  18] T [Read] [0x200101c0]
  19] T [Write] [0x1ff96f00] [0]
  20] T [Read] [0x20019fc0]
  21] T [Read] [0x20010200]
  22] T [Read] [0x20010280]
  23] T [Read] [0x2000a480]
  24] T [Read] [0x2001a440]
  25] T [Read] [0x200102c0]
  26] T [Read] [0x2000a440]
  27] T [Read] [0x20010300]
  28] T [Read] [0x40009f80]
  29] T [Read] [0x20010340]
  30] T [Read] [0x20016200]
  31] T [Read] [0x20016240]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [pre] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
    2]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    3]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    4]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    5]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    6]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    7]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    8]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    9]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    10]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    11]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    12]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    13]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    14]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    15]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    16]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    17]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    18]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    19]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    20]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    21]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    22]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    23]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    24]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    25]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    26]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    27]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    28]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    29]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    30]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2004ef80] r[0] b[6] row[4098] col[119] data[0]=NO DATA

 ------------------------- [164] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
== New Transaction - Mapping Address [0x20015640] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015680]
  1] T [Read] [0x2000a7c0]
  2] T [Read] [0x200156c0]
  3] T [Read] [0x20015700]
  4] T [Read] [0x40009c40]
  5] T [Read] [0x20015740]
  6] T [Read] [0x20009c40]
  7] T [Read] [0x20009c00]
  8] T [Read] [0x20003f00]
  9] T [Read] [0x20015780]
  10] T [Read] [0x200157c0]
  11] T [Read] [0x20011a00]
  12] T [Read] [0x20011b00]
  13] T [Read] [0x20011b40]
  14] T [Read] [0x20011b80]
  15] T [Read] [0x20010180]
  16] T [Write] [0x1ff96ec0] [0]
  17] T [Read] [0x200101c0]
  18] T [Write] [0x1ff96f00] [0]
  19] T [Read] [0x20019fc0]
  20] T [Read] [0x20010200]
  21] T [Read] [0x20010280]
  22] T [Read] [0x2000a480]
  23] T [Read] [0x2001a440]
  24] T [Read] [0x200102c0]
  25] T [Read] [0x2000a440]
  26] T [Read] [0x20010300]
  27] T [Read] [0x40009f80]
  28] T [Read] [0x20010340]
  29] T [Read] [0x20016200]
  30] T [Read] [0x20016240]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [pre] [4098] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    2]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    3]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    4]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    5]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    6]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    7]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    8]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    9]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    10]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    11]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    12]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    13]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    14]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    15]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    16]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    17]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    18]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    19]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    20]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    21]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    22]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    23]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    24]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    25]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    26]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    27]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    28]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    29]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    30]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    31]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [165] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200116c0] r[0] b[3] row[4096] col[139]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015680]
  1] T [Read] [0x2000a7c0]
  2] T [Read] [0x200156c0]
  3] T [Read] [0x20015700]
  4] T [Read] [0x40009c40]
  5] T [Read] [0x20015740]
  6] T [Read] [0x20009c40]
  7] T [Read] [0x20009c00]
  8] T [Read] [0x20003f00]
  9] T [Read] [0x20015780]
  10] T [Read] [0x200157c0]
  11] T [Read] [0x20011a00]
  12] T [Read] [0x20011b00]
  13] T [Read] [0x20011b40]
  14] T [Read] [0x20011b80]
  15] T [Read] [0x20010180]
  16] T [Write] [0x1ff96ec0] [0]
  17] T [Read] [0x200101c0]
  18] T [Write] [0x1ff96f00] [0]
  19] T [Read] [0x20019fc0]
  20] T [Read] [0x20010200]
  21] T [Read] [0x20010280]
  22] T [Read] [0x2000a480]
  23] T [Read] [0x2001a440]
  24] T [Read] [0x200102c0]
  25] T [Read] [0x2000a440]
  26] T [Read] [0x20010300]
  27] T [Read] [0x40009f80]
  28] T [Read] [0x20010340]
  29] T [Read] [0x20016200]
  30] T [Read] [0x20016240]
  31] T [Write] [0x1ff96e80] [0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [pre] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
    2]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    3]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    4]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    5]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    6]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    7]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    8]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    9]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    10]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    11]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    12]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    13]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    14]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    15]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    16]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    17]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    18]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    19]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    20]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    21]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    22]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    23]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    24]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    25]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    26]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    27]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    28]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    29]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    30]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    31]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2004ef80] r[0] b[6] row[4098] col[119] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20000e80] r[0] b[2] row[4096] col[7] data[0]=NO DATA

 ------------------------- [166] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2004ef80] [0]
== Printing transaction queue
  0] T [Read] [0x20015680]
  1] T [Read] [0x2000a7c0]
  2] T [Read] [0x200156c0]
  3] T [Read] [0x20015700]
  4] T [Read] [0x40009c40]
  5] T [Read] [0x20015740]
  6] T [Read] [0x20009c40]
  7] T [Read] [0x20009c00]
  8] T [Read] [0x20003f00]
  9] T [Read] [0x20015780]
  10] T [Read] [0x200157c0]
  11] T [Read] [0x20011a00]
  12] T [Read] [0x20011b00]
  13] T [Read] [0x20011b40]
  14] T [Read] [0x20011b80]
  15] T [Read] [0x20010180]
  16] T [Write] [0x1ff96ec0] [0]
  17] T [Read] [0x200101c0]
  18] T [Write] [0x1ff96f00] [0]
  19] T [Read] [0x20019fc0]
  20] T [Read] [0x20010200]
  21] T [Read] [0x20010280]
  22] T [Read] [0x2000a480]
  23] T [Read] [0x2001a440]
  24] T [Read] [0x200102c0]
  25] T [Read] [0x2000a440]
  26] T [Read] [0x20010300]
  27] T [Read] [0x40009f80]
  28] T [Read] [0x20010340]
  29] T [Read] [0x20016200]
  30] T [Read] [0x20016240]
  31] T [Write] [0x1ff96e80] [0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
    1]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    2]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    3]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    4]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    5]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    6]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    7]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    8]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    9]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    10]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    11]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    12]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    13]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    14]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    15]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    16]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    17]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    18]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    19]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    20]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    21]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    22]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    23]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    24]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    25]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    26]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    27]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    28]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    29]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    30]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [167] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20011740] r[0] b[5] row[4096] col[139]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
== New Transaction - Mapping Address [0x20015680] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a7c0]
  1] T [Read] [0x200156c0]
  2] T [Read] [0x20015700]
  3] T [Read] [0x40009c40]
  4] T [Read] [0x20015740]
  5] T [Read] [0x20009c40]
  6] T [Read] [0x20009c00]
  7] T [Read] [0x20003f00]
  8] T [Read] [0x20015780]
  9] T [Read] [0x200157c0]
  10] T [Read] [0x20011a00]
  11] T [Read] [0x20011b00]
  12] T [Read] [0x20011b40]
  13] T [Read] [0x20011b80]
  14] T [Read] [0x20010180]
  15] T [Write] [0x1ff96ec0] [0]
  16] T [Read] [0x200101c0]
  17] T [Write] [0x1ff96f00] [0]
  18] T [Read] [0x20019fc0]
  19] T [Read] [0x20010200]
  20] T [Read] [0x20010280]
  21] T [Read] [0x2000a480]
  22] T [Read] [0x2001a440]
  23] T [Read] [0x200102c0]
  24] T [Read] [0x2000a440]
  25] T [Read] [0x20010300]
  26] T [Read] [0x40009f80]
  27] T [Read] [0x20010340]
  28] T [Read] [0x20016200]
  29] T [Read] [0x20016240]
  30] T [Write] [0x1ff96e80] [0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    1]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    2]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    3]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    4]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    5]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    6]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    7]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    8]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    9]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    10]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    11]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    12]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    13]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    14]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    15]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    16]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    17]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    18]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    19]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    20]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    21]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    22]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    23]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    24]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    25]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    26]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    27]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    28]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    29]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    30]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    31]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20000e80] r[0] b[2] row[4096] col[7] data[0]=NO DATA
 ------------------------- [168] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000d640] r[0] b[1] row[4096] col[107]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20000e80] [0]
== Printing transaction queue
  0] T [Read] [0x2000a7c0]
  1] T [Read] [0x200156c0]
  2] T [Read] [0x20015700]
  3] T [Read] [0x40009c40]
  4] T [Read] [0x20015740]
  5] T [Read] [0x20009c40]
  6] T [Read] [0x20009c00]
  7] T [Read] [0x20003f00]
  8] T [Read] [0x20015780]
  9] T [Read] [0x200157c0]
  10] T [Read] [0x20011a00]
  11] T [Read] [0x20011b00]
  12] T [Read] [0x20011b40]
  13] T [Read] [0x20011b80]
  14] T [Read] [0x20010180]
  15] T [Write] [0x1ff96ec0] [0]
  16] T [Read] [0x200101c0]
  17] T [Write] [0x1ff96f00] [0]
  18] T [Read] [0x20019fc0]
  19] T [Read] [0x20010200]
  20] T [Read] [0x20010280]
  21] T [Read] [0x2000a480]
  22] T [Read] [0x2001a440]
  23] T [Read] [0x200102c0]
  24] T [Read] [0x2000a440]
  25] T [Read] [0x20010300]
  26] T [Read] [0x40009f80]
  27] T [Read] [0x20010340]
  28] T [Read] [0x20016200]
  29] T [Read] [0x20016240]
  30] T [Write] [0x1ff96e80] [0]
  31] T [Read] [0x2000a800]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [pre] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    1]BP [ACT] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    2]BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
    3]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    4]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    5]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    6]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    7]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    8]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    9]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    10]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    11]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    12]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    13]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    14]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    15]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    16]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    17]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    18]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    19]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    20]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    21]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    22]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    23]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    24]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    25]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    26]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    27]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    28]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    29]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    30]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    31]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200116c0] r[0] b[3] row[4096] col[139] data[0]=NO DATA

 ------------------------- [169] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
== New Transaction - Mapping Address [0x2000a7c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 83
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200156c0]
  1] T [Read] [0x20015700]
  2] T [Read] [0x40009c40]
  3] T [Read] [0x20015740]
  4] T [Read] [0x20009c40]
  5] T [Read] [0x20009c00]
  6] T [Read] [0x20003f00]
  7] T [Read] [0x20015780]
  8] T [Read] [0x200157c0]
  9] T [Read] [0x20011a00]
  10] T [Read] [0x20011b00]
  11] T [Read] [0x20011b40]
  12] T [Read] [0x20011b80]
  13] T [Read] [0x20010180]
  14] T [Write] [0x1ff96ec0] [0]
  15] T [Read] [0x200101c0]
  16] T [Write] [0x1ff96f00] [0]
  17] T [Read] [0x20019fc0]
  18] T [Read] [0x20010200]
  19] T [Read] [0x20010280]
  20] T [Read] [0x2000a480]
  21] T [Read] [0x2001a440]
  22] T [Read] [0x200102c0]
  23] T [Read] [0x2000a440]
  24] T [Read] [0x20010300]
  25] T [Read] [0x40009f80]
  26] T [Read] [0x20010340]
  27] T [Read] [0x20016200]
  28] T [Read] [0x20016240]
  29] T [Write] [0x1ff96e80] [0]
  30] T [Read] [0x2000a800]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    1]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    3]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    4]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    5]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    6]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    7]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    8]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    9]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    10]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    11]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    12]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    13]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    14]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    15]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    16]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    17]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    18]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    19]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    20]BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
    21]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    22]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    23]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    24]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    25]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    26]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    27]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    28]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    29]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    30]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    31]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [170] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a4c0] r[0] b[3] row[4096] col[210]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200156c0]
  1] T [Read] [0x20015700]
  2] T [Read] [0x40009c40]
  3] T [Read] [0x20015740]
  4] T [Read] [0x20009c40]
  5] T [Read] [0x20009c00]
  6] T [Read] [0x20003f00]
  7] T [Read] [0x20015780]
  8] T [Read] [0x200157c0]
  9] T [Read] [0x20011a00]
  10] T [Read] [0x20011b00]
  11] T [Read] [0x20011b40]
  12] T [Read] [0x20011b80]
  13] T [Read] [0x20010180]
  14] T [Write] [0x1ff96ec0] [0]
  15] T [Read] [0x200101c0]
  16] T [Write] [0x1ff96f00] [0]
  17] T [Read] [0x20019fc0]
  18] T [Read] [0x20010200]
  19] T [Read] [0x20010280]
  20] T [Read] [0x2000a480]
  21] T [Read] [0x2001a440]
  22] T [Read] [0x200102c0]
  23] T [Read] [0x2000a440]
  24] T [Read] [0x20010300]
  25] T [Read] [0x40009f80]
  26] T [Read] [0x20010340]
  27] T [Read] [0x20016200]
  28] T [Read] [0x20016240]
  29] T [Write] [0x1ff96e80] [0]
  30] T [Read] [0x2000a800]
  31] T [Read] [0x400015c0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
    1]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    3]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    4]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    5]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    6]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    7]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    8]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    9]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    10]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    11]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    12]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    13]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    14]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    15]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    16]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    17]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    18]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    19]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    20]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    21]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    22]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    23]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    24]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    25]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    26]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    27]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    28]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    29]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    30]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200116c0] r[0] b[3] row[4096] col[139] data[0]=NO DATA
 ------------------------- [171] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20011980] r[0] b[6] row[4096] col[140]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
== New Transaction - Mapping Address [0x200156c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200116c0] [0]
== Printing transaction queue
  0] T [Read] [0x20015700]
  1] T [Read] [0x40009c40]
  2] T [Read] [0x20015740]
  3] T [Read] [0x20009c40]
  4] T [Read] [0x20009c00]
  5] T [Read] [0x20003f00]
  6] T [Read] [0x20015780]
  7] T [Read] [0x200157c0]
  8] T [Read] [0x20011a00]
  9] T [Read] [0x20011b00]
  10] T [Read] [0x20011b40]
  11] T [Read] [0x20011b80]
  12] T [Read] [0x20010180]
  13] T [Write] [0x1ff96ec0] [0]
  14] T [Read] [0x200101c0]
  15] T [Write] [0x1ff96f00] [0]
  16] T [Read] [0x20019fc0]
  17] T [Read] [0x20010200]
  18] T [Read] [0x20010280]
  19] T [Read] [0x2000a480]
  20] T [Read] [0x2001a440]
  21] T [Read] [0x200102c0]
  22] T [Read] [0x2000a440]
  23] T [Read] [0x20010300]
  24] T [Read] [0x40009f80]
  25] T [Read] [0x20010340]
  26] T [Read] [0x20016200]
  27] T [Read] [0x20016240]
  28] T [Write] [0x1ff96e80] [0]
  29] T [Read] [0x2000a800]
  30] T [Read] [0x400015c0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    3]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    4]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    5]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    6]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    7]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    8]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    9]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    10]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    11]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    12]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    13]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    14]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    15]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    16]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    17]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    18]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    19]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    20]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    21]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    22]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    23]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    24]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    25]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    26]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    27]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    28]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    29]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    30]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    31]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000d640] r[0] b[1] row[4096] col[107] data[0]=NO DATA

 ------------------------- [172] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011740] r[0] b[5] row[4096] col[139]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015700]
  1] T [Read] [0x40009c40]
  2] T [Read] [0x20015740]
  3] T [Read] [0x20009c40]
  4] T [Read] [0x20009c00]
  5] T [Read] [0x20003f00]
  6] T [Read] [0x20015780]
  7] T [Read] [0x200157c0]
  8] T [Read] [0x20011a00]
  9] T [Read] [0x20011b00]
  10] T [Read] [0x20011b40]
  11] T [Read] [0x20011b80]
  12] T [Read] [0x20010180]
  13] T [Write] [0x1ff96ec0] [0]
  14] T [Read] [0x200101c0]
  15] T [Write] [0x1ff96f00] [0]
  16] T [Read] [0x20019fc0]
  17] T [Read] [0x20010200]
  18] T [Read] [0x20010280]
  19] T [Read] [0x2000a480]
  20] T [Read] [0x2001a440]
  21] T [Read] [0x200102c0]
  22] T [Read] [0x2000a440]
  23] T [Read] [0x20010300]
  24] T [Read] [0x40009f80]
  25] T [Read] [0x20010340]
  26] T [Read] [0x20016200]
  27] T [Read] [0x20016240]
  28] T [Write] [0x1ff96e80] [0]
  29] T [Read] [0x2000a800]
  30] T [Read] [0x400015c0]
  31] T [Read] [0x20015e40]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    3]BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
    4]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    5]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    6]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    7]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    8]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    9]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    10]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    11]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    12]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    13]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    14]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    15]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    16]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    17]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    18]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    19]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    20]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    21]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    22]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    23]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    24]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    25]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    26]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    27]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    28]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    29]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    30]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    31]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [173] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
== New Transaction - Mapping Address [0x20015700] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009c40]
  1] T [Read] [0x20015740]
  2] T [Read] [0x20009c40]
  3] T [Read] [0x20009c00]
  4] T [Read] [0x20003f00]
  5] T [Read] [0x20015780]
  6] T [Read] [0x200157c0]
  7] T [Read] [0x20011a00]
  8] T [Read] [0x20011b00]
  9] T [Read] [0x20011b40]
  10] T [Read] [0x20011b80]
  11] T [Read] [0x20010180]
  12] T [Write] [0x1ff96ec0] [0]
  13] T [Read] [0x200101c0]
  14] T [Write] [0x1ff96f00] [0]
  15] T [Read] [0x20019fc0]
  16] T [Read] [0x20010200]
  17] T [Read] [0x20010280]
  18] T [Read] [0x2000a480]
  19] T [Read] [0x2001a440]
  20] T [Read] [0x200102c0]
  21] T [Read] [0x2000a440]
  22] T [Read] [0x20010300]
  23] T [Read] [0x40009f80]
  24] T [Read] [0x20010340]
  25] T [Read] [0x20016200]
  26] T [Read] [0x20016240]
  27] T [Write] [0x1ff96e80] [0]
  28] T [Read] [0x2000a800]
  29] T [Read] [0x400015c0]
  30] T [Read] [0x20015e40]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    3]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    4]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    5]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    6]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    7]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    8]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    9]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    10]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    11]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    12]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    13]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    14]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    15]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    16]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    17]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    18]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    19]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    20]BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    21]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    22]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    23]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    24]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    25]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    26]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    27]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    28]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    29]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    30]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    31]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000d640] r[0] b[1] row[4096] col[107] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a4c0] r[0] b[3] row[4096] col[210] data[0]=NO DATA

 ------------------------- [174] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a540] r[0] b[5] row[4096] col[210]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000d640] [0]
== Printing transaction queue
  0] T [Read] [0x40009c40]
  1] T [Read] [0x20015740]
  2] T [Read] [0x20009c40]
  3] T [Read] [0x20009c00]
  4] T [Read] [0x20003f00]
  5] T [Read] [0x20015780]
  6] T [Read] [0x200157c0]
  7] T [Read] [0x20011a00]
  8] T [Read] [0x20011b00]
  9] T [Read] [0x20011b40]
  10] T [Read] [0x20011b80]
  11] T [Read] [0x20010180]
  12] T [Write] [0x1ff96ec0] [0]
  13] T [Read] [0x200101c0]
  14] T [Write] [0x1ff96f00] [0]
  15] T [Read] [0x20019fc0]
  16] T [Read] [0x20010200]
  17] T [Read] [0x20010280]
  18] T [Read] [0x2000a480]
  19] T [Read] [0x2001a440]
  20] T [Read] [0x200102c0]
  21] T [Read] [0x2000a440]
  22] T [Read] [0x20010300]
  23] T [Read] [0x40009f80]
  24] T [Read] [0x20010340]
  25] T [Read] [0x20016200]
  26] T [Read] [0x20016240]
  27] T [Write] [0x1ff96e80] [0]
  28] T [Read] [0x2000a800]
  29] T [Read] [0x400015c0]
  30] T [Read] [0x20015e40]
  31] T [Read] [0x20015e80]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    3]BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
    4]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    5]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    6]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    7]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    8]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    9]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    10]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    11]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    12]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    13]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    14]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    15]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    16]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    17]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    18]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    19]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    20]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    21]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    22]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    23]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    24]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    25]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    26]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    27]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    28]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    29]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    30]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [175] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
== New Transaction - Mapping Address [0x40009c40] (Read)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015740]
  1] T [Read] [0x20009c40]
  2] T [Read] [0x20009c00]
  3] T [Read] [0x20003f00]
  4] T [Read] [0x20015780]
  5] T [Read] [0x200157c0]
  6] T [Read] [0x20011a00]
  7] T [Read] [0x20011b00]
  8] T [Read] [0x20011b40]
  9] T [Read] [0x20011b80]
  10] T [Read] [0x20010180]
  11] T [Write] [0x1ff96ec0] [0]
  12] T [Read] [0x200101c0]
  13] T [Write] [0x1ff96f00] [0]
  14] T [Read] [0x20019fc0]
  15] T [Read] [0x20010200]
  16] T [Read] [0x20010280]
  17] T [Read] [0x2000a480]
  18] T [Read] [0x2001a440]
  19] T [Read] [0x200102c0]
  20] T [Read] [0x2000a440]
  21] T [Read] [0x20010300]
  22] T [Read] [0x40009f80]
  23] T [Read] [0x20010340]
  24] T [Read] [0x20016200]
  25] T [Read] [0x20016240]
  26] T [Write] [0x1ff96e80] [0]
  27] T [Read] [0x2000a800]
  28] T [Read] [0x400015c0]
  29] T [Read] [0x20015e40]
  30] T [Read] [0x20015e80]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    7]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    8]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    9]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    10]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    11]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    12]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    13]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    14]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    15]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    16]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    17]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    18]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    19]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    20]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    21]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    22]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    23]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    24]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    25]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    26]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    27]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    28]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    29]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    30]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a4c0] r[0] b[3] row[4096] col[210] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011740] r[0] b[5] row[4096] col[139] data[0]=NO DATA

 ------------------------- [176] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011ac0] r[0] b[3] row[4096] col[141]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a4c0] [0]
== Printing transaction queue
  0] T [Read] [0x20015740]
  1] T [Read] [0x20009c40]
  2] T [Read] [0x20009c00]
  3] T [Read] [0x20003f00]
  4] T [Read] [0x20015780]
  5] T [Read] [0x200157c0]
  6] T [Read] [0x20011a00]
  7] T [Read] [0x20011b00]
  8] T [Read] [0x20011b40]
  9] T [Read] [0x20011b80]
  10] T [Read] [0x20010180]
  11] T [Write] [0x1ff96ec0] [0]
  12] T [Read] [0x200101c0]
  13] T [Write] [0x1ff96f00] [0]
  14] T [Read] [0x20019fc0]
  15] T [Read] [0x20010200]
  16] T [Read] [0x20010280]
  17] T [Read] [0x2000a480]
  18] T [Read] [0x2001a440]
  19] T [Read] [0x200102c0]
  20] T [Read] [0x2000a440]
  21] T [Read] [0x20010300]
  22] T [Read] [0x40009f80]
  23] T [Read] [0x20010340]
  24] T [Read] [0x20016200]
  25] T [Read] [0x20016240]
  26] T [Write] [0x1ff96e80] [0]
  27] T [Read] [0x2000a800]
  28] T [Read] [0x400015c0]
  29] T [Read] [0x20015e40]
  30] T [Read] [0x20015e80]
  31] T [Read] [0x20016080]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x20011840] r[0] b[1] row[4096] col[140]
    7]BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
    8]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    9]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    10]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    11]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    12]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    13]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    14]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    15]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    16]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    17]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    18]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    19]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    20]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    21]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    22]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    23]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    24]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    25]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    26]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    27]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    28]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    29]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    30]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [177] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
== New Transaction - Mapping Address [0x20015740] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20009c40]
  1] T [Read] [0x20009c00]
  2] T [Read] [0x20003f00]
  3] T [Read] [0x20015780]
  4] T [Read] [0x200157c0]
  5] T [Read] [0x20011a00]
  6] T [Read] [0x20011b00]
  7] T [Read] [0x20011b40]
  8] T [Read] [0x20011b80]
  9] T [Read] [0x20010180]
  10] T [Write] [0x1ff96ec0] [0]
  11] T [Read] [0x200101c0]
  12] T [Write] [0x1ff96f00] [0]
  13] T [Read] [0x20019fc0]
  14] T [Read] [0x20010200]
  15] T [Read] [0x20010280]
  16] T [Read] [0x2000a480]
  17] T [Read] [0x2001a440]
  18] T [Read] [0x200102c0]
  19] T [Read] [0x2000a440]
  20] T [Read] [0x20010300]
  21] T [Read] [0x40009f80]
  22] T [Read] [0x20010340]
  23] T [Read] [0x20016200]
  24] T [Read] [0x20016240]
  25] T [Write] [0x1ff96e80] [0]
  26] T [Read] [0x2000a800]
  27] T [Read] [0x400015c0]
  28] T [Read] [0x20015e40]
  29] T [Read] [0x20015e80]
  30] T [Read] [0x20016080]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    7]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    8]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    9]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    10]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    11]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    12]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    13]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    14]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    15]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    16]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    17]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    18]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    19]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    20]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    21]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    22]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    23]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    24]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    25]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    26]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    27]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    28]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    29]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    30]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011740] r[0] b[5] row[4096] col[139] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a540] r[0] b[5] row[4096] col[210] data[0]=NO DATA

 ------------------------- [178] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011840] r[0] b[1] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011740] [0]
== Printing transaction queue
  0] T [Read] [0x20009c40]
  1] T [Read] [0x20009c00]
  2] T [Read] [0x20003f00]
  3] T [Read] [0x20015780]
  4] T [Read] [0x200157c0]
  5] T [Read] [0x20011a00]
  6] T [Read] [0x20011b00]
  7] T [Read] [0x20011b40]
  8] T [Read] [0x20011b80]
  9] T [Read] [0x20010180]
  10] T [Write] [0x1ff96ec0] [0]
  11] T [Read] [0x200101c0]
  12] T [Write] [0x1ff96f00] [0]
  13] T [Read] [0x20019fc0]
  14] T [Read] [0x20010200]
  15] T [Read] [0x20010280]
  16] T [Read] [0x2000a480]
  17] T [Read] [0x2001a440]
  18] T [Read] [0x200102c0]
  19] T [Read] [0x2000a440]
  20] T [Read] [0x20010300]
  21] T [Read] [0x40009f80]
  22] T [Read] [0x20010340]
  23] T [Read] [0x20016200]
  24] T [Read] [0x20016240]
  25] T [Write] [0x1ff96e80] [0]
  26] T [Read] [0x2000a800]
  27] T [Read] [0x400015c0]
  28] T [Read] [0x20015e40]
  29] T [Read] [0x20015e80]
  30] T [Read] [0x20016080]
  31] T [Read] [0x200162c0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x20011880] r[0] b[2] row[4096] col[140]
    7]BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
    8]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    9]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    10]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    11]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    12]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    13]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    14]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    15]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    16]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    17]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    18]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    19]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    20]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    21]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    22]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    23]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    24]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    25]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    26]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    27]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    28]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    29]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    30]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [179] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
== New Transaction - Mapping Address [0x20009c40] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20009c00]
  1] T [Read] [0x20003f00]
  2] T [Read] [0x20015780]
  3] T [Read] [0x200157c0]
  4] T [Read] [0x20011a00]
  5] T [Read] [0x20011b00]
  6] T [Read] [0x20011b40]
  7] T [Read] [0x20011b80]
  8] T [Read] [0x20010180]
  9] T [Write] [0x1ff96ec0] [0]
  10] T [Read] [0x200101c0]
  11] T [Write] [0x1ff96f00] [0]
  12] T [Read] [0x20019fc0]
  13] T [Read] [0x20010200]
  14] T [Read] [0x20010280]
  15] T [Read] [0x2000a480]
  16] T [Read] [0x2001a440]
  17] T [Read] [0x200102c0]
  18] T [Read] [0x2000a440]
  19] T [Read] [0x20010300]
  20] T [Read] [0x40009f80]
  21] T [Read] [0x20010340]
  22] T [Read] [0x20016200]
  23] T [Read] [0x20016240]
  24] T [Write] [0x1ff96e80] [0]
  25] T [Read] [0x2000a800]
  26] T [Read] [0x400015c0]
  27] T [Read] [0x20015e40]
  28] T [Read] [0x20015e80]
  29] T [Read] [0x20016080]
  30] T [Read] [0x200162c0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    7]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    8]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    9]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    10]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    11]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    12]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    13]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    14]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    15]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    16]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    17]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    18]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    19]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    20]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    21]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    22]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    23]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    24]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    25]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    26]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    27]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    28]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    29]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    30]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a540] r[0] b[5] row[4096] col[210] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011ac0] r[0] b[3] row[4096] col[141] data[0]=NO DATA

 ------------------------- [180] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011880] r[0] b[2] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a540] [0]
== Printing transaction queue
  0] T [Read] [0x20009c00]
  1] T [Read] [0x20003f00]
  2] T [Read] [0x20015780]
  3] T [Read] [0x200157c0]
  4] T [Read] [0x20011a00]
  5] T [Read] [0x20011b00]
  6] T [Read] [0x20011b40]
  7] T [Read] [0x20011b80]
  8] T [Read] [0x20010180]
  9] T [Write] [0x1ff96ec0] [0]
  10] T [Read] [0x200101c0]
  11] T [Write] [0x1ff96f00] [0]
  12] T [Read] [0x20019fc0]
  13] T [Read] [0x20010200]
  14] T [Read] [0x20010280]
  15] T [Read] [0x2000a480]
  16] T [Read] [0x2001a440]
  17] T [Read] [0x200102c0]
  18] T [Read] [0x2000a440]
  19] T [Read] [0x20010300]
  20] T [Read] [0x40009f80]
  21] T [Read] [0x20010340]
  22] T [Read] [0x20016200]
  23] T [Read] [0x20016240]
  24] T [Write] [0x1ff96e80] [0]
  25] T [Read] [0x2000a800]
  26] T [Read] [0x400015c0]
  27] T [Read] [0x20015e40]
  28] T [Read] [0x20015e80]
  29] T [Read] [0x20016080]
  30] T [Read] [0x200162c0]
  31] T [Read] [0x2000a880]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    7]BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
    8]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    9]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    10]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    11]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    12]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    13]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    14]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    15]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    16]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    17]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    18]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    19]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    20]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    21]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    22]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    23]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    24]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    25]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    26]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    27]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    28]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    29]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    30]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [181] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
== New Transaction - Mapping Address [0x20009c00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20003f00]
  1] T [Read] [0x20015780]
  2] T [Read] [0x200157c0]
  3] T [Read] [0x20011a00]
  4] T [Read] [0x20011b00]
  5] T [Read] [0x20011b40]
  6] T [Read] [0x20011b80]
  7] T [Read] [0x20010180]
  8] T [Write] [0x1ff96ec0] [0]
  9] T [Read] [0x200101c0]
  10] T [Write] [0x1ff96f00] [0]
  11] T [Read] [0x20019fc0]
  12] T [Read] [0x20010200]
  13] T [Read] [0x20010280]
  14] T [Read] [0x2000a480]
  15] T [Read] [0x2001a440]
  16] T [Read] [0x200102c0]
  17] T [Read] [0x2000a440]
  18] T [Read] [0x20010300]
  19] T [Read] [0x40009f80]
  20] T [Read] [0x20010340]
  21] T [Read] [0x20016200]
  22] T [Read] [0x20016240]
  23] T [Write] [0x1ff96e80] [0]
  24] T [Read] [0x2000a800]
  25] T [Read] [0x400015c0]
  26] T [Read] [0x20015e40]
  27] T [Read] [0x20015e80]
  28] T [Read] [0x20016080]
  29] T [Read] [0x200162c0]
  30] T [Read] [0x2000a880]
== Printing bank states (According to MC)
[idle] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    7]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    8]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    9]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    10]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    11]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    12]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    13]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    14]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    15]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    16]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    17]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    18]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    19]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    20]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    21]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    22]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    23]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    24]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    25]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    26]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    27]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    28]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    29]BP [ACT] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    30]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011ac0] r[0] b[3] row[4096] col[141] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011840] r[0] b[1] row[4096] col[140] data[0]=NO DATA

 ------------------------- [182] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200118c0] r[0] b[3] row[4096] col[140]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20009c00] r[0] b[0] row[4096] col[78]
== New Transaction - Mapping Address [0x20003f00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 31
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011ac0] [0]
== Printing transaction queue
  0] T [Read] [0x20015780]
  1] T [Read] [0x200157c0]
  2] T [Read] [0x20011a00]
  3] T [Read] [0x20011b00]
  4] T [Read] [0x20011b40]
  5] T [Read] [0x20011b80]
  6] T [Read] [0x20010180]
  7] T [Write] [0x1ff96ec0] [0]
  8] T [Read] [0x200101c0]
  9] T [Write] [0x1ff96f00] [0]
  10] T [Read] [0x20019fc0]
  11] T [Read] [0x20010200]
  12] T [Read] [0x20010280]
  13] T [Read] [0x2000a480]
  14] T [Read] [0x2001a440]
  15] T [Read] [0x200102c0]
  16] T [Read] [0x2000a440]
  17] T [Read] [0x20010300]
  18] T [Read] [0x40009f80]
  19] T [Read] [0x20010340]
  20] T [Read] [0x20016200]
  21] T [Read] [0x20016240]
  22] T [Write] [0x1ff96e80] [0]
  23] T [Read] [0x2000a800]
  24] T [Read] [0x400015c0]
  25] T [Read] [0x20015e40]
  26] T [Read] [0x20015e80]
  27] T [Read] [0x20016080]
  28] T [Read] [0x200162c0]
  29] T [Read] [0x2000a880]
  30] T [Read] [0x40009dc0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
    7]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    8]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    9]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    10]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    11]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    12]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    13]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    14]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    15]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    16]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    17]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    18]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    19]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    20]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    21]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    22]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    23]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    24]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    25]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    26]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    27]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    28]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    29]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    30]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    31]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [183] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20009c00] r[0] b[0] row[4096] col[78]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015780]
  1] T [Read] [0x200157c0]
  2] T [Read] [0x20011a00]
  3] T [Read] [0x20011b00]
  4] T [Read] [0x20011b40]
  5] T [Read] [0x20011b80]
  6] T [Read] [0x20010180]
  7] T [Write] [0x1ff96ec0] [0]
  8] T [Read] [0x200101c0]
  9] T [Write] [0x1ff96f00] [0]
  10] T [Read] [0x20019fc0]
  11] T [Read] [0x20010200]
  12] T [Read] [0x20010280]
  13] T [Read] [0x2000a480]
  14] T [Read] [0x2001a440]
  15] T [Read] [0x200102c0]
  16] T [Read] [0x2000a440]
  17] T [Read] [0x20010300]
  18] T [Read] [0x40009f80]
  19] T [Read] [0x20010340]
  20] T [Read] [0x20016200]
  21] T [Read] [0x20016240]
  22] T [Write] [0x1ff96e80] [0]
  23] T [Read] [0x2000a800]
  24] T [Read] [0x400015c0]
  25] T [Read] [0x20015e40]
  26] T [Read] [0x20015e80]
  27] T [Read] [0x20016080]
  28] T [Read] [0x200162c0]
  29] T [Read] [0x2000a880]
  30] T [Read] [0x40009dc0]
  31] T [Read] [0x20016300]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    7]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    8]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    9]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    10]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    11]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    12]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    13]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    14]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    15]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    16]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    17]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    18]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    19]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    20]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    21]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    22]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    23]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    24]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    25]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    26]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    27]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    28]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    29]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    30]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011840] r[0] b[1] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011880] r[0] b[2] row[4096] col[140] data[0]=NO DATA

 ------------------------- [184] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011900] r[0] b[4] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011840] [0]
== Printing transaction queue
  0] T [Read] [0x20015780]
  1] T [Read] [0x200157c0]
  2] T [Read] [0x20011a00]
  3] T [Read] [0x20011b00]
  4] T [Read] [0x20011b40]
  5] T [Read] [0x20011b80]
  6] T [Read] [0x20010180]
  7] T [Write] [0x1ff96ec0] [0]
  8] T [Read] [0x200101c0]
  9] T [Write] [0x1ff96f00] [0]
  10] T [Read] [0x20019fc0]
  11] T [Read] [0x20010200]
  12] T [Read] [0x20010280]
  13] T [Read] [0x2000a480]
  14] T [Read] [0x2001a440]
  15] T [Read] [0x200102c0]
  16] T [Read] [0x2000a440]
  17] T [Read] [0x20010300]
  18] T [Read] [0x40009f80]
  19] T [Read] [0x20010340]
  20] T [Read] [0x20016200]
  21] T [Read] [0x20016240]
  22] T [Write] [0x1ff96e80] [0]
  23] T [Read] [0x2000a800]
  24] T [Read] [0x400015c0]
  25] T [Read] [0x20015e40]
  26] T [Read] [0x20015e80]
  27] T [Read] [0x20016080]
  28] T [Read] [0x200162c0]
  29] T [Read] [0x2000a880]
  30] T [Read] [0x40009dc0]
  31] T [Read] [0x20016300]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x20011940] r[0] b[5] row[4096] col[140]
    7]BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
    8]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    9]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    10]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    11]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    12]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    13]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    14]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    15]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    16]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    17]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    18]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    19]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    20]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    21]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    22]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    23]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    24]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    25]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    26]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    27]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    28]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    29]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    30]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [185] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
== New Transaction - Mapping Address [0x20015780] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200157c0]
  1] T [Read] [0x20011a00]
  2] T [Read] [0x20011b00]
  3] T [Read] [0x20011b40]
  4] T [Read] [0x20011b80]
  5] T [Read] [0x20010180]
  6] T [Write] [0x1ff96ec0] [0]
  7] T [Read] [0x200101c0]
  8] T [Write] [0x1ff96f00] [0]
  9] T [Read] [0x20019fc0]
  10] T [Read] [0x20010200]
  11] T [Read] [0x20010280]
  12] T [Read] [0x2000a480]
  13] T [Read] [0x2001a440]
  14] T [Read] [0x200102c0]
  15] T [Read] [0x2000a440]
  16] T [Read] [0x20010300]
  17] T [Read] [0x40009f80]
  18] T [Read] [0x20010340]
  19] T [Read] [0x20016200]
  20] T [Read] [0x20016240]
  21] T [Write] [0x1ff96e80] [0]
  22] T [Read] [0x2000a800]
  23] T [Read] [0x400015c0]
  24] T [Read] [0x20015e40]
  25] T [Read] [0x20015e80]
  26] T [Read] [0x20016080]
  27] T [Read] [0x200162c0]
  28] T [Read] [0x2000a880]
  29] T [Read] [0x40009dc0]
  30] T [Read] [0x20016300]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    7]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    9]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    10]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    11]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    12]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    13]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    14]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    15]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    16]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    17]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    18]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    19]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    20]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    21]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    22]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    23]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    24]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    25]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    26]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    27]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    28]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    29]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    30]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011880] r[0] b[2] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200118c0] r[0] b[3] row[4096] col[140] data[0]=NO DATA

 ------------------------- [186] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011940] r[0] b[5] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011880] [0]
== Printing transaction queue
  0] T [Read] [0x200157c0]
  1] T [Read] [0x20011a00]
  2] T [Read] [0x20011b00]
  3] T [Read] [0x20011b40]
  4] T [Read] [0x20011b80]
  5] T [Read] [0x20010180]
  6] T [Write] [0x1ff96ec0] [0]
  7] T [Read] [0x200101c0]
  8] T [Write] [0x1ff96f00] [0]
  9] T [Read] [0x20019fc0]
  10] T [Read] [0x20010200]
  11] T [Read] [0x20010280]
  12] T [Read] [0x2000a480]
  13] T [Read] [0x2001a440]
  14] T [Read] [0x200102c0]
  15] T [Read] [0x2000a440]
  16] T [Read] [0x20010300]
  17] T [Read] [0x40009f80]
  18] T [Read] [0x20010340]
  19] T [Read] [0x20016200]
  20] T [Read] [0x20016240]
  21] T [Write] [0x1ff96e80] [0]
  22] T [Read] [0x2000a800]
  23] T [Read] [0x400015c0]
  24] T [Read] [0x20015e40]
  25] T [Read] [0x20015e80]
  26] T [Read] [0x20016080]
  27] T [Read] [0x200162c0]
  28] T [Read] [0x2000a880]
  29] T [Read] [0x40009dc0]
  30] T [Read] [0x20016300]
  31] T [Read] [0x20026dc0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
    7]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    9]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    10]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    11]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    12]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    13]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    14]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    15]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    16]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    17]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    18]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    19]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    20]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    21]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    22]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    23]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    24]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    25]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    26]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    27]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    28]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    29]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    30]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [187] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
== New Transaction - Mapping Address [0x200157c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 171
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011a00]
  1] T [Read] [0x20011b00]
  2] T [Read] [0x20011b40]
  3] T [Read] [0x20011b80]
  4] T [Read] [0x20010180]
  5] T [Write] [0x1ff96ec0] [0]
  6] T [Read] [0x200101c0]
  7] T [Write] [0x1ff96f00] [0]
  8] T [Read] [0x20019fc0]
  9] T [Read] [0x20010200]
  10] T [Read] [0x20010280]
  11] T [Read] [0x2000a480]
  12] T [Read] [0x2001a440]
  13] T [Read] [0x200102c0]
  14] T [Read] [0x2000a440]
  15] T [Read] [0x20010300]
  16] T [Read] [0x40009f80]
  17] T [Read] [0x20010340]
  18] T [Read] [0x20016200]
  19] T [Read] [0x20016240]
  20] T [Write] [0x1ff96e80] [0]
  21] T [Read] [0x2000a800]
  22] T [Read] [0x400015c0]
  23] T [Read] [0x20015e40]
  24] T [Read] [0x20015e80]
  25] T [Read] [0x20016080]
  26] T [Read] [0x200162c0]
  27] T [Read] [0x2000a880]
  28] T [Read] [0x40009dc0]
  29] T [Read] [0x20016300]
  30] T [Read] [0x20026dc0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    9]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    10]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    11]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    12]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    13]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    14]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    15]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    16]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    17]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    18]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    19]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    20]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    21]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    22]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    23]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    24]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    25]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    26]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    27]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    28]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    29]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    30]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    31]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200118c0] r[0] b[3] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011900] r[0] b[4] row[4096] col[140] data[0]=NO DATA

 ------------------------- [188] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011980] r[0] b[6] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200118c0] [0]
== Printing transaction queue
  0] T [Read] [0x20011a00]
  1] T [Read] [0x20011b00]
  2] T [Read] [0x20011b40]
  3] T [Read] [0x20011b80]
  4] T [Read] [0x20010180]
  5] T [Write] [0x1ff96ec0] [0]
  6] T [Read] [0x200101c0]
  7] T [Write] [0x1ff96f00] [0]
  8] T [Read] [0x20019fc0]
  9] T [Read] [0x20010200]
  10] T [Read] [0x20010280]
  11] T [Read] [0x2000a480]
  12] T [Read] [0x2001a440]
  13] T [Read] [0x200102c0]
  14] T [Read] [0x2000a440]
  15] T [Read] [0x20010300]
  16] T [Read] [0x40009f80]
  17] T [Read] [0x20010340]
  18] T [Read] [0x20016200]
  19] T [Read] [0x20016240]
  20] T [Write] [0x1ff96e80] [0]
  21] T [Read] [0x2000a800]
  22] T [Read] [0x400015c0]
  23] T [Read] [0x20015e40]
  24] T [Read] [0x20015e80]
  25] T [Read] [0x20016080]
  26] T [Read] [0x200162c0]
  27] T [Read] [0x2000a880]
  28] T [Read] [0x40009dc0]
  29] T [Read] [0x20016300]
  30] T [Read] [0x20026dc0]
  31] T [Write] [0x1ff96e40] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
    9]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    10]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    11]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    12]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    13]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    14]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    15]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    16]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    17]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    18]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    19]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    20]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    21]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    22]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    23]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    24]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    25]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    26]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    27]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    28]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    29]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    30]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    31]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [189] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011a00]
  1] T [Read] [0x20011b00]
  2] T [Read] [0x20011b40]
  3] T [Read] [0x20011b80]
  4] T [Read] [0x20010180]
  5] T [Write] [0x1ff96ec0] [0]
  6] T [Read] [0x200101c0]
  7] T [Write] [0x1ff96f00] [0]
  8] T [Read] [0x20019fc0]
  9] T [Read] [0x20010200]
  10] T [Read] [0x20010280]
  11] T [Read] [0x2000a480]
  12] T [Read] [0x2001a440]
  13] T [Read] [0x200102c0]
  14] T [Read] [0x2000a440]
  15] T [Read] [0x20010300]
  16] T [Read] [0x40009f80]
  17] T [Read] [0x20010340]
  18] T [Read] [0x20016200]
  19] T [Read] [0x20016240]
  20] T [Write] [0x1ff96e80] [0]
  21] T [Read] [0x2000a800]
  22] T [Read] [0x400015c0]
  23] T [Read] [0x20015e40]
  24] T [Read] [0x20015e80]
  25] T [Read] [0x20016080]
  26] T [Read] [0x200162c0]
  27] T [Read] [0x2000a880]
  28] T [Read] [0x40009dc0]
  29] T [Read] [0x20016300]
  30] T [Read] [0x20026dc0]
  31] T [Write] [0x1ff96e40] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    9]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    10]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    11]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    12]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    13]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    14]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    15]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    16]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    17]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    18]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    19]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    20]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    21]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    22]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    23]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    24]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    25]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    26]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    27]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    28]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    29]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    30]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011900] r[0] b[4] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011940] r[0] b[5] row[4096] col[140] data[0]=NO DATA

 ------------------------- [190] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200119c0] r[0] b[7] row[4096] col[140]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011900] [0]
== Printing transaction queue
  0] T [Read] [0x20011a00]
  1] T [Read] [0x20011b00]
  2] T [Read] [0x20011b40]
  3] T [Read] [0x20011b80]
  4] T [Read] [0x20010180]
  5] T [Write] [0x1ff96ec0] [0]
  6] T [Read] [0x200101c0]
  7] T [Write] [0x1ff96f00] [0]
  8] T [Read] [0x20019fc0]
  9] T [Read] [0x20010200]
  10] T [Read] [0x20010280]
  11] T [Read] [0x2000a480]
  12] T [Read] [0x2001a440]
  13] T [Read] [0x200102c0]
  14] T [Read] [0x2000a440]
  15] T [Read] [0x20010300]
  16] T [Read] [0x40009f80]
  17] T [Read] [0x20010340]
  18] T [Read] [0x20016200]
  19] T [Read] [0x20016240]
  20] T [Write] [0x1ff96e80] [0]
  21] T [Read] [0x2000a800]
  22] T [Read] [0x400015c0]
  23] T [Read] [0x20015e40]
  24] T [Read] [0x20015e80]
  25] T [Read] [0x20016080]
  26] T [Read] [0x200162c0]
  27] T [Read] [0x2000a880]
  28] T [Read] [0x40009dc0]
  29] T [Read] [0x20016300]
  30] T [Read] [0x20026dc0]
  31] T [Write] [0x1ff96e40] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x20015640] r[0] b[1] row[4096] col[171]
    9]BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
    10]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    11]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    12]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    13]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    14]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    15]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    16]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    17]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    18]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    19]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    20]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    21]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    22]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    23]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    24]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    25]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    26]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    27]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    28]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    29]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    30]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [191] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
== New Transaction - Mapping Address [0x20011a00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 141
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011b00]
  1] T [Read] [0x20011b40]
  2] T [Read] [0x20011b80]
  3] T [Read] [0x20010180]
  4] T [Write] [0x1ff96ec0] [0]
  5] T [Read] [0x200101c0]
  6] T [Write] [0x1ff96f00] [0]
  7] T [Read] [0x20019fc0]
  8] T [Read] [0x20010200]
  9] T [Read] [0x20010280]
  10] T [Read] [0x2000a480]
  11] T [Read] [0x2001a440]
  12] T [Read] [0x200102c0]
  13] T [Read] [0x2000a440]
  14] T [Read] [0x20010300]
  15] T [Read] [0x40009f80]
  16] T [Read] [0x20010340]
  17] T [Read] [0x20016200]
  18] T [Read] [0x20016240]
  19] T [Write] [0x1ff96e80] [0]
  20] T [Read] [0x2000a800]
  21] T [Read] [0x400015c0]
  22] T [Read] [0x20015e40]
  23] T [Read] [0x20015e80]
  24] T [Read] [0x20016080]
  25] T [Read] [0x200162c0]
  26] T [Read] [0x2000a880]
  27] T [Read] [0x40009dc0]
  28] T [Read] [0x20016300]
  29] T [Read] [0x20026dc0]
  30] T [Write] [0x1ff96e40] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    9]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    10]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    11]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    12]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    13]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    14]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    15]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    16]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    17]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    18]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    19]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    20]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    21]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    22]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    23]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    24]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    25]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    26]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    27]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    28]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    29]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    30]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011940] r[0] b[5] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011980] r[0] b[6] row[4096] col[140] data[0]=NO DATA

 ------------------------- [192] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015640] r[0] b[1] row[4096] col[171]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011940] [0]
== Printing transaction queue
  0] T [Read] [0x20011b00]
  1] T [Read] [0x20011b40]
  2] T [Read] [0x20011b80]
  3] T [Read] [0x20010180]
  4] T [Write] [0x1ff96ec0] [0]
  5] T [Read] [0x200101c0]
  6] T [Write] [0x1ff96f00] [0]
  7] T [Read] [0x20019fc0]
  8] T [Read] [0x20010200]
  9] T [Read] [0x20010280]
  10] T [Read] [0x2000a480]
  11] T [Read] [0x2001a440]
  12] T [Read] [0x200102c0]
  13] T [Read] [0x2000a440]
  14] T [Read] [0x20010300]
  15] T [Read] [0x40009f80]
  16] T [Read] [0x20010340]
  17] T [Read] [0x20016200]
  18] T [Read] [0x20016240]
  19] T [Write] [0x1ff96e80] [0]
  20] T [Read] [0x2000a800]
  21] T [Read] [0x400015c0]
  22] T [Read] [0x20015e40]
  23] T [Read] [0x20015e80]
  24] T [Read] [0x20016080]
  25] T [Read] [0x200162c0]
  26] T [Read] [0x2000a880]
  27] T [Read] [0x40009dc0]
  28] T [Read] [0x20016300]
  29] T [Read] [0x20026dc0]
  30] T [Write] [0x1ff96e40] [0]
  31] T [Read] [0x20026e00]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x20015680] r[0] b[2] row[4096] col[171]
    9]BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
    10]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    11]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    12]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    13]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    14]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    15]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    16]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    17]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    18]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    19]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    20]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    21]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    22]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    23]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    24]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    25]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    26]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    27]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    28]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    29]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    30]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [193] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
== New Transaction - Mapping Address [0x20011b00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 141
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011b40]
  1] T [Read] [0x20011b80]
  2] T [Read] [0x20010180]
  3] T [Write] [0x1ff96ec0] [0]
  4] T [Read] [0x200101c0]
  5] T [Write] [0x1ff96f00] [0]
  6] T [Read] [0x20019fc0]
  7] T [Read] [0x20010200]
  8] T [Read] [0x20010280]
  9] T [Read] [0x2000a480]
  10] T [Read] [0x2001a440]
  11] T [Read] [0x200102c0]
  12] T [Read] [0x2000a440]
  13] T [Read] [0x20010300]
  14] T [Read] [0x40009f80]
  15] T [Read] [0x20010340]
  16] T [Read] [0x20016200]
  17] T [Read] [0x20016240]
  18] T [Write] [0x1ff96e80] [0]
  19] T [Read] [0x2000a800]
  20] T [Read] [0x400015c0]
  21] T [Read] [0x20015e40]
  22] T [Read] [0x20015e80]
  23] T [Read] [0x20016080]
  24] T [Read] [0x200162c0]
  25] T [Read] [0x2000a880]
  26] T [Read] [0x40009dc0]
  27] T [Read] [0x20016300]
  28] T [Read] [0x20026dc0]
  29] T [Write] [0x1ff96e40] [0]
  30] T [Read] [0x20026e00]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    9]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    10]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    11]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    12]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    13]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    14]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    15]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    16]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    17]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    18]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    19]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    20]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    21]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    22]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    23]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    24]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    25]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    26]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    27]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    28]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    29]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    30]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011980] r[0] b[6] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200119c0] r[0] b[7] row[4096] col[140] data[0]=NO DATA

 ------------------------- [194] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015680] r[0] b[2] row[4096] col[171]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011980] [0]
== Printing transaction queue
  0] T [Read] [0x20011b40]
  1] T [Read] [0x20011b80]
  2] T [Read] [0x20010180]
  3] T [Write] [0x1ff96ec0] [0]
  4] T [Read] [0x200101c0]
  5] T [Write] [0x1ff96f00] [0]
  6] T [Read] [0x20019fc0]
  7] T [Read] [0x20010200]
  8] T [Read] [0x20010280]
  9] T [Read] [0x2000a480]
  10] T [Read] [0x2001a440]
  11] T [Read] [0x200102c0]
  12] T [Read] [0x2000a440]
  13] T [Read] [0x20010300]
  14] T [Read] [0x40009f80]
  15] T [Read] [0x20010340]
  16] T [Read] [0x20016200]
  17] T [Read] [0x20016240]
  18] T [Write] [0x1ff96e80] [0]
  19] T [Read] [0x2000a800]
  20] T [Read] [0x400015c0]
  21] T [Read] [0x20015e40]
  22] T [Read] [0x20015e80]
  23] T [Read] [0x20016080]
  24] T [Read] [0x200162c0]
  25] T [Read] [0x2000a880]
  26] T [Read] [0x40009dc0]
  27] T [Read] [0x20016300]
  28] T [Read] [0x20026dc0]
  29] T [Write] [0x1ff96e40] [0]
  30] T [Read] [0x20026e00]
  31] T [Read] [0x40008580]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    9]BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
    10]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    11]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    12]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    13]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    14]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    15]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    16]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    17]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    18]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    19]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    20]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    21]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    22]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    23]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    24]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    25]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    26]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    27]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    28]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    29]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    30]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [195] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
== New Transaction - Mapping Address [0x20011b40] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 141
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20011b80]
  1] T [Read] [0x20010180]
  2] T [Write] [0x1ff96ec0] [0]
  3] T [Read] [0x200101c0]
  4] T [Write] [0x1ff96f00] [0]
  5] T [Read] [0x20019fc0]
  6] T [Read] [0x20010200]
  7] T [Read] [0x20010280]
  8] T [Read] [0x2000a480]
  9] T [Read] [0x2001a440]
  10] T [Read] [0x200102c0]
  11] T [Read] [0x2000a440]
  12] T [Read] [0x20010300]
  13] T [Read] [0x40009f80]
  14] T [Read] [0x20010340]
  15] T [Read] [0x20016200]
  16] T [Read] [0x20016240]
  17] T [Write] [0x1ff96e80] [0]
  18] T [Read] [0x2000a800]
  19] T [Read] [0x400015c0]
  20] T [Read] [0x20015e40]
  21] T [Read] [0x20015e80]
  22] T [Read] [0x20016080]
  23] T [Read] [0x200162c0]
  24] T [Read] [0x2000a880]
  25] T [Read] [0x40009dc0]
  26] T [Read] [0x20016300]
  27] T [Read] [0x20026dc0]
  28] T [Write] [0x1ff96e40] [0]
  29] T [Read] [0x20026e00]
  30] T [Read] [0x40008580]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    9]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    10]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    11]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    12]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    13]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    14]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    15]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    16]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    17]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    18]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    19]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    20]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    21]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    22]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    23]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    24]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    25]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    26]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    27]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    28]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    29]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    30]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200119c0] r[0] b[7] row[4096] col[140] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015640] r[0] b[1] row[4096] col[171] data[0]=NO DATA

 ------------------------- [196] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a7c0] r[0] b[7] row[4096] col[83]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200119c0] [0]
== Printing transaction queue
  0] T [Read] [0x20011b80]
  1] T [Read] [0x20010180]
  2] T [Write] [0x1ff96ec0] [0]
  3] T [Read] [0x200101c0]
  4] T [Write] [0x1ff96f00] [0]
  5] T [Read] [0x20019fc0]
  6] T [Read] [0x20010200]
  7] T [Read] [0x20010280]
  8] T [Read] [0x2000a480]
  9] T [Read] [0x2001a440]
  10] T [Read] [0x200102c0]
  11] T [Read] [0x2000a440]
  12] T [Read] [0x20010300]
  13] T [Read] [0x40009f80]
  14] T [Read] [0x20010340]
  15] T [Read] [0x20016200]
  16] T [Read] [0x20016240]
  17] T [Write] [0x1ff96e80] [0]
  18] T [Read] [0x2000a800]
  19] T [Read] [0x400015c0]
  20] T [Read] [0x20015e40]
  21] T [Read] [0x20015e80]
  22] T [Read] [0x20016080]
  23] T [Read] [0x200162c0]
  24] T [Read] [0x2000a880]
  25] T [Read] [0x40009dc0]
  26] T [Read] [0x20016300]
  27] T [Read] [0x20026dc0]
  28] T [Write] [0x1ff96e40] [0]
  29] T [Read] [0x20026e00]
  30] T [Read] [0x40008580]
  31] T [Read] [0x2001bd40]
== Printing bank states (According to MC)
[4096] [4096] [pre] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    9]BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
    10]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    11]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    12]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    13]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    14]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    15]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    16]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    17]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    18]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    19]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    20]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    21]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    22]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    23]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    24]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    25]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    26]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    27]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    28]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    29]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    30]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [197] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
== New Transaction - Mapping Address [0x20011b80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 141
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010180]
  1] T [Write] [0x1ff96ec0] [0]
  2] T [Read] [0x200101c0]
  3] T [Write] [0x1ff96f00] [0]
  4] T [Read] [0x20019fc0]
  5] T [Read] [0x20010200]
  6] T [Read] [0x20010280]
  7] T [Read] [0x2000a480]
  8] T [Read] [0x2001a440]
  9] T [Read] [0x200102c0]
  10] T [Read] [0x2000a440]
  11] T [Read] [0x20010300]
  12] T [Read] [0x40009f80]
  13] T [Read] [0x20010340]
  14] T [Read] [0x20016200]
  15] T [Read] [0x20016240]
  16] T [Write] [0x1ff96e80] [0]
  17] T [Read] [0x2000a800]
  18] T [Read] [0x400015c0]
  19] T [Read] [0x20015e40]
  20] T [Read] [0x20015e80]
  21] T [Read] [0x20016080]
  22] T [Read] [0x200162c0]
  23] T [Read] [0x2000a880]
  24] T [Read] [0x40009dc0]
  25] T [Read] [0x20016300]
  26] T [Read] [0x20026dc0]
  27] T [Write] [0x1ff96e40] [0]
  28] T [Read] [0x20026e00]
  29] T [Read] [0x40008580]
  30] T [Read] [0x2001bd40]
== Printing bank states (According to MC)
[4096] [4096] [pre] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    9]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    10]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    11]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    12]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    13]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    14]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    15]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    16]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    17]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    18]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    19]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    20]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    21]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    22]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    23]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    24]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    25]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    26]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    27]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    28]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    29]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    30]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015640] r[0] b[1] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015680] r[0] b[2] row[4096] col[171] data[0]=NO DATA

 ------------------------- [198] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200156c0] r[0] b[3] row[4096] col[171]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015640] [0]
== Printing transaction queue
  0] T [Read] [0x20010180]
  1] T [Write] [0x1ff96ec0] [0]
  2] T [Read] [0x200101c0]
  3] T [Write] [0x1ff96f00] [0]
  4] T [Read] [0x20019fc0]
  5] T [Read] [0x20010200]
  6] T [Read] [0x20010280]
  7] T [Read] [0x2000a480]
  8] T [Read] [0x2001a440]
  9] T [Read] [0x200102c0]
  10] T [Read] [0x2000a440]
  11] T [Read] [0x20010300]
  12] T [Read] [0x40009f80]
  13] T [Read] [0x20010340]
  14] T [Read] [0x20016200]
  15] T [Read] [0x20016240]
  16] T [Write] [0x1ff96e80] [0]
  17] T [Read] [0x2000a800]
  18] T [Read] [0x400015c0]
  19] T [Read] [0x20015e40]
  20] T [Read] [0x20015e80]
  21] T [Read] [0x20016080]
  22] T [Read] [0x200162c0]
  23] T [Read] [0x2000a880]
  24] T [Read] [0x40009dc0]
  25] T [Read] [0x20016300]
  26] T [Read] [0x20026dc0]
  27] T [Write] [0x1ff96e40] [0]
  28] T [Read] [0x20026e00]
  29] T [Read] [0x40008580]
  30] T [Read] [0x2001bd40]
  31] T [Read] [0x20016380]
== Printing bank states (According to MC)
[4096] [4096] [pre] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x20015700] r[0] b[4] row[4096] col[171]
    9]BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
    10]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    11]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    12]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    13]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    14]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    15]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    16]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    17]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    18]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    19]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    20]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    21]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    22]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    23]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    24]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    25]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    26]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    27]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    28]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    29]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    30]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [199] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
== New Transaction - Mapping Address [0x20010180] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 128
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96ec0] [0]
  1] T [Read] [0x200101c0]
  2] T [Write] [0x1ff96f00] [0]
  3] T [Read] [0x20019fc0]
  4] T [Read] [0x20010200]
  5] T [Read] [0x20010280]
  6] T [Read] [0x2000a480]
  7] T [Read] [0x2001a440]
  8] T [Read] [0x200102c0]
  9] T [Read] [0x2000a440]
  10] T [Read] [0x20010300]
  11] T [Read] [0x40009f80]
  12] T [Read] [0x20010340]
  13] T [Read] [0x20016200]
  14] T [Read] [0x20016240]
  15] T [Write] [0x1ff96e80] [0]
  16] T [Read] [0x2000a800]
  17] T [Read] [0x400015c0]
  18] T [Read] [0x20015e40]
  19] T [Read] [0x20015e80]
  20] T [Read] [0x20016080]
  21] T [Read] [0x200162c0]
  22] T [Read] [0x2000a880]
  23] T [Read] [0x40009dc0]
  24] T [Read] [0x20016300]
  25] T [Read] [0x20026dc0]
  26] T [Write] [0x1ff96e40] [0]
  27] T [Read] [0x20026e00]
  28] T [Read] [0x40008580]
  29] T [Read] [0x2001bd40]
  30] T [Read] [0x20016380]
== Printing bank states (According to MC)
[4096] [4096] [pre] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    10]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    11]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    12]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    13]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    14]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    15]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    16]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    17]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    18]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    19]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    20]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    21]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    22]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    23]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    24]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    25]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    26]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    27]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    28]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    29]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    30]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015680] r[0] b[2] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a7c0] r[0] b[7] row[4096] col[83] data[0]=NO DATA

 ------------------------- [200] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015700] r[0] b[4] row[4096] col[171]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015680] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96ec0] [0]
  1] T [Read] [0x200101c0]
  2] T [Write] [0x1ff96f00] [0]
  3] T [Read] [0x20019fc0]
  4] T [Read] [0x20010200]
  5] T [Read] [0x20010280]
  6] T [Read] [0x2000a480]
  7] T [Read] [0x2001a440]
  8] T [Read] [0x200102c0]
  9] T [Read] [0x2000a440]
  10] T [Read] [0x20010300]
  11] T [Read] [0x40009f80]
  12] T [Read] [0x20010340]
  13] T [Read] [0x20016200]
  14] T [Read] [0x20016240]
  15] T [Write] [0x1ff96e80] [0]
  16] T [Read] [0x2000a800]
  17] T [Read] [0x400015c0]
  18] T [Read] [0x20015e40]
  19] T [Read] [0x20015e80]
  20] T [Read] [0x20016080]
  21] T [Read] [0x200162c0]
  22] T [Read] [0x2000a880]
  23] T [Read] [0x40009dc0]
  24] T [Read] [0x20016300]
  25] T [Read] [0x20026dc0]
  26] T [Write] [0x1ff96e40] [0]
  27] T [Read] [0x20026e00]
  28] T [Read] [0x40008580]
  29] T [Read] [0x2001bd40]
  30] T [Read] [0x20016380]
  31] T [Read] [0x200163c0]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    10]BP [ACT] pa[0x20015740] r[0] b[5] row[4096] col[171]
    11]BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
    12]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    13]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    14]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    15]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    16]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    17]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    18]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    19]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    20]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    21]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    22]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    23]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    24]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    25]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    26]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    27]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    28]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    29]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    30]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [201] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
== New Transaction - Mapping Address [0x1ff96ec0] (Write)
  Rank : 0
  Bank : 3
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200101c0]
  1] T [Write] [0x1ff96f00] [0]
  2] T [Read] [0x20019fc0]
  3] T [Read] [0x20010200]
  4] T [Read] [0x20010280]
  5] T [Read] [0x2000a480]
  6] T [Read] [0x2001a440]
  7] T [Read] [0x200102c0]
  8] T [Read] [0x2000a440]
  9] T [Read] [0x20010300]
  10] T [Read] [0x40009f80]
  11] T [Read] [0x20010340]
  12] T [Read] [0x20016200]
  13] T [Read] [0x20016240]
  14] T [Write] [0x1ff96e80] [0]
  15] T [Read] [0x2000a800]
  16] T [Read] [0x400015c0]
  17] T [Read] [0x20015e40]
  18] T [Read] [0x20015e80]
  19] T [Read] [0x20016080]
  20] T [Read] [0x200162c0]
  21] T [Read] [0x2000a880]
  22] T [Read] [0x40009dc0]
  23] T [Read] [0x20016300]
  24] T [Read] [0x20026dc0]
  25] T [Write] [0x1ff96e40] [0]
  26] T [Read] [0x20026e00]
  27] T [Read] [0x40008580]
  28] T [Read] [0x2001bd40]
  29] T [Read] [0x20016380]
  30] T [Read] [0x200163c0]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    10]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    11]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    12]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    13]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    14]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    15]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    16]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    17]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    18]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    19]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    20]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    21]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    22]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    23]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    24]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    25]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    26]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    27]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    28]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    29]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a7c0] r[0] b[7] row[4096] col[83] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200156c0] r[0] b[3] row[4096] col[171] data[0]=NO DATA

 ------------------------- [202] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015740] r[0] b[5] row[4096] col[171]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a7c0] [0]
== Printing transaction queue
  0] T [Read] [0x200101c0]
  1] T [Write] [0x1ff96f00] [0]
  2] T [Read] [0x20019fc0]
  3] T [Read] [0x20010200]
  4] T [Read] [0x20010280]
  5] T [Read] [0x2000a480]
  6] T [Read] [0x2001a440]
  7] T [Read] [0x200102c0]
  8] T [Read] [0x2000a440]
  9] T [Read] [0x20010300]
  10] T [Read] [0x40009f80]
  11] T [Read] [0x20010340]
  12] T [Read] [0x20016200]
  13] T [Read] [0x20016240]
  14] T [Write] [0x1ff96e80] [0]
  15] T [Read] [0x2000a800]
  16] T [Read] [0x400015c0]
  17] T [Read] [0x20015e40]
  18] T [Read] [0x20015e80]
  19] T [Read] [0x20016080]
  20] T [Read] [0x200162c0]
  21] T [Read] [0x2000a880]
  22] T [Read] [0x40009dc0]
  23] T [Read] [0x20016300]
  24] T [Read] [0x20026dc0]
  25] T [Write] [0x1ff96e40] [0]
  26] T [Read] [0x20026e00]
  27] T [Read] [0x40008580]
  28] T [Read] [0x2001bd40]
  29] T [Read] [0x20016380]
  30] T [Read] [0x200163c0]
  31] T [Read] [0x40001640]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    10]BP [ACT] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    11]BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
    12]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    13]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    14]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    15]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    16]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    17]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    18]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    19]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    20]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    21]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    22]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    23]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    24]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    25]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    26]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    27]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    28]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    29]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [203] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
== New Transaction - Mapping Address [0x200101c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 128
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96f00] [0]
  1] T [Read] [0x20019fc0]
  2] T [Read] [0x20010200]
  3] T [Read] [0x20010280]
  4] T [Read] [0x2000a480]
  5] T [Read] [0x2001a440]
  6] T [Read] [0x200102c0]
  7] T [Read] [0x2000a440]
  8] T [Read] [0x20010300]
  9] T [Read] [0x40009f80]
  10] T [Read] [0x20010340]
  11] T [Read] [0x20016200]
  12] T [Read] [0x20016240]
  13] T [Write] [0x1ff96e80] [0]
  14] T [Read] [0x2000a800]
  15] T [Read] [0x400015c0]
  16] T [Read] [0x20015e40]
  17] T [Read] [0x20015e80]
  18] T [Read] [0x20016080]
  19] T [Read] [0x200162c0]
  20] T [Read] [0x2000a880]
  21] T [Read] [0x40009dc0]
  22] T [Read] [0x20016300]
  23] T [Read] [0x20026dc0]
  24] T [Write] [0x1ff96e40] [0]
  25] T [Read] [0x20026e00]
  26] T [Read] [0x40008580]
  27] T [Read] [0x2001bd40]
  28] T [Read] [0x20016380]
  29] T [Read] [0x200163c0]
  30] T [Read] [0x40001640]
== Printing bank states (According to MC)
[4096] [4096] [idle] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    4]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    6]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    8]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    10]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    11]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    12]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    13]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    14]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    15]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    16]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    17]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    18]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    19]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    20]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    21]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    22]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    23]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    24]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    25]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    26]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    27]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    29]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    30]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200156c0] r[0] b[3] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015700] r[0] b[4] row[4096] col[171] data[0]=NO DATA

 ------------------------- [204] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20009c40] r[0] b[1] row[4096] col[78]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
== New Transaction - Mapping Address [0x1ff96f00] (Write)
  Rank : 0
  Bank : 4
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200156c0] [0]
== Printing transaction queue
  0] T [Read] [0x20019fc0]
  1] T [Read] [0x20010200]
  2] T [Read] [0x20010280]
  3] T [Read] [0x2000a480]
  4] T [Read] [0x2001a440]
  5] T [Read] [0x200102c0]
  6] T [Read] [0x2000a440]
  7] T [Read] [0x20010300]
  8] T [Read] [0x40009f80]
  9] T [Read] [0x20010340]
  10] T [Read] [0x20016200]
  11] T [Read] [0x20016240]
  12] T [Write] [0x1ff96e80] [0]
  13] T [Read] [0x2000a800]
  14] T [Read] [0x400015c0]
  15] T [Read] [0x20015e40]
  16] T [Read] [0x20015e80]
  17] T [Read] [0x20016080]
  18] T [Read] [0x200162c0]
  19] T [Read] [0x2000a880]
  20] T [Read] [0x40009dc0]
  21] T [Read] [0x20016300]
  22] T [Read] [0x20026dc0]
  23] T [Write] [0x1ff96e40] [0]
  24] T [Read] [0x20026e00]
  25] T [Read] [0x40008580]
  26] T [Read] [0x2001bd40]
  27] T [Read] [0x20016380]
  28] T [Read] [0x200163c0]
  29] T [Read] [0x40001640]
  30] T [Read] [0x20018400]
== Printing bank states (According to MC)
[4096] [4096] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    4]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    6]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    8]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
    10]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    11]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    12]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    13]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    14]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    15]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    16]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    17]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    18]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    19]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    20]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    21]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    22]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    23]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    24]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    25]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    26]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    28]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    29]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    30]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    31]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [205] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019fc0]
  1] T [Read] [0x20010200]
  2] T [Read] [0x20010280]
  3] T [Read] [0x2000a480]
  4] T [Read] [0x2001a440]
  5] T [Read] [0x200102c0]
  6] T [Read] [0x2000a440]
  7] T [Read] [0x20010300]
  8] T [Read] [0x40009f80]
  9] T [Read] [0x20010340]
  10] T [Read] [0x20016200]
  11] T [Read] [0x20016240]
  12] T [Write] [0x1ff96e80] [0]
  13] T [Read] [0x2000a800]
  14] T [Read] [0x400015c0]
  15] T [Read] [0x20015e40]
  16] T [Read] [0x20015e80]
  17] T [Read] [0x20016080]
  18] T [Read] [0x200162c0]
  19] T [Read] [0x2000a880]
  20] T [Read] [0x40009dc0]
  21] T [Read] [0x20016300]
  22] T [Read] [0x20026dc0]
  23] T [Write] [0x1ff96e40] [0]
  24] T [Read] [0x20026e00]
  25] T [Read] [0x40008580]
  26] T [Read] [0x2001bd40]
  27] T [Read] [0x20016380]
  28] T [Read] [0x200163c0]
  29] T [Read] [0x40001640]
  30] T [Read] [0x20018400]
  31] T [Write] [0x1ff96e00] [0]
== Printing bank states (According to MC)
[4096] [4096] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    4]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    6]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    8]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    10]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    11]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    12]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    13]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    14]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    15]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    16]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    17]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    18]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    19]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    20]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    21]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    22]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    23]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    24]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    25]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    27]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    28]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    29]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015700] r[0] b[4] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015740] r[0] b[5] row[4096] col[171] data[0]=NO DATA

 ------------------------- [206] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20009c00] r[0] b[0] row[4096] col[78]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015700] [0]
== Printing transaction queue
  0] T [Read] [0x20019fc0]
  1] T [Read] [0x20010200]
  2] T [Read] [0x20010280]
  3] T [Read] [0x2000a480]
  4] T [Read] [0x2001a440]
  5] T [Read] [0x200102c0]
  6] T [Read] [0x2000a440]
  7] T [Read] [0x20010300]
  8] T [Read] [0x40009f80]
  9] T [Read] [0x20010340]
  10] T [Read] [0x20016200]
  11] T [Read] [0x20016240]
  12] T [Write] [0x1ff96e80] [0]
  13] T [Read] [0x2000a800]
  14] T [Read] [0x400015c0]
  15] T [Read] [0x20015e40]
  16] T [Read] [0x20015e80]
  17] T [Read] [0x20016080]
  18] T [Read] [0x200162c0]
  19] T [Read] [0x2000a880]
  20] T [Read] [0x40009dc0]
  21] T [Read] [0x20016300]
  22] T [Read] [0x20026dc0]
  23] T [Write] [0x1ff96e40] [0]
  24] T [Read] [0x20026e00]
  25] T [Read] [0x40008580]
  26] T [Read] [0x2001bd40]
  27] T [Read] [0x20016380]
  28] T [Read] [0x200163c0]
  29] T [Read] [0x40001640]
  30] T [Read] [0x20018400]
  31] T [Write] [0x1ff96e00] [0]
== Printing bank states (According to MC)
[4096] [pre] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    4]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    6]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    8]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [ACT] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    10]BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
    11]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    12]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    13]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    14]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    15]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    16]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    17]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    18]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    19]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    20]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    21]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    22]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    23]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    24]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    25]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    27]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    28]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    29]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [207] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
== New Transaction - Mapping Address [0x20019fc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 207
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010200]
  1] T [Read] [0x20010280]
  2] T [Read] [0x2000a480]
  3] T [Read] [0x2001a440]
  4] T [Read] [0x200102c0]
  5] T [Read] [0x2000a440]
  6] T [Read] [0x20010300]
  7] T [Read] [0x40009f80]
  8] T [Read] [0x20010340]
  9] T [Read] [0x20016200]
  10] T [Read] [0x20016240]
  11] T [Write] [0x1ff96e80] [0]
  12] T [Read] [0x2000a800]
  13] T [Read] [0x400015c0]
  14] T [Read] [0x20015e40]
  15] T [Read] [0x20015e80]
  16] T [Read] [0x20016080]
  17] T [Read] [0x200162c0]
  18] T [Read] [0x2000a880]
  19] T [Read] [0x40009dc0]
  20] T [Read] [0x20016300]
  21] T [Read] [0x20026dc0]
  22] T [Write] [0x1ff96e40] [0]
  23] T [Read] [0x20026e00]
  24] T [Read] [0x40008580]
  25] T [Read] [0x2001bd40]
  26] T [Read] [0x20016380]
  27] T [Read] [0x200163c0]
  28] T [Read] [0x40001640]
  29] T [Read] [0x20018400]
  30] T [Write] [0x1ff96e00] [0]
== Printing bank states (According to MC)
[4096] [pre] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    4]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    6]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    8]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    10]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    11]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    12]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    13]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    14]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    15]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    16]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    17]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    18]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    19]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    20]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    21]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    22]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    23]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    25]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    26]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    27]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    29]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    30]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015740] r[0] b[5] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20009c40] r[0] b[1] row[4096] col[78] data[0]=NO DATA

 ------------------------- [208] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20003f00] r[0] b[4] row[4096] col[31]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015740] [0]
== Printing transaction queue
  0] T [Read] [0x20010200]
  1] T [Read] [0x20010280]
  2] T [Read] [0x2000a480]
  3] T [Read] [0x2001a440]
  4] T [Read] [0x200102c0]
  5] T [Read] [0x2000a440]
  6] T [Read] [0x20010300]
  7] T [Read] [0x40009f80]
  8] T [Read] [0x20010340]
  9] T [Read] [0x20016200]
  10] T [Read] [0x20016240]
  11] T [Write] [0x1ff96e80] [0]
  12] T [Read] [0x2000a800]
  13] T [Read] [0x400015c0]
  14] T [Read] [0x20015e40]
  15] T [Read] [0x20015e80]
  16] T [Read] [0x20016080]
  17] T [Read] [0x200162c0]
  18] T [Read] [0x2000a880]
  19] T [Read] [0x40009dc0]
  20] T [Read] [0x20016300]
  21] T [Read] [0x20026dc0]
  22] T [Write] [0x1ff96e40] [0]
  23] T [Read] [0x20026e00]
  24] T [Read] [0x40008580]
  25] T [Read] [0x2001bd40]
  26] T [Read] [0x20016380]
  27] T [Read] [0x200163c0]
  28] T [Read] [0x40001640]
  29] T [Read] [0x20018400]
  30] T [Write] [0x1ff96e00] [0]
  31] T [Read] [0x20018440]
== Printing bank states (According to MC)
[4096] [pre] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
    3]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    4]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    5]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    6]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    7]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    8]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    9]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    10]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    11]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    12]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    13]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    14]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    15]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    16]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    17]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    18]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    19]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    20]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    21]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    22]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    23]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    25]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    26]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    27]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    29]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    30]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [209] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
== New Transaction - Mapping Address [0x20010200] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010280]
  1] T [Read] [0x2000a480]
  2] T [Read] [0x2001a440]
  3] T [Read] [0x200102c0]
  4] T [Read] [0x2000a440]
  5] T [Read] [0x20010300]
  6] T [Read] [0x40009f80]
  7] T [Read] [0x20010340]
  8] T [Read] [0x20016200]
  9] T [Read] [0x20016240]
  10] T [Write] [0x1ff96e80] [0]
  11] T [Read] [0x2000a800]
  12] T [Read] [0x400015c0]
  13] T [Read] [0x20015e40]
  14] T [Read] [0x20015e80]
  15] T [Read] [0x20016080]
  16] T [Read] [0x200162c0]
  17] T [Read] [0x2000a880]
  18] T [Read] [0x40009dc0]
  19] T [Read] [0x20016300]
  20] T [Read] [0x20026dc0]
  21] T [Write] [0x1ff96e40] [0]
  22] T [Read] [0x20026e00]
  23] T [Read] [0x40008580]
  24] T [Read] [0x2001bd40]
  25] T [Read] [0x20016380]
  26] T [Read] [0x200163c0]
  27] T [Read] [0x40001640]
  28] T [Read] [0x20018400]
  29] T [Write] [0x1ff96e00] [0]
  30] T [Read] [0x20018440]
== Printing bank states (According to MC)
[4096] [pre] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    2]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    3]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    4]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    5]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    6]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    7]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    8]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    9]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    10]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    11]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    12]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    13]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    14]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    15]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    16]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    17]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    18]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    19]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    20]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    21]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    22]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    24]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    25]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    26]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    28]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    29]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    30]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    31]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20009c40] r[0] b[1] row[4096] col[78] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20009c00] r[0] b[0] row[4096] col[78] data[0]=NO DATA

 ------------------------- [210] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff972c0] r[0] b[3] row[4092] col[185]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20009c40] [0]
== Printing transaction queue
  0] T [Read] [0x20010280]
  1] T [Read] [0x2000a480]
  2] T [Read] [0x2001a440]
  3] T [Read] [0x200102c0]
  4] T [Read] [0x2000a440]
  5] T [Read] [0x20010300]
  6] T [Read] [0x40009f80]
  7] T [Read] [0x20010340]
  8] T [Read] [0x20016200]
  9] T [Read] [0x20016240]
  10] T [Write] [0x1ff96e80] [0]
  11] T [Read] [0x2000a800]
  12] T [Read] [0x400015c0]
  13] T [Read] [0x20015e40]
  14] T [Read] [0x20015e80]
  15] T [Read] [0x20016080]
  16] T [Read] [0x200162c0]
  17] T [Read] [0x2000a880]
  18] T [Read] [0x40009dc0]
  19] T [Read] [0x20016300]
  20] T [Read] [0x20026dc0]
  21] T [Write] [0x1ff96e40] [0]
  22] T [Read] [0x20026e00]
  23] T [Read] [0x40008580]
  24] T [Read] [0x2001bd40]
  25] T [Read] [0x20016380]
  26] T [Read] [0x200163c0]
  27] T [Read] [0x40001640]
  28] T [Read] [0x20018400]
  29] T [Write] [0x1ff96e00] [0]
  30] T [Read] [0x20018440]
  31] T [Read] [0x20018480]
== Printing bank states (According to MC)
[4096] [4092] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    5]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    7]BP [ACT] pa[0x20015780] r[0] b[6] row[4096] col[171]
    8]BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
    9]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    10]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    11]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    12]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    13]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    14]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    15]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    16]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    17]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    18]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    19]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    20]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    21]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    22]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    23]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    24]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    25]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    27]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    28]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    29]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    30]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [211] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
== New Transaction - Mapping Address [0x20010280] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a480]
  1] T [Read] [0x2001a440]
  2] T [Read] [0x200102c0]
  3] T [Read] [0x2000a440]
  4] T [Read] [0x20010300]
  5] T [Read] [0x40009f80]
  6] T [Read] [0x20010340]
  7] T [Read] [0x20016200]
  8] T [Read] [0x20016240]
  9] T [Write] [0x1ff96e80] [0]
  10] T [Read] [0x2000a800]
  11] T [Read] [0x400015c0]
  12] T [Read] [0x20015e40]
  13] T [Read] [0x20015e80]
  14] T [Read] [0x20016080]
  15] T [Read] [0x200162c0]
  16] T [Read] [0x2000a880]
  17] T [Read] [0x40009dc0]
  18] T [Read] [0x20016300]
  19] T [Read] [0x20026dc0]
  20] T [Write] [0x1ff96e40] [0]
  21] T [Read] [0x20026e00]
  22] T [Read] [0x40008580]
  23] T [Read] [0x2001bd40]
  24] T [Read] [0x20016380]
  25] T [Read] [0x200163c0]
  26] T [Read] [0x40001640]
  27] T [Read] [0x20018400]
  28] T [Write] [0x1ff96e00] [0]
  29] T [Read] [0x20018440]
  30] T [Read] [0x20018480]
== Printing bank states (According to MC)
[4096] [4092] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    5]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    7]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    8]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    9]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    10]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    11]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    12]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    13]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    14]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    15]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    16]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    17]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    18]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    19]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    20]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    21]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    22]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    23]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    25]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    26]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    27]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    28]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    29]BP [ACT] pa[0x20010280] r[0] b[2] row[4096] col[129]
    30]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20009c00] r[0] b[0] row[4096] col[78] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20003f00] r[0] b[4] row[4096] col[31] data[0]=NO DATA

 ------------------------- [212] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015780] r[0] b[6] row[4096] col[171]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20009c00] [0]
== Printing transaction queue
  0] T [Read] [0x2000a480]
  1] T [Read] [0x2001a440]
  2] T [Read] [0x200102c0]
  3] T [Read] [0x2000a440]
  4] T [Read] [0x20010300]
  5] T [Read] [0x40009f80]
  6] T [Read] [0x20010340]
  7] T [Read] [0x20016200]
  8] T [Read] [0x20016240]
  9] T [Write] [0x1ff96e80] [0]
  10] T [Read] [0x2000a800]
  11] T [Read] [0x400015c0]
  12] T [Read] [0x20015e40]
  13] T [Read] [0x20015e80]
  14] T [Read] [0x20016080]
  15] T [Read] [0x200162c0]
  16] T [Read] [0x2000a880]
  17] T [Read] [0x40009dc0]
  18] T [Read] [0x20016300]
  19] T [Read] [0x20026dc0]
  20] T [Write] [0x1ff96e40] [0]
  21] T [Read] [0x20026e00]
  22] T [Read] [0x40008580]
  23] T [Read] [0x2001bd40]
  24] T [Read] [0x20016380]
  25] T [Read] [0x200163c0]
  26] T [Read] [0x40001640]
  27] T [Read] [0x20018400]
  28] T [Write] [0x1ff96e00] [0]
  29] T [Read] [0x20018440]
  30] T [Read] [0x20018480]
  31] T [Read] [0x20018500]
== Printing bank states (According to MC)
[4096] [4092] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    5]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    7]BP [ACT] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    8]BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
    9]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    10]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    11]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    12]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    13]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    14]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    15]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    16]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    17]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    18]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    19]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    20]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    21]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    22]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    23]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    25]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    26]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    27]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    28]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    29]BP [ACT] pa[0x20010280] r[0] b[2] row[4096] col[129]
    30]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [213] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
== New Transaction - Mapping Address [0x2000a480] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 82
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001a440]
  1] T [Read] [0x200102c0]
  2] T [Read] [0x2000a440]
  3] T [Read] [0x20010300]
  4] T [Read] [0x40009f80]
  5] T [Read] [0x20010340]
  6] T [Read] [0x20016200]
  7] T [Read] [0x20016240]
  8] T [Write] [0x1ff96e80] [0]
  9] T [Read] [0x2000a800]
  10] T [Read] [0x400015c0]
  11] T [Read] [0x20015e40]
  12] T [Read] [0x20015e80]
  13] T [Read] [0x20016080]
  14] T [Read] [0x200162c0]
  15] T [Read] [0x2000a880]
  16] T [Read] [0x40009dc0]
  17] T [Read] [0x20016300]
  18] T [Read] [0x20026dc0]
  19] T [Write] [0x1ff96e40] [0]
  20] T [Read] [0x20026e00]
  21] T [Read] [0x40008580]
  22] T [Read] [0x2001bd40]
  23] T [Read] [0x20016380]
  24] T [Read] [0x200163c0]
  25] T [Read] [0x40001640]
  26] T [Read] [0x20018400]
  27] T [Write] [0x1ff96e00] [0]
  28] T [Read] [0x20018440]
  29] T [Read] [0x20018480]
  30] T [Read] [0x20018500]
== Printing bank states (According to MC)
[4096] [4092] [idle] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    5]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    7]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    8]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    9]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    10]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    11]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    12]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    13]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    14]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    15]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    16]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    17]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    19]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    20]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    21]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    22]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    23]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    24]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    25]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    26]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    27]BP [ACT] pa[0x20010280] r[0] b[2] row[4096] col[129]
    28]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    29]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    30]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20003f00] r[0] b[4] row[4096] col[31] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff972c0] r[0] b[3] row[4092] col[185] data[0]=NO DATA

 ------------------------- [214] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200157c0] r[0] b[7] row[4096] col[171]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20010280] r[0] b[2] row[4096] col[129]
== New Transaction - Mapping Address [0x2001a440] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 210
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20003f00] [0]
== Printing transaction queue
  0] T [Read] [0x200102c0]
  1] T [Read] [0x2000a440]
  2] T [Read] [0x20010300]
  3] T [Read] [0x40009f80]
  4] T [Read] [0x20010340]
  5] T [Read] [0x20016200]
  6] T [Read] [0x20016240]
  7] T [Write] [0x1ff96e80] [0]
  8] T [Read] [0x2000a800]
  9] T [Read] [0x400015c0]
  10] T [Read] [0x20015e40]
  11] T [Read] [0x20015e80]
  12] T [Read] [0x20016080]
  13] T [Read] [0x200162c0]
  14] T [Read] [0x2000a880]
  15] T [Read] [0x40009dc0]
  16] T [Read] [0x20016300]
  17] T [Read] [0x20026dc0]
  18] T [Write] [0x1ff96e40] [0]
  19] T [Read] [0x20026e00]
  20] T [Read] [0x40008580]
  21] T [Read] [0x2001bd40]
  22] T [Read] [0x20016380]
  23] T [Read] [0x200163c0]
  24] T [Read] [0x40001640]
  25] T [Read] [0x20018400]
  26] T [Write] [0x1ff96e00] [0]
  27] T [Read] [0x20018440]
  28] T [Read] [0x20018480]
  29] T [Read] [0x20018500]
  30] T [Read] [0x2001bd80]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
    1]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    3]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    5]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    7]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    8]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    9]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    10]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    11]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    12]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    13]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    14]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    15]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    16]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    17]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    19]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    20]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    21]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    22]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    23]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    24]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    25]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    26]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    27]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    28]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    29]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    30]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    31]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [215] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20010280] r[0] b[2] row[4096] col[129]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200102c0]
  1] T [Read] [0x2000a440]
  2] T [Read] [0x20010300]
  3] T [Read] [0x40009f80]
  4] T [Read] [0x20010340]
  5] T [Read] [0x20016200]
  6] T [Read] [0x20016240]
  7] T [Write] [0x1ff96e80] [0]
  8] T [Read] [0x2000a800]
  9] T [Read] [0x400015c0]
  10] T [Read] [0x20015e40]
  11] T [Read] [0x20015e80]
  12] T [Read] [0x20016080]
  13] T [Read] [0x200162c0]
  14] T [Read] [0x2000a880]
  15] T [Read] [0x40009dc0]
  16] T [Read] [0x20016300]
  17] T [Read] [0x20026dc0]
  18] T [Write] [0x1ff96e40] [0]
  19] T [Read] [0x20026e00]
  20] T [Read] [0x40008580]
  21] T [Read] [0x2001bd40]
  22] T [Read] [0x20016380]
  23] T [Read] [0x200163c0]
  24] T [Read] [0x40001640]
  25] T [Read] [0x20018400]
  26] T [Write] [0x1ff96e00] [0]
  27] T [Read] [0x20018440]
  28] T [Read] [0x20018480]
  29] T [Read] [0x20018500]
  30] T [Read] [0x2001bd80]
  31] T [Read] [0x40008400]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    1]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    3]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    5]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    7]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    8]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    9]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    10]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    11]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    12]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    13]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    14]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    15]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    16]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    18]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    19]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    20]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    22]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    23]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    24]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    25]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    26]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    27]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    28]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    29]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    30]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff972c0] r[0] b[3] row[4092] col[185] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015780] r[0] b[6] row[4096] col[171] data[0]=NO DATA

 ------------------------- [216] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97240] r[0] b[1] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff972c0] [0]
== Printing transaction queue
  0] T [Read] [0x200102c0]
  1] T [Read] [0x2000a440]
  2] T [Read] [0x20010300]
  3] T [Read] [0x40009f80]
  4] T [Read] [0x20010340]
  5] T [Read] [0x20016200]
  6] T [Read] [0x20016240]
  7] T [Write] [0x1ff96e80] [0]
  8] T [Read] [0x2000a800]
  9] T [Read] [0x400015c0]
  10] T [Read] [0x20015e40]
  11] T [Read] [0x20015e80]
  12] T [Read] [0x20016080]
  13] T [Read] [0x200162c0]
  14] T [Read] [0x2000a880]
  15] T [Read] [0x40009dc0]
  16] T [Read] [0x20016300]
  17] T [Read] [0x20026dc0]
  18] T [Write] [0x1ff96e40] [0]
  19] T [Read] [0x20026e00]
  20] T [Read] [0x40008580]
  21] T [Read] [0x2001bd40]
  22] T [Read] [0x20016380]
  23] T [Read] [0x200163c0]
  24] T [Read] [0x40001640]
  25] T [Read] [0x20018400]
  26] T [Write] [0x1ff96e00] [0]
  27] T [Read] [0x20018440]
  28] T [Read] [0x20018480]
  29] T [Read] [0x20018500]
  30] T [Read] [0x2001bd80]
  31] T [Read] [0x40008400]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    1]BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
    2]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    3]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    4]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    5]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    6]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    7]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    8]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    9]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    10]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    11]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    12]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    13]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    14]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    15]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    16]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    18]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    19]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    20]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    22]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    23]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    24]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    25]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    26]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    27]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    28]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    29]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    30]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [217] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
== New Transaction - Mapping Address [0x200102c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a440]
  1] T [Read] [0x20010300]
  2] T [Read] [0x40009f80]
  3] T [Read] [0x20010340]
  4] T [Read] [0x20016200]
  5] T [Read] [0x20016240]
  6] T [Write] [0x1ff96e80] [0]
  7] T [Read] [0x2000a800]
  8] T [Read] [0x400015c0]
  9] T [Read] [0x20015e40]
  10] T [Read] [0x20015e80]
  11] T [Read] [0x20016080]
  12] T [Read] [0x200162c0]
  13] T [Read] [0x2000a880]
  14] T [Read] [0x40009dc0]
  15] T [Read] [0x20016300]
  16] T [Read] [0x20026dc0]
  17] T [Write] [0x1ff96e40] [0]
  18] T [Read] [0x20026e00]
  19] T [Read] [0x40008580]
  20] T [Read] [0x2001bd40]
  21] T [Read] [0x20016380]
  22] T [Read] [0x200163c0]
  23] T [Read] [0x40001640]
  24] T [Read] [0x20018400]
  25] T [Write] [0x1ff96e00] [0]
  26] T [Read] [0x20018440]
  27] T [Read] [0x20018480]
  28] T [Read] [0x20018500]
  29] T [Read] [0x2001bd80]
  30] T [Read] [0x40008400]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    5]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    6]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    7]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    8]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    9]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    10]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    11]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    12]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    13]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    14]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    16]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    17]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    18]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    20]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    21]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    22]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    23]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    24]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    25]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    26]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    27]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    28]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    29]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    30]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015780] r[0] b[6] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200157c0] r[0] b[7] row[4096] col[171] data[0]=NO DATA

 ------------------------- [218] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97040] r[0] b[1] row[4092] col[184]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015780] [0]
== Printing transaction queue
  0] T [Read] [0x2000a440]
  1] T [Read] [0x20010300]
  2] T [Read] [0x40009f80]
  3] T [Read] [0x20010340]
  4] T [Read] [0x20016200]
  5] T [Read] [0x20016240]
  6] T [Write] [0x1ff96e80] [0]
  7] T [Read] [0x2000a800]
  8] T [Read] [0x400015c0]
  9] T [Read] [0x20015e40]
  10] T [Read] [0x20015e80]
  11] T [Read] [0x20016080]
  12] T [Read] [0x200162c0]
  13] T [Read] [0x2000a880]
  14] T [Read] [0x40009dc0]
  15] T [Read] [0x20016300]
  16] T [Read] [0x20026dc0]
  17] T [Write] [0x1ff96e40] [0]
  18] T [Read] [0x20026e00]
  19] T [Read] [0x40008580]
  20] T [Read] [0x2001bd40]
  21] T [Read] [0x20016380]
  22] T [Read] [0x200163c0]
  23] T [Read] [0x40001640]
  24] T [Read] [0x20018400]
  25] T [Write] [0x1ff96e00] [0]
  26] T [Read] [0x20018440]
  27] T [Read] [0x20018480]
  28] T [Read] [0x20018500]
  29] T [Read] [0x2001bd80]
  30] T [Read] [0x40008400]
  31] T [Read] [0x20020740]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    5]BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
    6]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    7]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    8]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    9]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    10]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    11]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    12]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    13]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    14]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    16]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    17]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    18]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    20]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    21]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    22]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    23]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    24]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    25]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    26]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    27]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    28]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    29]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    30]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [219] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
== New Transaction - Mapping Address [0x2000a440] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 82
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010300]
  1] T [Read] [0x40009f80]
  2] T [Read] [0x20010340]
  3] T [Read] [0x20016200]
  4] T [Read] [0x20016240]
  5] T [Write] [0x1ff96e80] [0]
  6] T [Read] [0x2000a800]
  7] T [Read] [0x400015c0]
  8] T [Read] [0x20015e40]
  9] T [Read] [0x20015e80]
  10] T [Read] [0x20016080]
  11] T [Read] [0x200162c0]
  12] T [Read] [0x2000a880]
  13] T [Read] [0x40009dc0]
  14] T [Read] [0x20016300]
  15] T [Read] [0x20026dc0]
  16] T [Write] [0x1ff96e40] [0]
  17] T [Read] [0x20026e00]
  18] T [Read] [0x40008580]
  19] T [Read] [0x2001bd40]
  20] T [Read] [0x20016380]
  21] T [Read] [0x200163c0]
  22] T [Read] [0x40001640]
  23] T [Read] [0x20018400]
  24] T [Write] [0x1ff96e00] [0]
  25] T [Read] [0x20018440]
  26] T [Read] [0x20018480]
  27] T [Read] [0x20018500]
  28] T [Read] [0x2001bd80]
  29] T [Read] [0x40008400]
  30] T [Read] [0x20020740]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    5]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    6]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    7]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    8]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    9]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    10]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    11]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    12]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    13]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    14]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    15]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    16]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    18]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    19]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    20]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    21]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    22]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    23]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    24]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    25]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    26]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    27]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    28]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    29]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    30]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200157c0] r[0] b[7] row[4096] col[171] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97240] r[0] b[1] row[4092] col[185] data[0]=NO DATA

 ------------------------- [220] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011a00] r[0] b[0] row[4096] col[141]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200157c0] [0]
== Printing transaction queue
  0] T [Read] [0x20010300]
  1] T [Read] [0x40009f80]
  2] T [Read] [0x20010340]
  3] T [Read] [0x20016200]
  4] T [Read] [0x20016240]
  5] T [Write] [0x1ff96e80] [0]
  6] T [Read] [0x2000a800]
  7] T [Read] [0x400015c0]
  8] T [Read] [0x20015e40]
  9] T [Read] [0x20015e80]
  10] T [Read] [0x20016080]
  11] T [Read] [0x200162c0]
  12] T [Read] [0x2000a880]
  13] T [Read] [0x40009dc0]
  14] T [Read] [0x20016300]
  15] T [Read] [0x20026dc0]
  16] T [Write] [0x1ff96e40] [0]
  17] T [Read] [0x20026e00]
  18] T [Read] [0x40008580]
  19] T [Read] [0x2001bd40]
  20] T [Read] [0x20016380]
  21] T [Read] [0x200163c0]
  22] T [Read] [0x40001640]
  23] T [Read] [0x20018400]
  24] T [Write] [0x1ff96e00] [0]
  25] T [Read] [0x20018440]
  26] T [Read] [0x20018480]
  27] T [Read] [0x20018500]
  28] T [Read] [0x2001bd80]
  29] T [Read] [0x40008400]
  30] T [Read] [0x20020740]
  31] T [Read] [0x20020780]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    5]BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
    6]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    7]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    8]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    9]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    10]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    11]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    12]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    13]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    14]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    15]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    16]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    18]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    19]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    20]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    21]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    22]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    23]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    24]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    25]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    26]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    27]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    28]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    29]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    30]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [221] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
== New Transaction - Mapping Address [0x20010300] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009f80]
  1] T [Read] [0x20010340]
  2] T [Read] [0x20016200]
  3] T [Read] [0x20016240]
  4] T [Write] [0x1ff96e80] [0]
  5] T [Read] [0x2000a800]
  6] T [Read] [0x400015c0]
  7] T [Read] [0x20015e40]
  8] T [Read] [0x20015e80]
  9] T [Read] [0x20016080]
  10] T [Read] [0x200162c0]
  11] T [Read] [0x2000a880]
  12] T [Read] [0x40009dc0]
  13] T [Read] [0x20016300]
  14] T [Read] [0x20026dc0]
  15] T [Write] [0x1ff96e40] [0]
  16] T [Read] [0x20026e00]
  17] T [Read] [0x40008580]
  18] T [Read] [0x2001bd40]
  19] T [Read] [0x20016380]
  20] T [Read] [0x200163c0]
  21] T [Read] [0x40001640]
  22] T [Read] [0x20018400]
  23] T [Write] [0x1ff96e00] [0]
  24] T [Read] [0x20018440]
  25] T [Read] [0x20018480]
  26] T [Read] [0x20018500]
  27] T [Read] [0x2001bd80]
  28] T [Read] [0x40008400]
  29] T [Read] [0x20020740]
  30] T [Read] [0x20020780]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    5]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    6]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    7]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    8]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    9]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    10]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    11]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    12]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    13]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    14]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    16]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    17]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    18]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    19]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    20]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    21]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    22]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    23]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    24]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    25]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    26]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    27]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    28]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    29]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    30]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97240] r[0] b[1] row[4092] col[185] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97040] r[0] b[1] row[4092] col[184] data[0]=NO DATA

 ------------------------- [222] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011b00] r[0] b[4] row[4096] col[141]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97240] [0]
== Printing transaction queue
  0] T [Read] [0x40009f80]
  1] T [Read] [0x20010340]
  2] T [Read] [0x20016200]
  3] T [Read] [0x20016240]
  4] T [Write] [0x1ff96e80] [0]
  5] T [Read] [0x2000a800]
  6] T [Read] [0x400015c0]
  7] T [Read] [0x20015e40]
  8] T [Read] [0x20015e80]
  9] T [Read] [0x20016080]
  10] T [Read] [0x200162c0]
  11] T [Read] [0x2000a880]
  12] T [Read] [0x40009dc0]
  13] T [Read] [0x20016300]
  14] T [Read] [0x20026dc0]
  15] T [Write] [0x1ff96e40] [0]
  16] T [Read] [0x20026e00]
  17] T [Read] [0x40008580]
  18] T [Read] [0x2001bd40]
  19] T [Read] [0x20016380]
  20] T [Read] [0x200163c0]
  21] T [Read] [0x40001640]
  22] T [Read] [0x20018400]
  23] T [Write] [0x1ff96e00] [0]
  24] T [Read] [0x20018440]
  25] T [Read] [0x20018480]
  26] T [Read] [0x20018500]
  27] T [Read] [0x2001bd80]
  28] T [Read] [0x40008400]
  29] T [Read] [0x20020740]
  30] T [Read] [0x20020780]
  31] T [Read] [0x20018540]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    5]BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
    6]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    7]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    8]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    9]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    10]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    11]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    12]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    13]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    14]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    16]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    17]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    18]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    19]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    20]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    21]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    22]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    23]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    24]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    25]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    26]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    27]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    28]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    29]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    30]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [223] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
== New Transaction - Mapping Address [0x40009f80] (Read)
  Rank : 0
  Bank : 6
  Row  : 8192
  Col  : 79
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010340]
  1] T [Read] [0x20016200]
  2] T [Read] [0x20016240]
  3] T [Write] [0x1ff96e80] [0]
  4] T [Read] [0x2000a800]
  5] T [Read] [0x400015c0]
  6] T [Read] [0x20015e40]
  7] T [Read] [0x20015e80]
  8] T [Read] [0x20016080]
  9] T [Read] [0x200162c0]
  10] T [Read] [0x2000a880]
  11] T [Read] [0x40009dc0]
  12] T [Read] [0x20016300]
  13] T [Read] [0x20026dc0]
  14] T [Write] [0x1ff96e40] [0]
  15] T [Read] [0x20026e00]
  16] T [Read] [0x40008580]
  17] T [Read] [0x2001bd40]
  18] T [Read] [0x20016380]
  19] T [Read] [0x200163c0]
  20] T [Read] [0x40001640]
  21] T [Read] [0x20018400]
  22] T [Write] [0x1ff96e00] [0]
  23] T [Read] [0x20018440]
  24] T [Read] [0x20018480]
  25] T [Read] [0x20018500]
  26] T [Read] [0x2001bd80]
  27] T [Read] [0x40008400]
  28] T [Read] [0x20020740]
  29] T [Read] [0x20020780]
  30] T [Read] [0x20018540]
== Printing bank states (According to MC)
[4096] [4092] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    5]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    6]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    7]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    8]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    10]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    11]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    12]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    13]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    14]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    15]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    16]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    17]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    18]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    19]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    20]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    21]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    22]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    23]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    24]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    25]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    26]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    27]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    28]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    29]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    30]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97040] r[0] b[1] row[4092] col[184] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011a00] r[0] b[0] row[4096] col[141] data[0]=NO DATA

 ------------------------- [224] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011b40] r[0] b[5] row[4096] col[141]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97040] [0]
== Printing transaction queue
  0] T [Read] [0x20010340]
  1] T [Read] [0x20016200]
  2] T [Read] [0x20016240]
  3] T [Write] [0x1ff96e80] [0]
  4] T [Read] [0x2000a800]
  5] T [Read] [0x400015c0]
  6] T [Read] [0x20015e40]
  7] T [Read] [0x20015e80]
  8] T [Read] [0x20016080]
  9] T [Read] [0x200162c0]
  10] T [Read] [0x2000a880]
  11] T [Read] [0x40009dc0]
  12] T [Read] [0x20016300]
  13] T [Read] [0x20026dc0]
  14] T [Write] [0x1ff96e40] [0]
  15] T [Read] [0x20026e00]
  16] T [Read] [0x40008580]
  17] T [Read] [0x2001bd40]
  18] T [Read] [0x20016380]
  19] T [Read] [0x200163c0]
  20] T [Read] [0x40001640]
  21] T [Read] [0x20018400]
  22] T [Write] [0x1ff96e00] [0]
  23] T [Read] [0x20018440]
  24] T [Read] [0x20018480]
  25] T [Read] [0x20018500]
  26] T [Read] [0x2001bd80]
  27] T [Read] [0x40008400]
  28] T [Read] [0x20020740]
  29] T [Read] [0x20020780]
  30] T [Read] [0x20018540]
  31] T [Read] [0x40001600]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    5]BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
    6]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    7]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    8]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    10]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    11]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    12]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    13]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    14]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    15]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    16]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    17]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    18]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    19]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    20]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    21]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    22]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    23]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    24]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    25]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    26]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    27]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    28]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    29]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    30]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [225] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
== New Transaction - Mapping Address [0x20010340] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016200]
  1] T [Read] [0x20016240]
  2] T [Write] [0x1ff96e80] [0]
  3] T [Read] [0x2000a800]
  4] T [Read] [0x400015c0]
  5] T [Read] [0x20015e40]
  6] T [Read] [0x20015e80]
  7] T [Read] [0x20016080]
  8] T [Read] [0x200162c0]
  9] T [Read] [0x2000a880]
  10] T [Read] [0x40009dc0]
  11] T [Read] [0x20016300]
  12] T [Read] [0x20026dc0]
  13] T [Write] [0x1ff96e40] [0]
  14] T [Read] [0x20026e00]
  15] T [Read] [0x40008580]
  16] T [Read] [0x2001bd40]
  17] T [Read] [0x20016380]
  18] T [Read] [0x200163c0]
  19] T [Read] [0x40001640]
  20] T [Read] [0x20018400]
  21] T [Write] [0x1ff96e00] [0]
  22] T [Read] [0x20018440]
  23] T [Read] [0x20018480]
  24] T [Read] [0x20018500]
  25] T [Read] [0x2001bd80]
  26] T [Read] [0x40008400]
  27] T [Read] [0x20020740]
  28] T [Read] [0x20020780]
  29] T [Read] [0x20018540]
  30] T [Read] [0x40001600]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    5]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    6]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    8]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    9]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    10]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    11]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    12]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    13]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    14]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    15]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    16]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    17]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    18]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    19]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    20]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    21]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    22]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    23]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    24]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    25]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    26]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    27]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    28]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    29]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    30]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011a00] r[0] b[0] row[4096] col[141] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011b00] r[0] b[4] row[4096] col[141] data[0]=NO DATA

 ------------------------- [226] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20011b80] r[0] b[6] row[4096] col[141]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011a00] [0]
== Printing transaction queue
  0] T [Read] [0x20016200]
  1] T [Read] [0x20016240]
  2] T [Write] [0x1ff96e80] [0]
  3] T [Read] [0x2000a800]
  4] T [Read] [0x400015c0]
  5] T [Read] [0x20015e40]
  6] T [Read] [0x20015e80]
  7] T [Read] [0x20016080]
  8] T [Read] [0x200162c0]
  9] T [Read] [0x2000a880]
  10] T [Read] [0x40009dc0]
  11] T [Read] [0x20016300]
  12] T [Read] [0x20026dc0]
  13] T [Write] [0x1ff96e40] [0]
  14] T [Read] [0x20026e00]
  15] T [Read] [0x40008580]
  16] T [Read] [0x2001bd40]
  17] T [Read] [0x20016380]
  18] T [Read] [0x200163c0]
  19] T [Read] [0x40001640]
  20] T [Read] [0x20018400]
  21] T [Write] [0x1ff96e00] [0]
  22] T [Read] [0x20018440]
  23] T [Read] [0x20018480]
  24] T [Read] [0x20018500]
  25] T [Read] [0x2001bd80]
  26] T [Read] [0x40008400]
  27] T [Read] [0x20020740]
  28] T [Read] [0x20020780]
  29] T [Read] [0x20018540]
  30] T [Read] [0x40001600]
  31] T [Read] [0x40001680]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x20010180] r[0] b[6] row[4096] col[128]
    5]BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
    6]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    8]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    9]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    10]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    11]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    12]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    13]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    14]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    15]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    16]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    17]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    18]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    19]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    20]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    21]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    22]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    23]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    24]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    25]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    26]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    27]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    28]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    29]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    30]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [227] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
== New Transaction - Mapping Address [0x20016200] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016240]
  1] T [Write] [0x1ff96e80] [0]
  2] T [Read] [0x2000a800]
  3] T [Read] [0x400015c0]
  4] T [Read] [0x20015e40]
  5] T [Read] [0x20015e80]
  6] T [Read] [0x20016080]
  7] T [Read] [0x200162c0]
  8] T [Read] [0x2000a880]
  9] T [Read] [0x40009dc0]
  10] T [Read] [0x20016300]
  11] T [Read] [0x20026dc0]
  12] T [Write] [0x1ff96e40] [0]
  13] T [Read] [0x20026e00]
  14] T [Read] [0x40008580]
  15] T [Read] [0x2001bd40]
  16] T [Read] [0x20016380]
  17] T [Read] [0x200163c0]
  18] T [Read] [0x40001640]
  19] T [Read] [0x20018400]
  20] T [Write] [0x1ff96e00] [0]
  21] T [Read] [0x20018440]
  22] T [Read] [0x20018480]
  23] T [Read] [0x20018500]
  24] T [Read] [0x2001bd80]
  25] T [Read] [0x40008400]
  26] T [Read] [0x20020740]
  27] T [Read] [0x20020780]
  28] T [Read] [0x20018540]
  29] T [Read] [0x40001600]
  30] T [Read] [0x40001680]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    4]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    6]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    7]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    8]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    10]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    11]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    12]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    13]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    14]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    15]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    16]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    17]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    18]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    19]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    20]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    21]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    22]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    23]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    24]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    25]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    26]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    27]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    28]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    29]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    30]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011b00] r[0] b[4] row[4096] col[141] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011b40] r[0] b[5] row[4096] col[141] data[0]=NO DATA

 ------------------------- [228] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010180] r[0] b[6] row[4096] col[128]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
== New Transaction - Mapping Address [0x20016240] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011b00] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96e80] [0]
  1] T [Read] [0x2000a800]
  2] T [Read] [0x400015c0]
  3] T [Read] [0x20015e40]
  4] T [Read] [0x20015e80]
  5] T [Read] [0x20016080]
  6] T [Read] [0x200162c0]
  7] T [Read] [0x2000a880]
  8] T [Read] [0x40009dc0]
  9] T [Read] [0x20016300]
  10] T [Read] [0x20026dc0]
  11] T [Write] [0x1ff96e40] [0]
  12] T [Read] [0x20026e00]
  13] T [Read] [0x40008580]
  14] T [Read] [0x2001bd40]
  15] T [Read] [0x20016380]
  16] T [Read] [0x200163c0]
  17] T [Read] [0x40001640]
  18] T [Read] [0x20018400]
  19] T [Write] [0x1ff96e00] [0]
  20] T [Read] [0x20018440]
  21] T [Read] [0x20018480]
  22] T [Read] [0x20018500]
  23] T [Read] [0x2001bd80]
  24] T [Read] [0x40008400]
  25] T [Read] [0x20020740]
  26] T [Read] [0x20020780]
  27] T [Read] [0x20018540]
  28] T [Read] [0x40001600]
  29] T [Read] [0x40001680]
  30] T [Read] [0x40009c80]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    5]BP [ACT] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    6]BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
    7]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    8]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    9]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    10]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    11]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    12]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    13]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    14]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    15]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    16]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    17]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    18]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    19]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    20]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    21]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    22]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    23]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    24]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    25]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    26]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    27]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    28]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    29]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    30]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    31]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [229] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40009c40] r[0] b[1] row[8192] col[78]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
== New Transaction - Mapping Address [0x1ff96e80] (Write)
  Rank : 0
  Bank : 2
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a800]
  1] T [Read] [0x400015c0]
  2] T [Read] [0x20015e40]
  3] T [Read] [0x20015e80]
  4] T [Read] [0x20016080]
  5] T [Read] [0x200162c0]
  6] T [Read] [0x2000a880]
  7] T [Read] [0x40009dc0]
  8] T [Read] [0x20016300]
  9] T [Read] [0x20026dc0]
  10] T [Write] [0x1ff96e40] [0]
  11] T [Read] [0x20026e00]
  12] T [Read] [0x40008580]
  13] T [Read] [0x2001bd40]
  14] T [Read] [0x20016380]
  15] T [Read] [0x200163c0]
  16] T [Read] [0x40001640]
  17] T [Read] [0x20018400]
  18] T [Write] [0x1ff96e00] [0]
  19] T [Read] [0x20018440]
  20] T [Read] [0x20018480]
  21] T [Read] [0x20018500]
  22] T [Read] [0x2001bd80]
  23] T [Read] [0x40008400]
  24] T [Read] [0x20020740]
  25] T [Read] [0x20020780]
  26] T [Read] [0x20018540]
  27] T [Read] [0x40001600]
  28] T [Read] [0x40001680]
  29] T [Read] [0x40009c80]
  30] T [Read] [0x20018580]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    5]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    7]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    8]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    9]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    10]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    11]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    12]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    13]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    14]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    15]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    16]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    17]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    18]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    19]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    20]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    21]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    22]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    23]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    24]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    25]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    26]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    27]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    28]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    29]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    30]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    31]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011b40] r[0] b[5] row[4096] col[141] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20011b80] r[0] b[6] row[4096] col[141] data[0]=NO DATA

 ------------------------- [230] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200101c0] r[0] b[7] row[4096] col[128]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011b40] [0]
== Printing transaction queue
  0] T [Read] [0x2000a800]
  1] T [Read] [0x400015c0]
  2] T [Read] [0x20015e40]
  3] T [Read] [0x20015e80]
  4] T [Read] [0x20016080]
  5] T [Read] [0x200162c0]
  6] T [Read] [0x2000a880]
  7] T [Read] [0x40009dc0]
  8] T [Read] [0x20016300]
  9] T [Read] [0x20026dc0]
  10] T [Write] [0x1ff96e40] [0]
  11] T [Read] [0x20026e00]
  12] T [Read] [0x40008580]
  13] T [Read] [0x2001bd40]
  14] T [Read] [0x20016380]
  15] T [Read] [0x200163c0]
  16] T [Read] [0x40001640]
  17] T [Read] [0x20018400]
  18] T [Write] [0x1ff96e00] [0]
  19] T [Read] [0x20018440]
  20] T [Read] [0x20018480]
  21] T [Read] [0x20018500]
  22] T [Read] [0x2001bd80]
  23] T [Read] [0x40008400]
  24] T [Read] [0x20020740]
  25] T [Read] [0x20020780]
  26] T [Read] [0x20018540]
  27] T [Read] [0x40001600]
  28] T [Read] [0x40001680]
  29] T [Read] [0x40009c80]
  30] T [Read] [0x20018580]
  31] T [Read] [0x200185c0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [idle] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    5]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    7]BP [ACT] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    8]BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
    9]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    10]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    11]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    12]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    13]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    14]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    15]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    16]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    17]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    18]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    19]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    20]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    21]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    22]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    23]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    24]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    25]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    26]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    27]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    28]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    29]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    30]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    31]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [231] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
== New Transaction - Mapping Address [0x2000a800] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x400015c0]
  1] T [Read] [0x20015e40]
  2] T [Read] [0x20015e80]
  3] T [Read] [0x20016080]
  4] T [Read] [0x200162c0]
  5] T [Read] [0x2000a880]
  6] T [Read] [0x40009dc0]
  7] T [Read] [0x20016300]
  8] T [Read] [0x20026dc0]
  9] T [Write] [0x1ff96e40] [0]
  10] T [Read] [0x20026e00]
  11] T [Read] [0x40008580]
  12] T [Read] [0x2001bd40]
  13] T [Read] [0x20016380]
  14] T [Read] [0x200163c0]
  15] T [Read] [0x40001640]
  16] T [Read] [0x20018400]
  17] T [Write] [0x1ff96e00] [0]
  18] T [Read] [0x20018440]
  19] T [Read] [0x20018480]
  20] T [Read] [0x20018500]
  21] T [Read] [0x2001bd80]
  22] T [Read] [0x40008400]
  23] T [Read] [0x20020740]
  24] T [Read] [0x20020780]
  25] T [Read] [0x20018540]
  26] T [Read] [0x40001600]
  27] T [Read] [0x40001680]
  28] T [Read] [0x40009c80]
  29] T [Read] [0x20018580]
  30] T [Read] [0x200185c0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [idle] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    5]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    7]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    8]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    9]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    10]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    11]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    12]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    13]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    14]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    15]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    16]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    17]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    18]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    19]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    20]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    21]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    22]BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
    23]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    24]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    25]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    26]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    27]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    28]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    29]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    30]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    31]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20011b80] r[0] b[6] row[4096] col[141] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010180] r[0] b[6] row[4096] col[128] data[0]=NO DATA

 ------------------------- [232] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019fc0] r[0] b[7] row[4096] col[207]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20011b80] [0]
== Printing transaction queue
  0] T [Read] [0x400015c0]
  1] T [Read] [0x20015e40]
  2] T [Read] [0x20015e80]
  3] T [Read] [0x20016080]
  4] T [Read] [0x200162c0]
  5] T [Read] [0x2000a880]
  6] T [Read] [0x40009dc0]
  7] T [Read] [0x20016300]
  8] T [Read] [0x20026dc0]
  9] T [Write] [0x1ff96e40] [0]
  10] T [Read] [0x20026e00]
  11] T [Read] [0x40008580]
  12] T [Read] [0x2001bd40]
  13] T [Read] [0x20016380]
  14] T [Read] [0x200163c0]
  15] T [Read] [0x40001640]
  16] T [Read] [0x20018400]
  17] T [Write] [0x1ff96e00] [0]
  18] T [Read] [0x20018440]
  19] T [Read] [0x20018480]
  20] T [Read] [0x20018500]
  21] T [Read] [0x2001bd80]
  22] T [Read] [0x40008400]
  23] T [Read] [0x20020740]
  24] T [Read] [0x20020780]
  25] T [Read] [0x20018540]
  26] T [Read] [0x40001600]
  27] T [Read] [0x40001680]
  28] T [Read] [0x40009c80]
  29] T [Read] [0x20018580]
  30] T [Read] [0x200185c0]
  31] T [Read] [0x20018c80]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
    3]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    5]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    7]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    8]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    9]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    10]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    11]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    12]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    13]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    14]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    15]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    16]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    17]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    18]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    19]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    20]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    21]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    22]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    23]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    24]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    25]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    26]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    27]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    29]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    30]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [233] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20010340] r[0] b[5] row[4096] col[129]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
== New Transaction - Mapping Address [0x400015c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 8192
  Col  : 10
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015e40]
  1] T [Read] [0x20015e80]
  2] T [Read] [0x20016080]
  3] T [Read] [0x200162c0]
  4] T [Read] [0x2000a880]
  5] T [Read] [0x40009dc0]
  6] T [Read] [0x20016300]
  7] T [Read] [0x20026dc0]
  8] T [Write] [0x1ff96e40] [0]
  9] T [Read] [0x20026e00]
  10] T [Read] [0x40008580]
  11] T [Read] [0x2001bd40]
  12] T [Read] [0x20016380]
  13] T [Read] [0x200163c0]
  14] T [Read] [0x40001640]
  15] T [Read] [0x20018400]
  16] T [Write] [0x1ff96e00] [0]
  17] T [Read] [0x20018440]
  18] T [Read] [0x20018480]
  19] T [Read] [0x20018500]
  20] T [Read] [0x2001bd80]
  21] T [Read] [0x40008400]
  22] T [Read] [0x20020740]
  23] T [Read] [0x20020780]
  24] T [Read] [0x20018540]
  25] T [Read] [0x40001600]
  26] T [Read] [0x40001680]
  27] T [Read] [0x40009c80]
  28] T [Read] [0x20018580]
  29] T [Read] [0x200185c0]
  30] T [Read] [0x20018c80]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    7]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    8]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    9]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    10]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    11]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    12]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    13]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    14]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    15]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    16]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    17]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    18]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    19]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    20]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    21]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    22]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    23]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    24]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    25]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    26]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    28]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    29]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    30]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    31]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010180] r[0] b[6] row[4096] col[128] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200101c0] r[0] b[7] row[4096] col[128] data[0]=NO DATA

 ------------------------- [234] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009c40] r[0] b[1] row[8192] col[78]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010180] [0]
== Printing transaction queue
  0] T [Read] [0x20015e40]
  1] T [Read] [0x20015e80]
  2] T [Read] [0x20016080]
  3] T [Read] [0x200162c0]
  4] T [Read] [0x2000a880]
  5] T [Read] [0x40009dc0]
  6] T [Read] [0x20016300]
  7] T [Read] [0x20026dc0]
  8] T [Write] [0x1ff96e40] [0]
  9] T [Read] [0x20026e00]
  10] T [Read] [0x40008580]
  11] T [Read] [0x2001bd40]
  12] T [Read] [0x20016380]
  13] T [Read] [0x200163c0]
  14] T [Read] [0x40001640]
  15] T [Read] [0x20018400]
  16] T [Write] [0x1ff96e00] [0]
  17] T [Read] [0x20018440]
  18] T [Read] [0x20018480]
  19] T [Read] [0x20018500]
  20] T [Read] [0x2001bd80]
  21] T [Read] [0x40008400]
  22] T [Read] [0x20020740]
  23] T [Read] [0x20020780]
  24] T [Read] [0x20018540]
  25] T [Read] [0x40001600]
  26] T [Read] [0x40001680]
  27] T [Read] [0x40009c80]
  28] T [Read] [0x20018580]
  29] T [Read] [0x200185c0]
  30] T [Read] [0x20018c80]
  31] T [Read] [0x20018cc0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x20010200] r[0] b[0] row[4096] col[129]
    7]BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
    8]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    9]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    10]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    11]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    12]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    13]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    14]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    15]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    16]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    17]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    18]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    19]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    20]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    21]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    22]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    23]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    24]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    25]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    26]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    28]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    29]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    30]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    31]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [235] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
== New Transaction - Mapping Address [0x20015e40] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015e80]
  1] T [Read] [0x20016080]
  2] T [Read] [0x200162c0]
  3] T [Read] [0x2000a880]
  4] T [Read] [0x40009dc0]
  5] T [Read] [0x20016300]
  6] T [Read] [0x20026dc0]
  7] T [Write] [0x1ff96e40] [0]
  8] T [Read] [0x20026e00]
  9] T [Read] [0x40008580]
  10] T [Read] [0x2001bd40]
  11] T [Read] [0x20016380]
  12] T [Read] [0x200163c0]
  13] T [Read] [0x40001640]
  14] T [Read] [0x20018400]
  15] T [Write] [0x1ff96e00] [0]
  16] T [Read] [0x20018440]
  17] T [Read] [0x20018480]
  18] T [Read] [0x20018500]
  19] T [Read] [0x2001bd80]
  20] T [Read] [0x40008400]
  21] T [Read] [0x20020740]
  22] T [Read] [0x20020780]
  23] T [Read] [0x20018540]
  24] T [Read] [0x40001600]
  25] T [Read] [0x40001680]
  26] T [Read] [0x40009c80]
  27] T [Read] [0x20018580]
  28] T [Read] [0x200185c0]
  29] T [Read] [0x20018c80]
  30] T [Read] [0x20018cc0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    7]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    8]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    9]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    10]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    11]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    12]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    13]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    14]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    15]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    16]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    17]BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    18]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    19]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    20]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    21]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    22]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    23]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    24]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    26]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    27]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    28]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    29]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    30]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    31]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200101c0] r[0] b[7] row[4096] col[128] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019fc0] r[0] b[7] row[4096] col[207] data[0]=NO DATA

 ------------------------- [236] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010200] r[0] b[0] row[4096] col[129]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200101c0] [0]
== Printing transaction queue
  0] T [Read] [0x20015e80]
  1] T [Read] [0x20016080]
  2] T [Read] [0x200162c0]
  3] T [Read] [0x2000a880]
  4] T [Read] [0x40009dc0]
  5] T [Read] [0x20016300]
  6] T [Read] [0x20026dc0]
  7] T [Write] [0x1ff96e40] [0]
  8] T [Read] [0x20026e00]
  9] T [Read] [0x40008580]
  10] T [Read] [0x2001bd40]
  11] T [Read] [0x20016380]
  12] T [Read] [0x200163c0]
  13] T [Read] [0x40001640]
  14] T [Read] [0x20018400]
  15] T [Write] [0x1ff96e00] [0]
  16] T [Read] [0x20018440]
  17] T [Read] [0x20018480]
  18] T [Read] [0x20018500]
  19] T [Read] [0x2001bd80]
  20] T [Read] [0x40008400]
  21] T [Read] [0x20020740]
  22] T [Read] [0x20020780]
  23] T [Read] [0x20018540]
  24] T [Read] [0x40001600]
  25] T [Read] [0x40001680]
  26] T [Read] [0x40009c80]
  27] T [Read] [0x20018580]
  28] T [Read] [0x200185c0]
  29] T [Read] [0x20018c80]
  30] T [Read] [0x20018cc0]
  31] T [Read] [0x2000a900]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [8192] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
    7]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    8]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    9]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    10]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    11]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    12]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    13]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    14]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    15]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    16]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    17]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    18]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    19]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    20]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    21]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    22]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    23]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    25]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    26]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    27]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    28]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    29]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    30]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [237] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40009f80] r[0] b[6] row[8192] col[79]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
== New Transaction - Mapping Address [0x20015e80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016080]
  1] T [Read] [0x200162c0]
  2] T [Read] [0x2000a880]
  3] T [Read] [0x40009dc0]
  4] T [Read] [0x20016300]
  5] T [Read] [0x20026dc0]
  6] T [Write] [0x1ff96e40] [0]
  7] T [Read] [0x20026e00]
  8] T [Read] [0x40008580]
  9] T [Read] [0x2001bd40]
  10] T [Read] [0x20016380]
  11] T [Read] [0x200163c0]
  12] T [Read] [0x40001640]
  13] T [Read] [0x20018400]
  14] T [Write] [0x1ff96e00] [0]
  15] T [Read] [0x20018440]
  16] T [Read] [0x20018480]
  17] T [Read] [0x20018500]
  18] T [Read] [0x2001bd80]
  19] T [Read] [0x40008400]
  20] T [Read] [0x20020740]
  21] T [Read] [0x20020780]
  22] T [Read] [0x20018540]
  23] T [Read] [0x40001600]
  24] T [Read] [0x40001680]
  25] T [Read] [0x40009c80]
  26] T [Read] [0x20018580]
  27] T [Read] [0x200185c0]
  28] T [Read] [0x20018c80]
  29] T [Read] [0x20018cc0]
  30] T [Read] [0x2000a900]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [8192] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    7]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    8]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    9]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    10]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    11]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    12]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    13]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    14]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    15]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    16]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    17]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    18]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    19]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    20]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    21]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    22]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    24]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    25]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    26]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    27]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    28]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    29]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    30]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    31]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019fc0] r[0] b[7] row[4096] col[207] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009c40] r[0] b[1] row[8192] col[78] data[0]=NO DATA

 ------------------------- [238] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010280] r[0] b[2] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019fc0] [0]
== Printing transaction queue
  0] T [Read] [0x20016080]
  1] T [Read] [0x200162c0]
  2] T [Read] [0x2000a880]
  3] T [Read] [0x40009dc0]
  4] T [Read] [0x20016300]
  5] T [Read] [0x20026dc0]
  6] T [Write] [0x1ff96e40] [0]
  7] T [Read] [0x20026e00]
  8] T [Read] [0x40008580]
  9] T [Read] [0x2001bd40]
  10] T [Read] [0x20016380]
  11] T [Read] [0x200163c0]
  12] T [Read] [0x40001640]
  13] T [Read] [0x20018400]
  14] T [Write] [0x1ff96e00] [0]
  15] T [Read] [0x20018440]
  16] T [Read] [0x20018480]
  17] T [Read] [0x20018500]
  18] T [Read] [0x2001bd80]
  19] T [Read] [0x40008400]
  20] T [Read] [0x20020740]
  21] T [Read] [0x20020780]
  22] T [Read] [0x20018540]
  23] T [Read] [0x40001600]
  24] T [Read] [0x40001680]
  25] T [Read] [0x40009c80]
  26] T [Read] [0x20018580]
  27] T [Read] [0x200185c0]
  28] T [Read] [0x20018c80]
  29] T [Read] [0x20018cc0]
  30] T [Read] [0x2000a900]
  31] T [Read] [0x20018d00]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [8192] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    7]BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
    8]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    9]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    10]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    11]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    12]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    13]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    14]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    15]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    16]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    17]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    18]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    19]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    20]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    21]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    22]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    24]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    25]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    26]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    27]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    28]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    29]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    30]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    31]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [239] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
== New Transaction - Mapping Address [0x20016080] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 176
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200162c0]
  1] T [Read] [0x2000a880]
  2] T [Read] [0x40009dc0]
  3] T [Read] [0x20016300]
  4] T [Read] [0x20026dc0]
  5] T [Write] [0x1ff96e40] [0]
  6] T [Read] [0x20026e00]
  7] T [Read] [0x40008580]
  8] T [Read] [0x2001bd40]
  9] T [Read] [0x20016380]
  10] T [Read] [0x200163c0]
  11] T [Read] [0x40001640]
  12] T [Read] [0x20018400]
  13] T [Write] [0x1ff96e00] [0]
  14] T [Read] [0x20018440]
  15] T [Read] [0x20018480]
  16] T [Read] [0x20018500]
  17] T [Read] [0x2001bd80]
  18] T [Read] [0x40008400]
  19] T [Read] [0x20020740]
  20] T [Read] [0x20020780]
  21] T [Read] [0x20018540]
  22] T [Read] [0x40001600]
  23] T [Read] [0x40001680]
  24] T [Read] [0x40009c80]
  25] T [Read] [0x20018580]
  26] T [Read] [0x200185c0]
  27] T [Read] [0x20018c80]
  28] T [Read] [0x20018cc0]
  29] T [Read] [0x2000a900]
  30] T [Read] [0x20018d00]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [8192] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    13]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    14]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    15]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    16]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    17]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    18]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    19]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    20]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    22]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    23]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    24]BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    25]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    26]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    27]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    28]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    29]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    30]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    31]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009c40] r[0] b[1] row[8192] col[78] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010200] r[0] b[0] row[4096] col[129] data[0]=NO DATA

 ------------------------- [240] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a480] r[0] b[2] row[4096] col[82]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009c40] [0]
== Printing transaction queue
  0] T [Read] [0x200162c0]
  1] T [Read] [0x2000a880]
  2] T [Read] [0x40009dc0]
  3] T [Read] [0x20016300]
  4] T [Read] [0x20026dc0]
  5] T [Write] [0x1ff96e40] [0]
  6] T [Read] [0x20026e00]
  7] T [Read] [0x40008580]
  8] T [Read] [0x2001bd40]
  9] T [Read] [0x20016380]
  10] T [Read] [0x200163c0]
  11] T [Read] [0x40001640]
  12] T [Read] [0x20018400]
  13] T [Write] [0x1ff96e00] [0]
  14] T [Read] [0x20018440]
  15] T [Read] [0x20018480]
  16] T [Read] [0x20018500]
  17] T [Read] [0x2001bd80]
  18] T [Read] [0x40008400]
  19] T [Read] [0x20020740]
  20] T [Read] [0x20020780]
  21] T [Read] [0x20018540]
  22] T [Read] [0x40001600]
  23] T [Read] [0x40001680]
  24] T [Read] [0x40009c80]
  25] T [Read] [0x20018580]
  26] T [Read] [0x200185c0]
  27] T [Read] [0x20018c80]
  28] T [Read] [0x20018cc0]
  29] T [Read] [0x2000a900]
  30] T [Read] [0x20018d00]
  31] T [Read] [0x20018d40]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [ACT] pa[0x20010300] r[0] b[4] row[4096] col[129]
    13]BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
    14]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    15]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    16]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    17]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    18]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    19]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    20]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    22]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    23]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    24]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    25]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    26]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    27]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    28]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    29]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    30]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [241] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400015c0] r[0] b[7] row[8192] col[10]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
== New Transaction - Mapping Address [0x200162c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a880]
  1] T [Read] [0x40009dc0]
  2] T [Read] [0x20016300]
  3] T [Read] [0x20026dc0]
  4] T [Write] [0x1ff96e40] [0]
  5] T [Read] [0x20026e00]
  6] T [Read] [0x40008580]
  7] T [Read] [0x2001bd40]
  8] T [Read] [0x20016380]
  9] T [Read] [0x200163c0]
  10] T [Read] [0x40001640]
  11] T [Read] [0x20018400]
  12] T [Write] [0x1ff96e00] [0]
  13] T [Read] [0x20018440]
  14] T [Read] [0x20018480]
  15] T [Read] [0x20018500]
  16] T [Read] [0x2001bd80]
  17] T [Read] [0x40008400]
  18] T [Read] [0x20020740]
  19] T [Read] [0x20020780]
  20] T [Read] [0x20018540]
  21] T [Read] [0x40001600]
  22] T [Read] [0x40001680]
  23] T [Read] [0x40009c80]
  24] T [Read] [0x20018580]
  25] T [Read] [0x200185c0]
  26] T [Read] [0x20018c80]
  27] T [Read] [0x20018cc0]
  28] T [Read] [0x2000a900]
  29] T [Read] [0x20018d00]
  30] T [Read] [0x20018d40]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4092] [4096] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    13]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    14]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    15]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    16]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    17]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    18]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    20]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    21]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    22]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    23]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    24]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    25]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    26]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    27]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    28]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    29]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    30]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010200] r[0] b[0] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010280] r[0] b[2] row[4096] col[129] data[0]=NO DATA

 ------------------------- [242] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010300] r[0] b[4] row[4096] col[129]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010200] [0]
== Printing transaction queue
  0] T [Read] [0x2000a880]
  1] T [Read] [0x40009dc0]
  2] T [Read] [0x20016300]
  3] T [Read] [0x20026dc0]
  4] T [Write] [0x1ff96e40] [0]
  5] T [Read] [0x20026e00]
  6] T [Read] [0x40008580]
  7] T [Read] [0x2001bd40]
  8] T [Read] [0x20016380]
  9] T [Read] [0x200163c0]
  10] T [Read] [0x40001640]
  11] T [Read] [0x20018400]
  12] T [Write] [0x1ff96e00] [0]
  13] T [Read] [0x20018440]
  14] T [Read] [0x20018480]
  15] T [Read] [0x20018500]
  16] T [Read] [0x2001bd80]
  17] T [Read] [0x40008400]
  18] T [Read] [0x20020740]
  19] T [Read] [0x20020780]
  20] T [Read] [0x20018540]
  21] T [Read] [0x40001600]
  22] T [Read] [0x40001680]
  23] T [Read] [0x40009c80]
  24] T [Read] [0x20018580]
  25] T [Read] [0x200185c0]
  26] T [Read] [0x20018c80]
  27] T [Read] [0x20018cc0]
  28] T [Read] [0x2000a900]
  29] T [Read] [0x20018d00]
  30] T [Read] [0x20018d40]
  31] T [Write] [0x1ff96dc0] [0]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [4096] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
    13]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    14]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    15]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    16]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    17]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    18]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    20]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    21]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    22]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    23]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    24]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    25]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    26]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    27]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    28]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    29]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    30]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [243] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
== New Transaction - Mapping Address [0x2000a880] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009dc0]
  1] T [Read] [0x20016300]
  2] T [Read] [0x20026dc0]
  3] T [Write] [0x1ff96e40] [0]
  4] T [Read] [0x20026e00]
  5] T [Read] [0x40008580]
  6] T [Read] [0x2001bd40]
  7] T [Read] [0x20016380]
  8] T [Read] [0x200163c0]
  9] T [Read] [0x40001640]
  10] T [Read] [0x20018400]
  11] T [Write] [0x1ff96e00] [0]
  12] T [Read] [0x20018440]
  13] T [Read] [0x20018480]
  14] T [Read] [0x20018500]
  15] T [Read] [0x2001bd80]
  16] T [Read] [0x40008400]
  17] T [Read] [0x20020740]
  18] T [Read] [0x20020780]
  19] T [Read] [0x20018540]
  20] T [Read] [0x40001600]
  21] T [Read] [0x40001680]
  22] T [Read] [0x40009c80]
  23] T [Read] [0x20018580]
  24] T [Read] [0x200185c0]
  25] T [Read] [0x20018c80]
  26] T [Read] [0x20018cc0]
  27] T [Read] [0x2000a900]
  28] T [Read] [0x20018d00]
  29] T [Read] [0x20018d40]
  30] T [Write] [0x1ff96dc0] [0]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [4096] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    13]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    14]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    15]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    16]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    17]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    19]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    20]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    21]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    22]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    23]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    24]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    25]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    26]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    27]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    28]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    29]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    30]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    31]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010280] r[0] b[2] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a480] r[0] b[2] row[4096] col[82] data[0]=NO DATA

 ------------------------- [244] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009f80] r[0] b[6] row[8192] col[79]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010280] [0]
== Printing transaction queue
  0] T [Read] [0x40009dc0]
  1] T [Read] [0x20016300]
  2] T [Read] [0x20026dc0]
  3] T [Write] [0x1ff96e40] [0]
  4] T [Read] [0x20026e00]
  5] T [Read] [0x40008580]
  6] T [Read] [0x2001bd40]
  7] T [Read] [0x20016380]
  8] T [Read] [0x200163c0]
  9] T [Read] [0x40001640]
  10] T [Read] [0x20018400]
  11] T [Write] [0x1ff96e00] [0]
  12] T [Read] [0x20018440]
  13] T [Read] [0x20018480]
  14] T [Read] [0x20018500]
  15] T [Read] [0x2001bd80]
  16] T [Read] [0x40008400]
  17] T [Read] [0x20020740]
  18] T [Read] [0x20020780]
  19] T [Read] [0x20018540]
  20] T [Read] [0x40001600]
  21] T [Read] [0x40001680]
  22] T [Read] [0x40009c80]
  23] T [Read] [0x20018580]
  24] T [Read] [0x200185c0]
  25] T [Read] [0x20018c80]
  26] T [Read] [0x20018cc0]
  27] T [Read] [0x2000a900]
  28] T [Read] [0x20018d00]
  29] T [Read] [0x20018d40]
  30] T [Write] [0x1ff96dc0] [0]
  31] T [Read] [0x20026d00]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [pre] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
    13]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    14]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    15]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    16]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    17]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    19]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    20]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    21]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    22]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    23]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    24]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    25]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    26]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    27]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    28]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    29]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    30]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    31]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [245] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009dc0]
  1] T [Read] [0x20016300]
  2] T [Read] [0x20026dc0]
  3] T [Write] [0x1ff96e40] [0]
  4] T [Read] [0x20026e00]
  5] T [Read] [0x40008580]
  6] T [Read] [0x2001bd40]
  7] T [Read] [0x20016380]
  8] T [Read] [0x200163c0]
  9] T [Read] [0x40001640]
  10] T [Read] [0x20018400]
  11] T [Write] [0x1ff96e00] [0]
  12] T [Read] [0x20018440]
  13] T [Read] [0x20018480]
  14] T [Read] [0x20018500]
  15] T [Read] [0x2001bd80]
  16] T [Read] [0x40008400]
  17] T [Read] [0x20020740]
  18] T [Read] [0x20020780]
  19] T [Read] [0x20018540]
  20] T [Read] [0x40001600]
  21] T [Read] [0x40001680]
  22] T [Read] [0x40009c80]
  23] T [Read] [0x20018580]
  24] T [Read] [0x200185c0]
  25] T [Read] [0x20018c80]
  26] T [Read] [0x20018cc0]
  27] T [Read] [0x2000a900]
  28] T [Read] [0x20018d00]
  29] T [Read] [0x20018d40]
  30] T [Write] [0x1ff96dc0] [0]
  31] T [Read] [0x20026d00]
== Printing bank states (According to MC)
[4096] [pre] [4096] [4092] [pre] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    8]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    10]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    12]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    13]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    14]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    15]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    16]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    18]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    19]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    20]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    21]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    22]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    23]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    24]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    25]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    26]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    27]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    28]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    29]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    30]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a480] r[0] b[2] row[4096] col[82] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010300] r[0] b[4] row[4096] col[129] data[0]=NO DATA

 ------------------------- [246] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010340] r[0] b[5] row[4096] col[129]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
== New Transaction - Mapping Address [0x40009dc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 8192
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a480] [0]
== Printing transaction queue
  0] T [Read] [0x20016300]
  1] T [Read] [0x20026dc0]
  2] T [Write] [0x1ff96e40] [0]
  3] T [Read] [0x20026e00]
  4] T [Read] [0x40008580]
  5] T [Read] [0x2001bd40]
  6] T [Read] [0x20016380]
  7] T [Read] [0x200163c0]
  8] T [Read] [0x40001640]
  9] T [Read] [0x20018400]
  10] T [Write] [0x1ff96e00] [0]
  11] T [Read] [0x20018440]
  12] T [Read] [0x20018480]
  13] T [Read] [0x20018500]
  14] T [Read] [0x2001bd80]
  15] T [Read] [0x40008400]
  16] T [Read] [0x20020740]
  17] T [Read] [0x20020780]
  18] T [Read] [0x20018540]
  19] T [Read] [0x40001600]
  20] T [Read] [0x40001680]
  21] T [Read] [0x40009c80]
  22] T [Read] [0x20018580]
  23] T [Read] [0x200185c0]
  24] T [Read] [0x20018c80]
  25] T [Read] [0x20018cc0]
  26] T [Read] [0x2000a900]
  27] T [Read] [0x20018d00]
  28] T [Read] [0x20018d40]
  29] T [Write] [0x1ff96dc0] [0]
  30] T [Read] [0x20026d00]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [pre] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    8]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    10]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [ACT] pa[0x20016200] r[0] b[0] row[4096] col[177]
    12]BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
    13]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    14]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    15]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    16]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    17]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    18]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    19]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    20]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    21]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    22]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    23]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    24]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    25]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    26]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    27]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    28]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    29]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    30]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    31]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [247] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001a440] r[0] b[1] row[4096] col[210]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
== New Transaction - Mapping Address [0x20016300] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026dc0]
  1] T [Write] [0x1ff96e40] [0]
  2] T [Read] [0x20026e00]
  3] T [Read] [0x40008580]
  4] T [Read] [0x2001bd40]
  5] T [Read] [0x20016380]
  6] T [Read] [0x200163c0]
  7] T [Read] [0x40001640]
  8] T [Read] [0x20018400]
  9] T [Write] [0x1ff96e00] [0]
  10] T [Read] [0x20018440]
  11] T [Read] [0x20018480]
  12] T [Read] [0x20018500]
  13] T [Read] [0x2001bd80]
  14] T [Read] [0x40008400]
  15] T [Read] [0x20020740]
  16] T [Read] [0x20020780]
  17] T [Read] [0x20018540]
  18] T [Read] [0x40001600]
  19] T [Read] [0x40001680]
  20] T [Read] [0x40009c80]
  21] T [Read] [0x20018580]
  22] T [Read] [0x200185c0]
  23] T [Read] [0x20018c80]
  24] T [Read] [0x20018cc0]
  25] T [Read] [0x2000a900]
  26] T [Read] [0x20018d00]
  27] T [Read] [0x20018d40]
  28] T [Write] [0x1ff96dc0] [0]
  29] T [Read] [0x20026d00]
  30] T [Read] [0x20018d80]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [pre] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    8]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    10]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    12]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    13]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    15]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    16]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    17]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    18]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    19]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    20]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    21]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    22]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    23]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    24]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    25]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    26]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    27]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    28]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    29]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    30]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    31]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010300] r[0] b[4] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009f80] r[0] b[6] row[8192] col[79] data[0]=NO DATA

 ------------------------- [248] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016200] r[0] b[0] row[4096] col[177]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010300] [0]
== Printing transaction queue
  0] T [Read] [0x20026dc0]
  1] T [Write] [0x1ff96e40] [0]
  2] T [Read] [0x20026e00]
  3] T [Read] [0x40008580]
  4] T [Read] [0x2001bd40]
  5] T [Read] [0x20016380]
  6] T [Read] [0x200163c0]
  7] T [Read] [0x40001640]
  8] T [Read] [0x20018400]
  9] T [Write] [0x1ff96e00] [0]
  10] T [Read] [0x20018440]
  11] T [Read] [0x20018480]
  12] T [Read] [0x20018500]
  13] T [Read] [0x2001bd80]
  14] T [Read] [0x40008400]
  15] T [Read] [0x20020740]
  16] T [Read] [0x20020780]
  17] T [Read] [0x20018540]
  18] T [Read] [0x40001600]
  19] T [Read] [0x40001680]
  20] T [Read] [0x40009c80]
  21] T [Read] [0x20018580]
  22] T [Read] [0x200185c0]
  23] T [Read] [0x20018c80]
  24] T [Read] [0x20018cc0]
  25] T [Read] [0x2000a900]
  26] T [Read] [0x20018d00]
  27] T [Read] [0x20018d40]
  28] T [Write] [0x1ff96dc0] [0]
  29] T [Read] [0x20026d00]
  30] T [Read] [0x20018d80]
  31] T [Read] [0x20018e00]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [idle] [pre] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    2]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    4]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    6]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    7]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    8]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    9]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    10]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    11]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    12]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    13]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    15]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    16]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    17]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    18]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    19]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    20]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    21]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    22]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    23]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    24]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    25]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    26]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    27]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    28]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    29]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    30]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    31]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [249] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026dc0]
  1] T [Write] [0x1ff96e40] [0]
  2] T [Read] [0x20026e00]
  3] T [Read] [0x40008580]
  4] T [Read] [0x2001bd40]
  5] T [Read] [0x20016380]
  6] T [Read] [0x200163c0]
  7] T [Read] [0x40001640]
  8] T [Read] [0x20018400]
  9] T [Write] [0x1ff96e00] [0]
  10] T [Read] [0x20018440]
  11] T [Read] [0x20018480]
  12] T [Read] [0x20018500]
  13] T [Read] [0x2001bd80]
  14] T [Read] [0x40008400]
  15] T [Read] [0x20020740]
  16] T [Read] [0x20020780]
  17] T [Read] [0x20018540]
  18] T [Read] [0x40001600]
  19] T [Read] [0x40001680]
  20] T [Read] [0x40009c80]
  21] T [Read] [0x20018580]
  22] T [Read] [0x200185c0]
  23] T [Read] [0x20018c80]
  24] T [Read] [0x20018cc0]
  25] T [Read] [0x2000a900]
  26] T [Read] [0x20018d00]
  27] T [Read] [0x20018d40]
  28] T [Write] [0x1ff96dc0] [0]
  29] T [Read] [0x20026d00]
  30] T [Read] [0x20018d80]
  31] T [Read] [0x20018e00]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [pre] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
    6]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    7]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    8]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    9]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    10]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    11]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    12]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    13]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    14]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    15]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    16]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    17]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    18]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    19]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    20]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    21]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    22]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    23]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    24]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    25]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    26]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    27]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    28]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    29]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    30]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009f80] r[0] b[6] row[8192] col[79] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010340] r[0] b[5] row[4096] col[129] data[0]=NO DATA

 ------------------------- [250] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
== New Transaction - Mapping Address [0x20026dc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4097
  Col  : 54
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009f80] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96e40] [0]
  1] T [Read] [0x20026e00]
  2] T [Read] [0x40008580]
  3] T [Read] [0x2001bd40]
  4] T [Read] [0x20016380]
  5] T [Read] [0x200163c0]
  6] T [Read] [0x40001640]
  7] T [Read] [0x20018400]
  8] T [Write] [0x1ff96e00] [0]
  9] T [Read] [0x20018440]
  10] T [Read] [0x20018480]
  11] T [Read] [0x20018500]
  12] T [Read] [0x2001bd80]
  13] T [Read] [0x40008400]
  14] T [Read] [0x20020740]
  15] T [Read] [0x20020780]
  16] T [Read] [0x20018540]
  17] T [Read] [0x40001600]
  18] T [Read] [0x40001680]
  19] T [Read] [0x40009c80]
  20] T [Read] [0x20018580]
  21] T [Read] [0x200185c0]
  22] T [Read] [0x20018c80]
  23] T [Read] [0x20018cc0]
  24] T [Read] [0x2000a900]
  25] T [Read] [0x20018d00]
  26] T [Read] [0x20018d40]
  27] T [Write] [0x1ff96dc0] [0]
  28] T [Read] [0x20026d00]
  29] T [Read] [0x20018d80]
  30] T [Read] [0x20018e00]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [pre] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    7]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    8]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    9]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    10]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    11]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    12]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    13]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    14]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    15]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    16]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    17]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    18]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    19]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    20]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    21]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    22]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    23]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    24]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    25]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    26]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    27]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    28]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    29]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    30]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    31]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [251] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001a440] r[0] b[1] row[4096] col[210]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96e40] [0]
  1] T [Read] [0x20026e00]
  2] T [Read] [0x40008580]
  3] T [Read] [0x2001bd40]
  4] T [Read] [0x20016380]
  5] T [Read] [0x200163c0]
  6] T [Read] [0x40001640]
  7] T [Read] [0x20018400]
  8] T [Write] [0x1ff96e00] [0]
  9] T [Read] [0x20018440]
  10] T [Read] [0x20018480]
  11] T [Read] [0x20018500]
  12] T [Read] [0x2001bd80]
  13] T [Read] [0x40008400]
  14] T [Read] [0x20020740]
  15] T [Read] [0x20020780]
  16] T [Read] [0x20018540]
  17] T [Read] [0x40001600]
  18] T [Read] [0x40001680]
  19] T [Read] [0x40009c80]
  20] T [Read] [0x20018580]
  21] T [Read] [0x200185c0]
  22] T [Read] [0x20018c80]
  23] T [Read] [0x20018cc0]
  24] T [Read] [0x2000a900]
  25] T [Read] [0x20018d00]
  26] T [Read] [0x20018d40]
  27] T [Write] [0x1ff96dc0] [0]
  28] T [Read] [0x20026d00]
  29] T [Read] [0x20018d80]
  30] T [Read] [0x20018e00]
  31] T [Read] [0x20018e40]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [pre] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    7]BP [ACT] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    8]BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
    9]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    10]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    11]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    12]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    13]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    14]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    15]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    16]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    17]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    18]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    19]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    20]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    21]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    22]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    23]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    24]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    25]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    26]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    27]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    28]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    29]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    30]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    31]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010340] r[0] b[5] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016200] r[0] b[0] row[4096] col[177] data[0]=NO DATA

 ------------------------- [252] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
== New Transaction - Mapping Address [0x1ff96e40] (Write)
  Rank : 0
  Bank : 1
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010340] [0]
== Printing transaction queue
  0] T [Read] [0x20026e00]
  1] T [Read] [0x40008580]
  2] T [Read] [0x2001bd40]
  3] T [Read] [0x20016380]
  4] T [Read] [0x200163c0]
  5] T [Read] [0x40001640]
  6] T [Read] [0x20018400]
  7] T [Write] [0x1ff96e00] [0]
  8] T [Read] [0x20018440]
  9] T [Read] [0x20018480]
  10] T [Read] [0x20018500]
  11] T [Read] [0x2001bd80]
  12] T [Read] [0x40008400]
  13] T [Read] [0x20020740]
  14] T [Read] [0x20020780]
  15] T [Read] [0x20018540]
  16] T [Read] [0x40001600]
  17] T [Read] [0x40001680]
  18] T [Read] [0x40009c80]
  19] T [Read] [0x20018580]
  20] T [Read] [0x200185c0]
  21] T [Read] [0x20018c80]
  22] T [Read] [0x20018cc0]
  23] T [Read] [0x2000a900]
  24] T [Read] [0x20018d00]
  25] T [Read] [0x20018d40]
  26] T [Write] [0x1ff96dc0] [0]
  27] T [Read] [0x20026d00]
  28] T [Read] [0x20018d80]
  29] T [Read] [0x20018e00]
  30] T [Read] [0x20018e40]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    7]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    8]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    9]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    10]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    11]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    12]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    13]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    14]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    15]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    16]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    17]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    18]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    19]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    20]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    21]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    22]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    23]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    24]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    25]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    26]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    27]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    28]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    29]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    30]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    31]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [253] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a440] r[0] b[1] row[4096] col[82]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026e00]
  1] T [Read] [0x40008580]
  2] T [Read] [0x2001bd40]
  3] T [Read] [0x20016380]
  4] T [Read] [0x200163c0]
  5] T [Read] [0x40001640]
  6] T [Read] [0x20018400]
  7] T [Write] [0x1ff96e00] [0]
  8] T [Read] [0x20018440]
  9] T [Read] [0x20018480]
  10] T [Read] [0x20018500]
  11] T [Read] [0x2001bd80]
  12] T [Read] [0x40008400]
  13] T [Read] [0x20020740]
  14] T [Read] [0x20020780]
  15] T [Read] [0x20018540]
  16] T [Read] [0x40001600]
  17] T [Read] [0x40001680]
  18] T [Read] [0x40009c80]
  19] T [Read] [0x20018580]
  20] T [Read] [0x200185c0]
  21] T [Read] [0x20018c80]
  22] T [Read] [0x20018cc0]
  23] T [Read] [0x2000a900]
  24] T [Read] [0x20018d00]
  25] T [Read] [0x20018d40]
  26] T [Write] [0x1ff96dc0] [0]
  27] T [Read] [0x20026d00]
  28] T [Read] [0x20018d80]
  29] T [Read] [0x20018e00]
  30] T [Read] [0x20018e40]
  31] T [Read] [0x20018e80]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
    1]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    3]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    5]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    7]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    8]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    9]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    10]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    11]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    12]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    13]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    14]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    15]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    16]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    17]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    18]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    19]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    20]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    21]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    22]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    23]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    24]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    25]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    26]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    27]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    28]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    29]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    30]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    31]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016200] r[0] b[0] row[4096] col[177] data[0]=NO DATA
 ------------------------- [254] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016200] [0]
== Printing transaction queue
  0] T [Read] [0x20026e00]
  1] T [Read] [0x40008580]
  2] T [Read] [0x2001bd40]
  3] T [Read] [0x20016380]
  4] T [Read] [0x200163c0]
  5] T [Read] [0x40001640]
  6] T [Read] [0x20018400]
  7] T [Write] [0x1ff96e00] [0]
  8] T [Read] [0x20018440]
  9] T [Read] [0x20018480]
  10] T [Read] [0x20018500]
  11] T [Read] [0x2001bd80]
  12] T [Read] [0x40008400]
  13] T [Read] [0x20020740]
  14] T [Read] [0x20020780]
  15] T [Read] [0x20018540]
  16] T [Read] [0x40001600]
  17] T [Read] [0x40001680]
  18] T [Read] [0x40009c80]
  19] T [Read] [0x20018580]
  20] T [Read] [0x200185c0]
  21] T [Read] [0x20018c80]
  22] T [Read] [0x20018cc0]
  23] T [Read] [0x2000a900]
  24] T [Read] [0x20018d00]
  25] T [Read] [0x20018d40]
  26] T [Write] [0x1ff96dc0] [0]
  27] T [Read] [0x20026d00]
  28] T [Read] [0x20018d80]
  29] T [Read] [0x20018e00]
  30] T [Read] [0x20018e40]
  31] T [Read] [0x20018e80]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [pre] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    7]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    8]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    10]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    11]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    12]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    13]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    14]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    15]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    16]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    17]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    18]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    19]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    20]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    21]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    22]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    23]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    24]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    25]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    26]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    27]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    28]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    29]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001a440] r[0] b[1] row[4096] col[210] data[0]=NO DATA

 ------------------------- [255] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x1ff97300] r[0] b[4] row[4092] col[185]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026e00]
  1] T [Read] [0x40008580]
  2] T [Read] [0x2001bd40]
  3] T [Read] [0x20016380]
  4] T [Read] [0x200163c0]
  5] T [Read] [0x40001640]
  6] T [Read] [0x20018400]
  7] T [Write] [0x1ff96e00] [0]
  8] T [Read] [0x20018440]
  9] T [Read] [0x20018480]
  10] T [Read] [0x20018500]
  11] T [Read] [0x2001bd80]
  12] T [Read] [0x40008400]
  13] T [Read] [0x20020740]
  14] T [Read] [0x20020780]
  15] T [Read] [0x20018540]
  16] T [Read] [0x40001600]
  17] T [Read] [0x40001680]
  18] T [Read] [0x40009c80]
  19] T [Read] [0x20018580]
  20] T [Read] [0x200185c0]
  21] T [Read] [0x20018c80]
  22] T [Read] [0x20018cc0]
  23] T [Read] [0x2000a900]
  24] T [Read] [0x20018d00]
  25] T [Read] [0x20018d40]
  26] T [Write] [0x1ff96dc0] [0]
  27] T [Read] [0x20026d00]
  28] T [Read] [0x20018d80]
  29] T [Read] [0x20018e00]
  30] T [Read] [0x20018e40]
  31] T [Read] [0x20018e80]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x20016240] r[0] b[1] row[4096] col[177]
    7]BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
    8]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    10]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    11]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    12]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    13]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    14]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    15]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    16]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    17]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    18]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    19]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    20]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    21]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    22]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    23]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    24]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    25]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    26]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    27]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    28]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    29]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [256] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
== New Transaction - Mapping Address [0x20026e00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4097
  Col  : 55
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40008580]
  1] T [Read] [0x2001bd40]
  2] T [Read] [0x20016380]
  3] T [Read] [0x200163c0]
  4] T [Read] [0x40001640]
  5] T [Read] [0x20018400]
  6] T [Write] [0x1ff96e00] [0]
  7] T [Read] [0x20018440]
  8] T [Read] [0x20018480]
  9] T [Read] [0x20018500]
  10] T [Read] [0x2001bd80]
  11] T [Read] [0x40008400]
  12] T [Read] [0x20020740]
  13] T [Read] [0x20020780]
  14] T [Read] [0x20018540]
  15] T [Read] [0x40001600]
  16] T [Read] [0x40001680]
  17] T [Read] [0x40009c80]
  18] T [Read] [0x20018580]
  19] T [Read] [0x200185c0]
  20] T [Read] [0x20018c80]
  21] T [Read] [0x20018cc0]
  22] T [Read] [0x2000a900]
  23] T [Read] [0x20018d00]
  24] T [Read] [0x20018d40]
  25] T [Write] [0x1ff96dc0] [0]
  26] T [Read] [0x20026d00]
  27] T [Read] [0x20018d80]
  28] T [Read] [0x20018e00]
  29] T [Read] [0x20018e40]
  30] T [Read] [0x20018e80]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    9]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    10]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    11]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    12]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    13]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    14]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    15]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    16]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    17]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    18]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    19]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    20]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    21]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    22]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    23]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    24]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    25]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    26]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    27]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    29]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    30]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001a440] r[0] b[1] row[4096] col[210] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a440] r[0] b[1] row[4096] col[82] data[0]=NO DATA

 ------------------------- [257] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016240] r[0] b[1] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001a440] [0]
== Printing transaction queue
  0] T [Read] [0x40008580]
  1] T [Read] [0x2001bd40]
  2] T [Read] [0x20016380]
  3] T [Read] [0x200163c0]
  4] T [Read] [0x40001640]
  5] T [Read] [0x20018400]
  6] T [Write] [0x1ff96e00] [0]
  7] T [Read] [0x20018440]
  8] T [Read] [0x20018480]
  9] T [Read] [0x20018500]
  10] T [Read] [0x2001bd80]
  11] T [Read] [0x40008400]
  12] T [Read] [0x20020740]
  13] T [Read] [0x20020780]
  14] T [Read] [0x20018540]
  15] T [Read] [0x40001600]
  16] T [Read] [0x40001680]
  17] T [Read] [0x40009c80]
  18] T [Read] [0x20018580]
  19] T [Read] [0x200185c0]
  20] T [Read] [0x20018c80]
  21] T [Read] [0x20018cc0]
  22] T [Read] [0x2000a900]
  23] T [Read] [0x20018d00]
  24] T [Read] [0x20018d40]
  25] T [Write] [0x1ff96dc0] [0]
  26] T [Read] [0x20026d00]
  27] T [Read] [0x20018d80]
  28] T [Read] [0x20018e00]
  29] T [Read] [0x20018e40]
  30] T [Read] [0x20018e80]
  31] T [Write] [0x1ff96d80] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    9]BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
    10]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    11]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    12]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    13]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    14]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    15]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    16]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    17]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    18]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    19]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    20]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    21]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    22]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    23]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    24]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    25]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    26]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    27]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    29]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    30]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [258] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
== New Transaction - Mapping Address [0x40008580] (Read)
  Rank : 0
  Bank : 6
  Row  : 8192
  Col  : 66
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001bd40]
  1] T [Read] [0x20016380]
  2] T [Read] [0x200163c0]
  3] T [Read] [0x40001640]
  4] T [Read] [0x20018400]
  5] T [Write] [0x1ff96e00] [0]
  6] T [Read] [0x20018440]
  7] T [Read] [0x20018480]
  8] T [Read] [0x20018500]
  9] T [Read] [0x2001bd80]
  10] T [Read] [0x40008400]
  11] T [Read] [0x20020740]
  12] T [Read] [0x20020780]
  13] T [Read] [0x20018540]
  14] T [Read] [0x40001600]
  15] T [Read] [0x40001680]
  16] T [Read] [0x40009c80]
  17] T [Read] [0x20018580]
  18] T [Read] [0x200185c0]
  19] T [Read] [0x20018c80]
  20] T [Read] [0x20018cc0]
  21] T [Read] [0x2000a900]
  22] T [Read] [0x20018d00]
  23] T [Read] [0x20018d40]
  24] T [Write] [0x1ff96dc0] [0]
  25] T [Read] [0x20026d00]
  26] T [Read] [0x20018d80]
  27] T [Read] [0x20018e00]
  28] T [Read] [0x20018e40]
  29] T [Read] [0x20018e80]
  30] T [Write] [0x1ff96d80] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    9]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    10]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    11]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    12]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    13]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    14]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    15]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    16]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    17]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    18]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    19]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    20]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    21]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    22]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    23]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    24]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    25]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    27]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    28]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    29]BP [ACT] pa[0x40008580] r[0] b[6] row[8192] col[66]
    30]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a440] r[0] b[1] row[4096] col[82] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x1ff97300] r[0] b[4] row[4092] col[185] data[0]=NO DATA

 ------------------------- [259] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a800] r[0] b[0] row[4096] col[84]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40008580] r[0] b[6] row[8192] col[66]
== New Transaction - Mapping Address [0x2001bd40] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 222
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a440] [0]
== Printing transaction queue
  0] T [Read] [0x20016380]
  1] T [Read] [0x200163c0]
  2] T [Read] [0x40001640]
  3] T [Read] [0x20018400]
  4] T [Write] [0x1ff96e00] [0]
  5] T [Read] [0x20018440]
  6] T [Read] [0x20018480]
  7] T [Read] [0x20018500]
  8] T [Read] [0x2001bd80]
  9] T [Read] [0x40008400]
  10] T [Read] [0x20020740]
  11] T [Read] [0x20020780]
  12] T [Read] [0x20018540]
  13] T [Read] [0x40001600]
  14] T [Read] [0x40001680]
  15] T [Read] [0x40009c80]
  16] T [Read] [0x20018580]
  17] T [Read] [0x200185c0]
  18] T [Read] [0x20018c80]
  19] T [Read] [0x20018cc0]
  20] T [Read] [0x2000a900]
  21] T [Read] [0x20018d00]
  22] T [Read] [0x20018d40]
  23] T [Write] [0x1ff96dc0] [0]
  24] T [Read] [0x20026d00]
  25] T [Read] [0x20018d80]
  26] T [Read] [0x20018e00]
  27] T [Read] [0x20018e40]
  28] T [Read] [0x20018e80]
  29] T [Write] [0x1ff96d80] [0]
  30] T [Read] [0x20018ec0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
    9]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    10]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    11]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    12]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    13]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    14]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    15]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    16]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    17]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    18]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    19]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    20]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    21]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    22]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    23]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    24]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    25]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    27]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    28]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    29]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    30]BP [ACT] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    31]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [260] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40008580] r[0] b[6] row[8192] col[66]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016380]
  1] T [Read] [0x200163c0]
  2] T [Read] [0x40001640]
  3] T [Read] [0x20018400]
  4] T [Write] [0x1ff96e00] [0]
  5] T [Read] [0x20018440]
  6] T [Read] [0x20018480]
  7] T [Read] [0x20018500]
  8] T [Read] [0x2001bd80]
  9] T [Read] [0x40008400]
  10] T [Read] [0x20020740]
  11] T [Read] [0x20020780]
  12] T [Read] [0x20018540]
  13] T [Read] [0x40001600]
  14] T [Read] [0x40001680]
  15] T [Read] [0x40009c80]
  16] T [Read] [0x20018580]
  17] T [Read] [0x200185c0]
  18] T [Read] [0x20018c80]
  19] T [Read] [0x20018cc0]
  20] T [Read] [0x2000a900]
  21] T [Read] [0x20018d00]
  22] T [Read] [0x20018d40]
  23] T [Write] [0x1ff96dc0] [0]
  24] T [Read] [0x20026d00]
  25] T [Read] [0x20018d80]
  26] T [Read] [0x20018e00]
  27] T [Read] [0x20018e40]
  28] T [Read] [0x20018e80]
  29] T [Write] [0x1ff96d80] [0]
  30] T [Read] [0x20018ec0]
  31] T [Read] [0x200202c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4092] [4092] [idle] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    9]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    10]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    11]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    12]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    13]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    14]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    15]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    16]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    17]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    18]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    19]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    20]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    21]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    22]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    23]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    24]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    26]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    27]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    28]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    29]BP [ACT] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    30]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x1ff97300] r[0] b[4] row[4092] col[185] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016240] r[0] b[1] row[4096] col[177] data[0]=NO DATA

 ------------------------- [261] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x400015c0] r[0] b[7] row[8192] col[10]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x1ff97300] [0]
== Printing transaction queue
  0] T [Read] [0x20016380]
  1] T [Read] [0x200163c0]
  2] T [Read] [0x40001640]
  3] T [Read] [0x20018400]
  4] T [Write] [0x1ff96e00] [0]
  5] T [Read] [0x20018440]
  6] T [Read] [0x20018480]
  7] T [Read] [0x20018500]
  8] T [Read] [0x2001bd80]
  9] T [Read] [0x40008400]
  10] T [Read] [0x20020740]
  11] T [Read] [0x20020780]
  12] T [Read] [0x20018540]
  13] T [Read] [0x40001600]
  14] T [Read] [0x40001680]
  15] T [Read] [0x40009c80]
  16] T [Read] [0x20018580]
  17] T [Read] [0x200185c0]
  18] T [Read] [0x20018c80]
  19] T [Read] [0x20018cc0]
  20] T [Read] [0x2000a900]
  21] T [Read] [0x20018d00]
  22] T [Read] [0x20018d40]
  23] T [Write] [0x1ff96dc0] [0]
  24] T [Read] [0x20026d00]
  25] T [Read] [0x20018d80]
  26] T [Read] [0x20018e00]
  27] T [Read] [0x20018e40]
  28] T [Read] [0x20018e80]
  29] T [Write] [0x1ff96d80] [0]
  30] T [Read] [0x20018ec0]
  31] T [Read] [0x200202c0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4092] [4092] [idle] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    9]BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
    10]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    11]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    12]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    13]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    14]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    15]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    16]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    17]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    18]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    19]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    20]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    21]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    22]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    23]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    24]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    26]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    27]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    28]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    29]BP [ACT] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    30]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [262] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
== New Transaction - Mapping Address [0x20016380] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200163c0]
  1] T [Read] [0x40001640]
  2] T [Read] [0x20018400]
  3] T [Write] [0x1ff96e00] [0]
  4] T [Read] [0x20018440]
  5] T [Read] [0x20018480]
  6] T [Read] [0x20018500]
  7] T [Read] [0x2001bd80]
  8] T [Read] [0x40008400]
  9] T [Read] [0x20020740]
  10] T [Read] [0x20020780]
  11] T [Read] [0x20018540]
  12] T [Read] [0x40001600]
  13] T [Read] [0x40001680]
  14] T [Read] [0x40009c80]
  15] T [Read] [0x20018580]
  16] T [Read] [0x200185c0]
  17] T [Read] [0x20018c80]
  18] T [Read] [0x20018cc0]
  19] T [Read] [0x2000a900]
  20] T [Read] [0x20018d00]
  21] T [Read] [0x20018d40]
  22] T [Write] [0x1ff96dc0] [0]
  23] T [Read] [0x20026d00]
  24] T [Read] [0x20018d80]
  25] T [Read] [0x20018e00]
  26] T [Read] [0x20018e40]
  27] T [Read] [0x20018e80]
  28] T [Write] [0x1ff96d80] [0]
  29] T [Read] [0x20018ec0]
  30] T [Read] [0x200202c0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4092] [4092] [idle] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    9]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    10]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    11]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    12]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    13]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    14]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    15]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    16]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    17]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    18]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    19]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    20]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    21]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    22]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    24]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    25]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    26]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    27]BP [ACT] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    28]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    29]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    30]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016240] r[0] b[1] row[4096] col[177] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a800] r[0] b[0] row[4096] col[84] data[0]=NO DATA

 ------------------------- [263] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015e40] r[0] b[1] row[4096] col[175]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
== New Transaction - Mapping Address [0x200163c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016240] [0]
== Printing transaction queue
  0] T [Read] [0x40001640]
  1] T [Read] [0x20018400]
  2] T [Write] [0x1ff96e00] [0]
  3] T [Read] [0x20018440]
  4] T [Read] [0x20018480]
  5] T [Read] [0x20018500]
  6] T [Read] [0x2001bd80]
  7] T [Read] [0x40008400]
  8] T [Read] [0x20020740]
  9] T [Read] [0x20020780]
  10] T [Read] [0x20018540]
  11] T [Read] [0x40001600]
  12] T [Read] [0x40001680]
  13] T [Read] [0x40009c80]
  14] T [Read] [0x20018580]
  15] T [Read] [0x200185c0]
  16] T [Read] [0x20018c80]
  17] T [Read] [0x20018cc0]
  18] T [Read] [0x2000a900]
  19] T [Read] [0x20018d00]
  20] T [Read] [0x20018d40]
  21] T [Write] [0x1ff96dc0] [0]
  22] T [Read] [0x20026d00]
  23] T [Read] [0x20018d80]
  24] T [Read] [0x20018e00]
  25] T [Read] [0x20018e40]
  26] T [Read] [0x20018e80]
  27] T [Write] [0x1ff96d80] [0]
  28] T [Read] [0x20018ec0]
  29] T [Read] [0x200202c0]
  30] T [Read] [0x2000b240]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    9]BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
    10]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    11]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    12]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    13]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    14]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    15]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    16]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    17]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    18]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    19]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    20]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    21]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    22]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    24]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    25]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    26]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    27]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    28]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    29]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    30]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    31]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [264] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
== New Transaction - Mapping Address [0x40001640] (Read)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 11
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018400]
  1] T [Write] [0x1ff96e00] [0]
  2] T [Read] [0x20018440]
  3] T [Read] [0x20018480]
  4] T [Read] [0x20018500]
  5] T [Read] [0x2001bd80]
  6] T [Read] [0x40008400]
  7] T [Read] [0x20020740]
  8] T [Read] [0x20020780]
  9] T [Read] [0x20018540]
  10] T [Read] [0x40001600]
  11] T [Read] [0x40001680]
  12] T [Read] [0x40009c80]
  13] T [Read] [0x20018580]
  14] T [Read] [0x200185c0]
  15] T [Read] [0x20018c80]
  16] T [Read] [0x20018cc0]
  17] T [Read] [0x2000a900]
  18] T [Read] [0x20018d00]
  19] T [Read] [0x20018d40]
  20] T [Write] [0x1ff96dc0] [0]
  21] T [Read] [0x20026d00]
  22] T [Read] [0x20018d80]
  23] T [Read] [0x20018e00]
  24] T [Read] [0x20018e40]
  25] T [Read] [0x20018e80]
  26] T [Write] [0x1ff96d80] [0]
  27] T [Read] [0x20018ec0]
  28] T [Read] [0x200202c0]
  29] T [Read] [0x2000b240]
  30] T [Read] [0x20020300]
== Printing bank states (According to MC)
[pre] [4096] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    9]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    10]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    11]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    12]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    13]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    14]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    15]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    16]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    17]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    18]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    19]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    20]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    22]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    23]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    24]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    25]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    26]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    27]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    28]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    29]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    30]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    31]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a800] r[0] b[0] row[4096] col[84] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x400015c0] r[0] b[7] row[8192] col[10] data[0]=NO DATA

 ------------------------- [265] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015e80] r[0] b[2] row[4096] col[175]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a800] [0]
== Printing transaction queue
  0] T [Read] [0x20018400]
  1] T [Write] [0x1ff96e00] [0]
  2] T [Read] [0x20018440]
  3] T [Read] [0x20018480]
  4] T [Read] [0x20018500]
  5] T [Read] [0x2001bd80]
  6] T [Read] [0x40008400]
  7] T [Read] [0x20020740]
  8] T [Read] [0x20020780]
  9] T [Read] [0x20018540]
  10] T [Read] [0x40001600]
  11] T [Read] [0x40001680]
  12] T [Read] [0x40009c80]
  13] T [Read] [0x20018580]
  14] T [Read] [0x200185c0]
  15] T [Read] [0x20018c80]
  16] T [Read] [0x20018cc0]
  17] T [Read] [0x2000a900]
  18] T [Read] [0x20018d00]
  19] T [Read] [0x20018d40]
  20] T [Write] [0x1ff96dc0] [0]
  21] T [Read] [0x20026d00]
  22] T [Read] [0x20018d80]
  23] T [Read] [0x20018e00]
  24] T [Read] [0x20018e40]
  25] T [Read] [0x20018e80]
  26] T [Write] [0x1ff96d80] [0]
  27] T [Read] [0x20018ec0]
  28] T [Read] [0x200202c0]
  29] T [Read] [0x2000b240]
  30] T [Read] [0x20020300]
  31] T [Read] [0x40002140]
== Printing bank states (According to MC)
[idle] [pre] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x20016080] r[0] b[2] row[4096] col[176]
    9]BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
    10]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    11]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    12]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    13]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    14]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    15]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    16]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    17]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    18]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    19]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    20]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    22]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    23]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    24]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    25]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    26]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    27]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    28]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    29]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    30]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    31]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [266] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
== New Transaction - Mapping Address [0x20018400] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96e00] [0]
  1] T [Read] [0x20018440]
  2] T [Read] [0x20018480]
  3] T [Read] [0x20018500]
  4] T [Read] [0x2001bd80]
  5] T [Read] [0x40008400]
  6] T [Read] [0x20020740]
  7] T [Read] [0x20020780]
  8] T [Read] [0x20018540]
  9] T [Read] [0x40001600]
  10] T [Read] [0x40001680]
  11] T [Read] [0x40009c80]
  12] T [Read] [0x20018580]
  13] T [Read] [0x200185c0]
  14] T [Read] [0x20018c80]
  15] T [Read] [0x20018cc0]
  16] T [Read] [0x2000a900]
  17] T [Read] [0x20018d00]
  18] T [Read] [0x20018d40]
  19] T [Write] [0x1ff96dc0] [0]
  20] T [Read] [0x20026d00]
  21] T [Read] [0x20018d80]
  22] T [Read] [0x20018e00]
  23] T [Read] [0x20018e40]
  24] T [Read] [0x20018e80]
  25] T [Write] [0x1ff96d80] [0]
  26] T [Read] [0x20018ec0]
  27] T [Read] [0x200202c0]
  28] T [Read] [0x2000b240]
  29] T [Read] [0x20020300]
  30] T [Read] [0x40002140]
== Printing bank states (According to MC)
[idle] [pre] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    11]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    12]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    13]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    14]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    15]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    16]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    17]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    18]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    20]BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    21]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    22]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    23]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    24]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    25]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    26]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    27]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    28]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    29]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    30]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    31]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x400015c0] r[0] b[7] row[8192] col[10] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015e40] r[0] b[1] row[4096] col[175] data[0]=NO DATA

 ------------------------- [267] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016080] r[0] b[2] row[4096] col[176]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x400015c0] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96e00] [0]
  1] T [Read] [0x20018440]
  2] T [Read] [0x20018480]
  3] T [Read] [0x20018500]
  4] T [Read] [0x2001bd80]
  5] T [Read] [0x40008400]
  6] T [Read] [0x20020740]
  7] T [Read] [0x20020780]
  8] T [Read] [0x20018540]
  9] T [Read] [0x40001600]
  10] T [Read] [0x40001680]
  11] T [Read] [0x40009c80]
  12] T [Read] [0x20018580]
  13] T [Read] [0x200185c0]
  14] T [Read] [0x20018c80]
  15] T [Read] [0x20018cc0]
  16] T [Read] [0x2000a900]
  17] T [Read] [0x20018d00]
  18] T [Read] [0x20018d40]
  19] T [Write] [0x1ff96dc0] [0]
  20] T [Read] [0x20026d00]
  21] T [Read] [0x20018d80]
  22] T [Read] [0x20018e00]
  23] T [Read] [0x20018e40]
  24] T [Read] [0x20018e80]
  25] T [Write] [0x1ff96d80] [0]
  26] T [Read] [0x20018ec0]
  27] T [Read] [0x200202c0]
  28] T [Read] [0x2000b240]
  29] T [Read] [0x20020300]
  30] T [Read] [0x40002140]
  31] T [Read] [0x20020340]
== Printing bank states (According to MC)
[4097] [pre] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    11]BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
    12]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    13]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    14]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    15]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    16]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    17]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    18]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    19]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    20]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    21]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    22]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    23]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    24]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    25]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    26]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    27]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    28]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    29]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    30]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [268] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20026e00] r[0] b[0] row[4097] col[55]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
== New Transaction - Mapping Address [0x1ff96e00] (Write)
  Rank : 0
  Bank : 0
  Row  : 4092
  Col  : 183
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018440]
  1] T [Read] [0x20018480]
  2] T [Read] [0x20018500]
  3] T [Read] [0x2001bd80]
  4] T [Read] [0x40008400]
  5] T [Read] [0x20020740]
  6] T [Read] [0x20020780]
  7] T [Read] [0x20018540]
  8] T [Read] [0x40001600]
  9] T [Read] [0x40001680]
  10] T [Read] [0x40009c80]
  11] T [Read] [0x20018580]
  12] T [Read] [0x200185c0]
  13] T [Read] [0x20018c80]
  14] T [Read] [0x20018cc0]
  15] T [Read] [0x2000a900]
  16] T [Read] [0x20018d00]
  17] T [Read] [0x20018d40]
  18] T [Write] [0x1ff96dc0] [0]
  19] T [Read] [0x20026d00]
  20] T [Read] [0x20018d80]
  21] T [Read] [0x20018e00]
  22] T [Read] [0x20018e40]
  23] T [Read] [0x20018e80]
  24] T [Write] [0x1ff96d80] [0]
  25] T [Read] [0x20018ec0]
  26] T [Read] [0x200202c0]
  27] T [Read] [0x2000b240]
  28] T [Read] [0x20020300]
  29] T [Read] [0x40002140]
  30] T [Read] [0x20020340]
== Printing bank states (According to MC)
[4097] [pre] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    11]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    12]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    13]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    14]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    15]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    16]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    18]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    19]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    20]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    21]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    22]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    23]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    24]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    25]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    26]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    27]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    28]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    29]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015e40] r[0] b[1] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015e80] r[0] b[2] row[4096] col[175] data[0]=NO DATA

 ------------------------- [269] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a880] r[0] b[2] row[4096] col[84]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015e40] [0]
== Printing transaction queue
  0] T [Read] [0x20018440]
  1] T [Read] [0x20018480]
  2] T [Read] [0x20018500]
  3] T [Read] [0x2001bd80]
  4] T [Read] [0x40008400]
  5] T [Read] [0x20020740]
  6] T [Read] [0x20020780]
  7] T [Read] [0x20018540]
  8] T [Read] [0x40001600]
  9] T [Read] [0x40001680]
  10] T [Read] [0x40009c80]
  11] T [Read] [0x20018580]
  12] T [Read] [0x200185c0]
  13] T [Read] [0x20018c80]
  14] T [Read] [0x20018cc0]
  15] T [Read] [0x2000a900]
  16] T [Read] [0x20018d00]
  17] T [Read] [0x20018d40]
  18] T [Write] [0x1ff96dc0] [0]
  19] T [Read] [0x20026d00]
  20] T [Read] [0x20018d80]
  21] T [Read] [0x20018e00]
  22] T [Read] [0x20018e40]
  23] T [Read] [0x20018e80]
  24] T [Write] [0x1ff96d80] [0]
  25] T [Read] [0x20018ec0]
  26] T [Read] [0x200202c0]
  27] T [Read] [0x2000b240]
  28] T [Read] [0x20020300]
  29] T [Read] [0x40002140]
  30] T [Read] [0x20020340]
  31] T [Read] [0x200343c0]
== Printing bank states (According to MC)
[4097] [idle] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    11]BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
    12]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    13]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    14]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    15]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    16]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    18]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    19]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    20]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    21]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    22]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    23]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    24]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    25]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    26]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    27]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    28]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    29]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    30]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [270] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
== New Transaction - Mapping Address [0x20018440] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018480]
  1] T [Read] [0x20018500]
  2] T [Read] [0x2001bd80]
  3] T [Read] [0x40008400]
  4] T [Read] [0x20020740]
  5] T [Read] [0x20020780]
  6] T [Read] [0x20018540]
  7] T [Read] [0x40001600]
  8] T [Read] [0x40001680]
  9] T [Read] [0x40009c80]
  10] T [Read] [0x20018580]
  11] T [Read] [0x200185c0]
  12] T [Read] [0x20018c80]
  13] T [Read] [0x20018cc0]
  14] T [Read] [0x2000a900]
  15] T [Read] [0x20018d00]
  16] T [Read] [0x20018d40]
  17] T [Write] [0x1ff96dc0] [0]
  18] T [Read] [0x20026d00]
  19] T [Read] [0x20018d80]
  20] T [Read] [0x20018e00]
  21] T [Read] [0x20018e40]
  22] T [Read] [0x20018e80]
  23] T [Write] [0x1ff96d80] [0]
  24] T [Read] [0x20018ec0]
  25] T [Read] [0x200202c0]
  26] T [Read] [0x2000b240]
  27] T [Read] [0x20020300]
  28] T [Read] [0x40002140]
  29] T [Read] [0x20020340]
  30] T [Read] [0x200343c0]
== Printing bank states (According to MC)
[4097] [idle] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    16]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    17]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    18]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    19]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    20]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    21]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    22]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    23]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    24]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    25]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    26]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    27]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    28]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    29]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    30]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015e80] r[0] b[2] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016080] r[0] b[2] row[4096] col[176] data[0]=NO DATA

 ------------------------- [271] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009dc0] r[0] b[7] row[8192] col[78]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
== New Transaction - Mapping Address [0x20018480] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015e80] [0]
== Printing transaction queue
  0] T [Read] [0x20018500]
  1] T [Read] [0x2001bd80]
  2] T [Read] [0x40008400]
  3] T [Read] [0x20020740]
  4] T [Read] [0x20020780]
  5] T [Read] [0x20018540]
  6] T [Read] [0x40001600]
  7] T [Read] [0x40001680]
  8] T [Read] [0x40009c80]
  9] T [Read] [0x20018580]
  10] T [Read] [0x200185c0]
  11] T [Read] [0x20018c80]
  12] T [Read] [0x20018cc0]
  13] T [Read] [0x2000a900]
  14] T [Read] [0x20018d00]
  15] T [Read] [0x20018d40]
  16] T [Write] [0x1ff96dc0] [0]
  17] T [Read] [0x20026d00]
  18] T [Read] [0x20018d80]
  19] T [Read] [0x20018e00]
  20] T [Read] [0x20018e40]
  21] T [Read] [0x20018e80]
  22] T [Write] [0x1ff96d80] [0]
  23] T [Read] [0x20018ec0]
  24] T [Read] [0x200202c0]
  25] T [Read] [0x2000b240]
  26] T [Read] [0x20020300]
  27] T [Read] [0x40002140]
  28] T [Read] [0x20020340]
  29] T [Read] [0x200343c0]
  30] T [Read] [0x20026e40]
== Printing bank states (According to MC)
[4097] [4092] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
    16]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    17]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    18]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    19]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    20]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    21]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    22]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    23]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    24]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    25]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    26]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    27]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    28]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    29]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    30]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    31]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [272] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018500]
  1] T [Read] [0x2001bd80]
  2] T [Read] [0x40008400]
  3] T [Read] [0x20020740]
  4] T [Read] [0x20020780]
  5] T [Read] [0x20018540]
  6] T [Read] [0x40001600]
  7] T [Read] [0x40001680]
  8] T [Read] [0x40009c80]
  9] T [Read] [0x20018580]
  10] T [Read] [0x200185c0]
  11] T [Read] [0x20018c80]
  12] T [Read] [0x20018cc0]
  13] T [Read] [0x2000a900]
  14] T [Read] [0x20018d00]
  15] T [Read] [0x20018d40]
  16] T [Write] [0x1ff96dc0] [0]
  17] T [Read] [0x20026d00]
  18] T [Read] [0x20018d80]
  19] T [Read] [0x20018e00]
  20] T [Read] [0x20018e40]
  21] T [Read] [0x20018e80]
  22] T [Write] [0x1ff96d80] [0]
  23] T [Read] [0x20018ec0]
  24] T [Read] [0x200202c0]
  25] T [Read] [0x2000b240]
  26] T [Read] [0x20020300]
  27] T [Read] [0x40002140]
  28] T [Read] [0x20020340]
  29] T [Read] [0x200343c0]
  30] T [Read] [0x20026e40]
  31] T [Read] [0x40008480]
== Printing bank states (According to MC)
[4097] [4092] [4096] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    16]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    17]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    18]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    19]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    20]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    21]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    22]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    23]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    24]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    25]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    27]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    28]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    29]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    30]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016080] r[0] b[2] row[4096] col[176] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a880] r[0] b[2] row[4096] col[84] data[0]=NO DATA

 ------------------------- [273] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20026e00] r[0] b[0] row[4097] col[55]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016080] [0]
== Printing transaction queue
  0] T [Read] [0x20018500]
  1] T [Read] [0x2001bd80]
  2] T [Read] [0x40008400]
  3] T [Read] [0x20020740]
  4] T [Read] [0x20020780]
  5] T [Read] [0x20018540]
  6] T [Read] [0x40001600]
  7] T [Read] [0x40001680]
  8] T [Read] [0x40009c80]
  9] T [Read] [0x20018580]
  10] T [Read] [0x200185c0]
  11] T [Read] [0x20018c80]
  12] T [Read] [0x20018cc0]
  13] T [Read] [0x2000a900]
  14] T [Read] [0x20018d00]
  15] T [Read] [0x20018d40]
  16] T [Write] [0x1ff96dc0] [0]
  17] T [Read] [0x20026d00]
  18] T [Read] [0x20018d80]
  19] T [Read] [0x20018e00]
  20] T [Read] [0x20018e40]
  21] T [Read] [0x20018e80]
  22] T [Write] [0x1ff96d80] [0]
  23] T [Read] [0x20018ec0]
  24] T [Read] [0x200202c0]
  25] T [Read] [0x2000b240]
  26] T [Read] [0x20020300]
  27] T [Read] [0x40002140]
  28] T [Read] [0x20020340]
  29] T [Read] [0x200343c0]
  30] T [Read] [0x20026e40]
  31] T [Read] [0x40008480]
== Printing bank states (According to MC)
[4097] [4092] [pre] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
    16]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    17]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    18]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    19]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    20]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    21]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    22]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    23]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    24]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    25]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    26]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    27]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    28]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    29]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    30]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [274] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
== New Transaction - Mapping Address [0x20018500] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001bd80]
  1] T [Read] [0x40008400]
  2] T [Read] [0x20020740]
  3] T [Read] [0x20020780]
  4] T [Read] [0x20018540]
  5] T [Read] [0x40001600]
  6] T [Read] [0x40001680]
  7] T [Read] [0x40009c80]
  8] T [Read] [0x20018580]
  9] T [Read] [0x200185c0]
  10] T [Read] [0x20018c80]
  11] T [Read] [0x20018cc0]
  12] T [Read] [0x2000a900]
  13] T [Read] [0x20018d00]
  14] T [Read] [0x20018d40]
  15] T [Write] [0x1ff96dc0] [0]
  16] T [Read] [0x20026d00]
  17] T [Read] [0x20018d80]
  18] T [Read] [0x20018e00]
  19] T [Read] [0x20018e40]
  20] T [Read] [0x20018e80]
  21] T [Write] [0x1ff96d80] [0]
  22] T [Read] [0x20018ec0]
  23] T [Read] [0x200202c0]
  24] T [Read] [0x2000b240]
  25] T [Read] [0x20020300]
  26] T [Read] [0x40002140]
  27] T [Read] [0x20020340]
  28] T [Read] [0x200343c0]
  29] T [Read] [0x20026e40]
  30] T [Read] [0x40008480]
== Printing bank states (According to MC)
[4097] [4092] [pre] [4092] [4092] [4096] [8192] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    16]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    17]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    18]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    19]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    20]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    21]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    22]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    23]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    24]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    26]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    27]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    28]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    29]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    30]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    31]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a880] r[0] b[2] row[4096] col[84] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009dc0] r[0] b[7] row[8192] col[78] data[0]=NO DATA

 ------------------------- [275] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40008580] r[0] b[6] row[8192] col[66]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a880] [0]
== Printing transaction queue
  0] T [Read] [0x2001bd80]
  1] T [Read] [0x40008400]
  2] T [Read] [0x20020740]
  3] T [Read] [0x20020780]
  4] T [Read] [0x20018540]
  5] T [Read] [0x40001600]
  6] T [Read] [0x40001680]
  7] T [Read] [0x40009c80]
  8] T [Read] [0x20018580]
  9] T [Read] [0x200185c0]
  10] T [Read] [0x20018c80]
  11] T [Read] [0x20018cc0]
  12] T [Read] [0x2000a900]
  13] T [Read] [0x20018d00]
  14] T [Read] [0x20018d40]
  15] T [Write] [0x1ff96dc0] [0]
  16] T [Read] [0x20026d00]
  17] T [Read] [0x20018d80]
  18] T [Read] [0x20018e00]
  19] T [Read] [0x20018e40]
  20] T [Read] [0x20018e80]
  21] T [Write] [0x1ff96d80] [0]
  22] T [Read] [0x20018ec0]
  23] T [Read] [0x200202c0]
  24] T [Read] [0x2000b240]
  25] T [Read] [0x20020300]
  26] T [Read] [0x40002140]
  27] T [Read] [0x20020340]
  28] T [Read] [0x200343c0]
  29] T [Read] [0x20026e40]
  30] T [Read] [0x40008480]
  31] T [Read] [0x20020380]
== Printing bank states (According to MC)
[4097] [4092] [pre] [4092] [4092] [4096] [8192] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
    16]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    17]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    18]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    19]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    20]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    21]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    22]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    23]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    24]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    25]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    26]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    27]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    28]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    29]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    30]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    31]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [276] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2001bd80]
  1] T [Read] [0x40008400]
  2] T [Read] [0x20020740]
  3] T [Read] [0x20020780]
  4] T [Read] [0x20018540]
  5] T [Read] [0x40001600]
  6] T [Read] [0x40001680]
  7] T [Read] [0x40009c80]
  8] T [Read] [0x20018580]
  9] T [Read] [0x200185c0]
  10] T [Read] [0x20018c80]
  11] T [Read] [0x20018cc0]
  12] T [Read] [0x2000a900]
  13] T [Read] [0x20018d00]
  14] T [Read] [0x20018d40]
  15] T [Write] [0x1ff96dc0] [0]
  16] T [Read] [0x20026d00]
  17] T [Read] [0x20018d80]
  18] T [Read] [0x20018e00]
  19] T [Read] [0x20018e40]
  20] T [Read] [0x20018e80]
  21] T [Write] [0x1ff96d80] [0]
  22] T [Read] [0x20018ec0]
  23] T [Read] [0x200202c0]
  24] T [Read] [0x2000b240]
  25] T [Read] [0x20020300]
  26] T [Read] [0x40002140]
  27] T [Read] [0x20020340]
  28] T [Read] [0x200343c0]
  29] T [Read] [0x20026e40]
  30] T [Read] [0x40008480]
  31] T [Read] [0x20020380]
== Printing bank states (According to MC)
[4097] [4092] [pre] [4092] [4092] [4096] [8192] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    8]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    10]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    12]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    14]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    15]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    16]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    17]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    18]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    19]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    20]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    21]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    22]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    23]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    24]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    25]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    26]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    27]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    28]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    29]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    30]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009dc0] r[0] b[7] row[8192] col[78] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20026e00] r[0] b[0] row[4097] col[55] data[0]=NO DATA

 ------------------------- [277] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001bd40] r[0] b[5] row[4096] col[222]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
== New Transaction - Mapping Address [0x2001bd80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 222
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009dc0] [0]
== Printing transaction queue
  0] T [Read] [0x40008400]
  1] T [Read] [0x20020740]
  2] T [Read] [0x20020780]
  3] T [Read] [0x20018540]
  4] T [Read] [0x40001600]
  5] T [Read] [0x40001680]
  6] T [Read] [0x40009c80]
  7] T [Read] [0x20018580]
  8] T [Read] [0x200185c0]
  9] T [Read] [0x20018c80]
  10] T [Read] [0x20018cc0]
  11] T [Read] [0x2000a900]
  12] T [Read] [0x20018d00]
  13] T [Read] [0x20018d40]
  14] T [Write] [0x1ff96dc0] [0]
  15] T [Read] [0x20026d00]
  16] T [Read] [0x20018d80]
  17] T [Read] [0x20018e00]
  18] T [Read] [0x20018e40]
  19] T [Read] [0x20018e80]
  20] T [Write] [0x1ff96d80] [0]
  21] T [Read] [0x20018ec0]
  22] T [Read] [0x200202c0]
  23] T [Read] [0x2000b240]
  24] T [Read] [0x20020300]
  25] T [Read] [0x40002140]
  26] T [Read] [0x20020340]
  27] T [Read] [0x200343c0]
  28] T [Read] [0x20026e40]
  29] T [Read] [0x40008480]
  30] T [Read] [0x20020380]
== Printing bank states (According to MC)
[4097] [4092] [4092] [4092] [4092] [4096] [8192] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    8]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    10]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    12]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    14]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    15]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    16]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    17]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    18]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    19]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    20]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    21]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    22]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    24]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    25]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    26]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    27]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    28]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    29]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    30]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    31]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [278] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40008400]
  1] T [Read] [0x20020740]
  2] T [Read] [0x20020780]
  3] T [Read] [0x20018540]
  4] T [Read] [0x40001600]
  5] T [Read] [0x40001680]
  6] T [Read] [0x40009c80]
  7] T [Read] [0x20018580]
  8] T [Read] [0x200185c0]
  9] T [Read] [0x20018c80]
  10] T [Read] [0x20018cc0]
  11] T [Read] [0x2000a900]
  12] T [Read] [0x20018d00]
  13] T [Read] [0x20018d40]
  14] T [Write] [0x1ff96dc0] [0]
  15] T [Read] [0x20026d00]
  16] T [Read] [0x20018d80]
  17] T [Read] [0x20018e00]
  18] T [Read] [0x20018e40]
  19] T [Read] [0x20018e80]
  20] T [Write] [0x1ff96d80] [0]
  21] T [Read] [0x20018ec0]
  22] T [Read] [0x200202c0]
  23] T [Read] [0x2000b240]
  24] T [Read] [0x20020300]
  25] T [Read] [0x40002140]
  26] T [Read] [0x20020340]
  27] T [Read] [0x200343c0]
  28] T [Read] [0x20026e40]
  29] T [Read] [0x40008480]
  30] T [Read] [0x20020380]
  31] T [Read] [0x20019000]
== Printing bank states (According to MC)
[4097] [4092] [4092] [4092] [4092] [4096] [pre] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    8]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    10]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    12]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    14]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    15]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    16]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    17]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    18]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    19]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    20]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    21]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    22]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    24]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    25]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    26]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    27]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    28]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    29]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    30]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    31]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20026e00] r[0] b[0] row[4097] col[55] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40008580] r[0] b[6] row[8192] col[66] data[0]=NO DATA

 ------------------------- [279] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20026e00] [0]
== Printing transaction queue
  0] T [Read] [0x40008400]
  1] T [Read] [0x20020740]
  2] T [Read] [0x20020780]
  3] T [Read] [0x20018540]
  4] T [Read] [0x40001600]
  5] T [Read] [0x40001680]
  6] T [Read] [0x40009c80]
  7] T [Read] [0x20018580]
  8] T [Read] [0x200185c0]
  9] T [Read] [0x20018c80]
  10] T [Read] [0x20018cc0]
  11] T [Read] [0x2000a900]
  12] T [Read] [0x20018d00]
  13] T [Read] [0x20018d40]
  14] T [Write] [0x1ff96dc0] [0]
  15] T [Read] [0x20026d00]
  16] T [Read] [0x20018d80]
  17] T [Read] [0x20018e00]
  18] T [Read] [0x20018e40]
  19] T [Read] [0x20018e80]
  20] T [Write] [0x1ff96d80] [0]
  21] T [Read] [0x20018ec0]
  22] T [Read] [0x200202c0]
  23] T [Read] [0x2000b240]
  24] T [Read] [0x20020300]
  25] T [Read] [0x40002140]
  26] T [Read] [0x20020340]
  27] T [Read] [0x200343c0]
  28] T [Read] [0x20026e40]
  29] T [Read] [0x40008480]
  30] T [Read] [0x20020380]
  31] T [Read] [0x20019000]
== Printing bank states (According to MC)
[4097] [4092] [4092] [4092] [4092] [pre] [pre] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
    2]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    4]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    5]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    6]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    7]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    8]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    9]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    10]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    11]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    12]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    13]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    14]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    15]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    16]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    17]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    18]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    19]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    20]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    21]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    22]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    23]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    24]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    25]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    26]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    27]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    28]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    29]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    30]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    31]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [280] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
== New Transaction - Mapping Address [0x40008400] (Read)
  Rank : 0
  Bank : 0
  Row  : 8192
  Col  : 66
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20020740]
  1] T [Read] [0x20020780]
  2] T [Read] [0x20018540]
  3] T [Read] [0x40001600]
  4] T [Read] [0x40001680]
  5] T [Read] [0x40009c80]
  6] T [Read] [0x20018580]
  7] T [Read] [0x200185c0]
  8] T [Read] [0x20018c80]
  9] T [Read] [0x20018cc0]
  10] T [Read] [0x2000a900]
  11] T [Read] [0x20018d00]
  12] T [Read] [0x20018d40]
  13] T [Write] [0x1ff96dc0] [0]
  14] T [Read] [0x20026d00]
  15] T [Read] [0x20018d80]
  16] T [Read] [0x20018e00]
  17] T [Read] [0x20018e40]
  18] T [Read] [0x20018e80]
  19] T [Write] [0x1ff96d80] [0]
  20] T [Read] [0x20018ec0]
  21] T [Read] [0x200202c0]
  22] T [Read] [0x2000b240]
  23] T [Read] [0x20020300]
  24] T [Read] [0x40002140]
  25] T [Read] [0x20020340]
  26] T [Read] [0x200343c0]
  27] T [Read] [0x20026e40]
  28] T [Read] [0x40008480]
  29] T [Read] [0x20020380]
  30] T [Read] [0x20019000]
== Printing bank states (According to MC)
[4097] [4092] [4092] [4092] [4092] [pre] [pre] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    2]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    3]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    4]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    5]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    6]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    7]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    8]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    9]BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    10]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    11]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    12]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    13]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    14]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    15]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    16]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    17]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    18]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    19]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    20]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    21]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    22]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    23]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    24]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    25]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    26]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    27]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    28]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    29]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    30]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    31]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40008580] r[0] b[6] row[8192] col[66] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001bd40] r[0] b[5] row[4096] col[222] data[0]=NO DATA

 ------------------------- [281] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40008580] [0]
== Printing transaction queue
  0] T [Read] [0x20020740]
  1] T [Read] [0x20020780]
  2] T [Read] [0x20018540]
  3] T [Read] [0x40001600]
  4] T [Read] [0x40001680]
  5] T [Read] [0x40009c80]
  6] T [Read] [0x20018580]
  7] T [Read] [0x200185c0]
  8] T [Read] [0x20018c80]
  9] T [Read] [0x20018cc0]
  10] T [Read] [0x2000a900]
  11] T [Read] [0x20018d00]
  12] T [Read] [0x20018d40]
  13] T [Write] [0x1ff96dc0] [0]
  14] T [Read] [0x20026d00]
  15] T [Read] [0x20018d80]
  16] T [Read] [0x20018e00]
  17] T [Read] [0x20018e40]
  18] T [Read] [0x20018e80]
  19] T [Write] [0x1ff96d80] [0]
  20] T [Read] [0x20018ec0]
  21] T [Read] [0x200202c0]
  22] T [Read] [0x2000b240]
  23] T [Read] [0x20020300]
  24] T [Read] [0x40002140]
  25] T [Read] [0x20020340]
  26] T [Read] [0x200343c0]
  27] T [Read] [0x20026e40]
  28] T [Read] [0x40008480]
  29] T [Read] [0x20020380]
  30] T [Read] [0x20019000]
  31] T [Read] [0x2000a9c0]
== Printing bank states (According to MC)
[4097] [4092] [4092] [4092] [4092] [pre] [pre] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    1]BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
    2]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    3]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    4]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    5]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    6]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    7]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    8]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    9]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    10]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    11]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    12]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    13]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    14]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    15]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    16]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    17]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    18]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    19]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    20]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    21]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    22]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    23]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    24]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    25]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    26]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    27]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    28]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    29]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    30]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [282] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
== New Transaction - Mapping Address [0x20020740] (Read)
  Rank : 0
  Bank : 5
  Row  : 4097
  Col  : 3
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20020780]
  1] T [Read] [0x20018540]
  2] T [Read] [0x40001600]
  3] T [Read] [0x40001680]
  4] T [Read] [0x40009c80]
  5] T [Read] [0x20018580]
  6] T [Read] [0x200185c0]
  7] T [Read] [0x20018c80]
  8] T [Read] [0x20018cc0]
  9] T [Read] [0x2000a900]
  10] T [Read] [0x20018d00]
  11] T [Read] [0x20018d40]
  12] T [Write] [0x1ff96dc0] [0]
  13] T [Read] [0x20026d00]
  14] T [Read] [0x20018d80]
  15] T [Read] [0x20018e00]
  16] T [Read] [0x20018e40]
  17] T [Read] [0x20018e80]
  18] T [Write] [0x1ff96d80] [0]
  19] T [Read] [0x20018ec0]
  20] T [Read] [0x200202c0]
  21] T [Read] [0x2000b240]
  22] T [Read] [0x20020300]
  23] T [Read] [0x40002140]
  24] T [Read] [0x20020340]
  25] T [Read] [0x200343c0]
  26] T [Read] [0x20026e40]
  27] T [Read] [0x40008480]
  28] T [Read] [0x20020380]
  29] T [Read] [0x20019000]
  30] T [Read] [0x2000a9c0]
== Printing bank states (According to MC)
[4097] [4092] [4092] [4092] [4092] [pre] [idle] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    3]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    5]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    7]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    8]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    9]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    10]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    11]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    12]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    13]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    14]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    15]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    16]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    17]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    19]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    20]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    21]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    22]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    23]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    24]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    25]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    26]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    27]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    28]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    29]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    30]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001bd40] r[0] b[5] row[4096] col[222] data[0]=NO DATA
 ------------------------- [283] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96f00] r[0] b[4] row[4092] col[183]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001bd40] [0]
== Printing transaction queue
  0] T [Read] [0x20020780]
  1] T [Read] [0x20018540]
  2] T [Read] [0x40001600]
  3] T [Read] [0x40001680]
  4] T [Read] [0x40009c80]
  5] T [Read] [0x20018580]
  6] T [Read] [0x200185c0]
  7] T [Read] [0x20018c80]
  8] T [Read] [0x20018cc0]
  9] T [Read] [0x2000a900]
  10] T [Read] [0x20018d00]
  11] T [Read] [0x20018d40]
  12] T [Write] [0x1ff96dc0] [0]
  13] T [Read] [0x20026d00]
  14] T [Read] [0x20018d80]
  15] T [Read] [0x20018e00]
  16] T [Read] [0x20018e40]
  17] T [Read] [0x20018e80]
  18] T [Write] [0x1ff96d80] [0]
  19] T [Read] [0x20018ec0]
  20] T [Read] [0x200202c0]
  21] T [Read] [0x2000b240]
  22] T [Read] [0x20020300]
  23] T [Read] [0x40002140]
  24] T [Read] [0x20020340]
  25] T [Read] [0x200343c0]
  26] T [Read] [0x20026e40]
  27] T [Read] [0x40008480]
  28] T [Read] [0x20020380]
  29] T [Read] [0x20019000]
  30] T [Read] [0x2000a9c0]
  31] T [Read] [0x20019040]
== Printing bank states (According to MC)
[pre] [4092] [4092] [4092] [4092] [idle] [idle] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
    3]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    5]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    7]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    8]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    9]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    10]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    11]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    12]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    13]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    14]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    15]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    16]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    17]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    18]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    19]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    20]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    21]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    22]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    23]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    24]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    25]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    26]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    27]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    28]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    29]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    30]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [284] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
== New Transaction - Mapping Address [0x20020780] (Read)
  Rank : 0
  Bank : 6
  Row  : 4097
  Col  : 3
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018540]
  1] T [Read] [0x40001600]
  2] T [Read] [0x40001680]
  3] T [Read] [0x40009c80]
  4] T [Read] [0x20018580]
  5] T [Read] [0x200185c0]
  6] T [Read] [0x20018c80]
  7] T [Read] [0x20018cc0]
  8] T [Read] [0x2000a900]
  9] T [Read] [0x20018d00]
  10] T [Read] [0x20018d40]
  11] T [Write] [0x1ff96dc0] [0]
  12] T [Read] [0x20026d00]
  13] T [Read] [0x20018d80]
  14] T [Read] [0x20018e00]
  15] T [Read] [0x20018e40]
  16] T [Read] [0x20018e80]
  17] T [Write] [0x1ff96d80] [0]
  18] T [Read] [0x20018ec0]
  19] T [Read] [0x200202c0]
  20] T [Read] [0x2000b240]
  21] T [Read] [0x20020300]
  22] T [Read] [0x40002140]
  23] T [Read] [0x20020340]
  24] T [Read] [0x200343c0]
  25] T [Read] [0x20026e40]
  26] T [Read] [0x40008480]
  27] T [Read] [0x20020380]
  28] T [Read] [0x20019000]
  29] T [Read] [0x2000a9c0]
  30] T [Read] [0x20019040]
== Printing bank states (According to MC)
[pre] [4092] [4092] [4092] [4092] [idle] [idle] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    8]BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
    9]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    10]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    11]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    12]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    13]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    14]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    15]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    16]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    17]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    18]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    19]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    20]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    21]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    22]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    23]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    24]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    25]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    26]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    27]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    28]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    29]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    30]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    31]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [285] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96e80] r[0] b[2] row[4092] col[183]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96ec0] r[0] b[3] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96f00] r[0] b[4] row[4092] col[183] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018540]
  1] T [Read] [0x40001600]
  2] T [Read] [0x40001680]
  3] T [Read] [0x40009c80]
  4] T [Read] [0x20018580]
  5] T [Read] [0x200185c0]
  6] T [Read] [0x20018c80]
  7] T [Read] [0x20018cc0]
  8] T [Read] [0x2000a900]
  9] T [Read] [0x20018d00]
  10] T [Read] [0x20018d40]
  11] T [Write] [0x1ff96dc0] [0]
  12] T [Read] [0x20026d00]
  13] T [Read] [0x20018d80]
  14] T [Read] [0x20018e00]
  15] T [Read] [0x20018e40]
  16] T [Read] [0x20018e80]
  17] T [Write] [0x1ff96d80] [0]
  18] T [Read] [0x20018ec0]
  19] T [Read] [0x200202c0]
  20] T [Read] [0x2000b240]
  21] T [Read] [0x20020300]
  22] T [Read] [0x40002140]
  23] T [Read] [0x20020340]
  24] T [Read] [0x200343c0]
  25] T [Read] [0x20026e40]
  26] T [Read] [0x40008480]
  27] T [Read] [0x20020380]
  28] T [Read] [0x20019000]
  29] T [Read] [0x2000a9c0]
  30] T [Read] [0x20019040]
  31] T [Read] [0x20019080]
== Printing bank states (According to MC)
[pre] [4092] [4092] [4092] [4092] [idle] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
    8]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    9]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    11]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    13]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    14]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    15]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    16]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    17]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    18]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    19]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    20]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    21]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    22]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    23]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    24]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    25]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    26]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    27]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    28]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    29]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    30]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [286] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20016380] r[0] b[6] row[4096] col[177]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
== New Transaction - Mapping Address [0x20018540] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001600]
  1] T [Read] [0x40001680]
  2] T [Read] [0x40009c80]
  3] T [Read] [0x20018580]
  4] T [Read] [0x200185c0]
  5] T [Read] [0x20018c80]
  6] T [Read] [0x20018cc0]
  7] T [Read] [0x2000a900]
  8] T [Read] [0x20018d00]
  9] T [Read] [0x20018d40]
  10] T [Write] [0x1ff96dc0] [0]
  11] T [Read] [0x20026d00]
  12] T [Read] [0x20018d80]
  13] T [Read] [0x20018e00]
  14] T [Read] [0x20018e40]
  15] T [Read] [0x20018e80]
  16] T [Write] [0x1ff96d80] [0]
  17] T [Read] [0x20018ec0]
  18] T [Read] [0x200202c0]
  19] T [Read] [0x2000b240]
  20] T [Read] [0x20020300]
  21] T [Read] [0x40002140]
  22] T [Read] [0x20020340]
  23] T [Read] [0x200343c0]
  24] T [Read] [0x20026e40]
  25] T [Read] [0x40008480]
  26] T [Read] [0x20020380]
  27] T [Read] [0x20019000]
  28] T [Read] [0x2000a9c0]
  29] T [Read] [0x20019040]
  30] T [Read] [0x20019080]
== Printing bank states (According to MC)
[pre] [4092] [4092] [4092] [4092] [idle] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    14]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    16]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    18]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    20]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    22]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    24]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    26]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    27]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    28]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    29]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    30]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    31]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [287] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96e40] r[0] b[1] row[4092] col[183]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96f00] r[0] b[4] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96e80] r[0] b[2] row[4092] col[183] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001600]
  1] T [Read] [0x40001680]
  2] T [Read] [0x40009c80]
  3] T [Read] [0x20018580]
  4] T [Read] [0x200185c0]
  5] T [Read] [0x20018c80]
  6] T [Read] [0x20018cc0]
  7] T [Read] [0x2000a900]
  8] T [Read] [0x20018d00]
  9] T [Read] [0x20018d40]
  10] T [Write] [0x1ff96dc0] [0]
  11] T [Read] [0x20026d00]
  12] T [Read] [0x20018d80]
  13] T [Read] [0x20018e00]
  14] T [Read] [0x20018e40]
  15] T [Read] [0x20018e80]
  16] T [Write] [0x1ff96d80] [0]
  17] T [Read] [0x20018ec0]
  18] T [Read] [0x200202c0]
  19] T [Read] [0x2000b240]
  20] T [Read] [0x20020300]
  21] T [Read] [0x40002140]
  22] T [Read] [0x20020340]
  23] T [Read] [0x200343c0]
  24] T [Read] [0x20026e40]
  25] T [Read] [0x40008480]
  26] T [Read] [0x20020380]
  27] T [Read] [0x20019000]
  28] T [Read] [0x2000a9c0]
  29] T [Read] [0x20019040]
  30] T [Read] [0x20019080]
  31] T [Read] [0x40009e80]
== Printing bank states (According to MC)
[idle] [4092] [4092] [4092] [4092] [idle] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    14]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    16]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    18]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    20]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    22]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    24]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    26]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    27]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    28]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    29]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    30]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    31]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [288] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001600]
  1] T [Read] [0x40001680]
  2] T [Read] [0x40009c80]
  3] T [Read] [0x20018580]
  4] T [Read] [0x200185c0]
  5] T [Read] [0x20018c80]
  6] T [Read] [0x20018cc0]
  7] T [Read] [0x2000a900]
  8] T [Read] [0x20018d00]
  9] T [Read] [0x20018d40]
  10] T [Write] [0x1ff96dc0] [0]
  11] T [Read] [0x20026d00]
  12] T [Read] [0x20018d80]
  13] T [Read] [0x20018e00]
  14] T [Read] [0x20018e40]
  15] T [Read] [0x20018e80]
  16] T [Write] [0x1ff96d80] [0]
  17] T [Read] [0x20018ec0]
  18] T [Read] [0x200202c0]
  19] T [Read] [0x2000b240]
  20] T [Read] [0x20020300]
  21] T [Read] [0x40002140]
  22] T [Read] [0x20020340]
  23] T [Read] [0x200343c0]
  24] T [Read] [0x20026e40]
  25] T [Read] [0x40008480]
  26] T [Read] [0x20020380]
  27] T [Read] [0x20019000]
  28] T [Read] [0x2000a9c0]
  29] T [Read] [0x20019040]
  30] T [Read] [0x20019080]
  31] T [Read] [0x40009e80]
== Printing bank states (According to MC)
[4096] [4092] [4092] [4092] [4092] [idle] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    26]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    27]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    28]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    29]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    30]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [289] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018400] r[0] b[0] row[4096] col[194]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96e80] r[0] b[2] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96e40] r[0] b[1] row[4092] col[183] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001600]
  1] T [Read] [0x40001680]
  2] T [Read] [0x40009c80]
  3] T [Read] [0x20018580]
  4] T [Read] [0x200185c0]
  5] T [Read] [0x20018c80]
  6] T [Read] [0x20018cc0]
  7] T [Read] [0x2000a900]
  8] T [Read] [0x20018d00]
  9] T [Read] [0x20018d40]
  10] T [Write] [0x1ff96dc0] [0]
  11] T [Read] [0x20026d00]
  12] T [Read] [0x20018d80]
  13] T [Read] [0x20018e00]
  14] T [Read] [0x20018e40]
  15] T [Read] [0x20018e80]
  16] T [Write] [0x1ff96d80] [0]
  17] T [Read] [0x20018ec0]
  18] T [Read] [0x200202c0]
  19] T [Read] [0x2000b240]
  20] T [Read] [0x20020300]
  21] T [Read] [0x40002140]
  22] T [Read] [0x20020340]
  23] T [Read] [0x200343c0]
  24] T [Read] [0x20026e40]
  25] T [Read] [0x40008480]
  26] T [Read] [0x20020380]
  27] T [Read] [0x20019000]
  28] T [Read] [0x2000a9c0]
  29] T [Read] [0x20019040]
  30] T [Read] [0x20019080]
  31] T [Read] [0x40009e80]
== Printing bank states (According to MC)
[4096] [4092] [4092] [4092] [4092] [idle] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    26]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    27]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    28]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    29]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    30]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [290] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001600]
  1] T [Read] [0x40001680]
  2] T [Read] [0x40009c80]
  3] T [Read] [0x20018580]
  4] T [Read] [0x200185c0]
  5] T [Read] [0x20018c80]
  6] T [Read] [0x20018cc0]
  7] T [Read] [0x2000a900]
  8] T [Read] [0x20018d00]
  9] T [Read] [0x20018d40]
  10] T [Write] [0x1ff96dc0] [0]
  11] T [Read] [0x20026d00]
  12] T [Read] [0x20018d80]
  13] T [Read] [0x20018e00]
  14] T [Read] [0x20018e40]
  15] T [Read] [0x20018e80]
  16] T [Write] [0x1ff96d80] [0]
  17] T [Read] [0x20018ec0]
  18] T [Read] [0x200202c0]
  19] T [Read] [0x2000b240]
  20] T [Read] [0x20020300]
  21] T [Read] [0x40002140]
  22] T [Read] [0x20020340]
  23] T [Read] [0x200343c0]
  24] T [Read] [0x20026e40]
  25] T [Read] [0x40008480]
  26] T [Read] [0x20020380]
  27] T [Read] [0x20019000]
  28] T [Read] [0x2000a9c0]
  29] T [Read] [0x20019040]
  30] T [Read] [0x20019080]
  31] T [Read] [0x40009e80]
== Printing bank states (According to MC)
[4096] [4092] [4092] [pre] [4092] [idle] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
    26]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    27]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    28]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    29]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    30]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [291] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96e40] r[0] b[1] row[4092] col[183] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
== New Transaction - Mapping Address [0x40001600] (Read)
  Rank : 0
  Bank : 0
  Row  : 8192
  Col  : 11
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001680]
  1] T [Read] [0x40009c80]
  2] T [Read] [0x20018580]
  3] T [Read] [0x200185c0]
  4] T [Read] [0x20018c80]
  5] T [Read] [0x20018cc0]
  6] T [Read] [0x2000a900]
  7] T [Read] [0x20018d00]
  8] T [Read] [0x20018d40]
  9] T [Write] [0x1ff96dc0] [0]
  10] T [Read] [0x20026d00]
  11] T [Read] [0x20018d80]
  12] T [Read] [0x20018e00]
  13] T [Read] [0x20018e40]
  14] T [Read] [0x20018e80]
  15] T [Write] [0x1ff96d80] [0]
  16] T [Read] [0x20018ec0]
  17] T [Read] [0x200202c0]
  18] T [Read] [0x2000b240]
  19] T [Read] [0x20020300]
  20] T [Read] [0x40002140]
  21] T [Read] [0x20020340]
  22] T [Read] [0x200343c0]
  23] T [Read] [0x20026e40]
  24] T [Read] [0x40008480]
  25] T [Read] [0x20020380]
  26] T [Read] [0x20019000]
  27] T [Read] [0x2000a9c0]
  28] T [Read] [0x20019040]
  29] T [Read] [0x20019080]
  30] T [Read] [0x40009e80]
== Printing bank states (According to MC)
[4096] [4092] [4092] [pre] [4092] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    26]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    27]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    28]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    29]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    30]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    31]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [292] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20020740] r[0] b[5] row[4097] col[3]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001680]
  1] T [Read] [0x40009c80]
  2] T [Read] [0x20018580]
  3] T [Read] [0x200185c0]
  4] T [Read] [0x20018c80]
  5] T [Read] [0x20018cc0]
  6] T [Read] [0x2000a900]
  7] T [Read] [0x20018d00]
  8] T [Read] [0x20018d40]
  9] T [Write] [0x1ff96dc0] [0]
  10] T [Read] [0x20026d00]
  11] T [Read] [0x20018d80]
  12] T [Read] [0x20018e00]
  13] T [Read] [0x20018e40]
  14] T [Read] [0x20018e80]
  15] T [Write] [0x1ff96d80] [0]
  16] T [Read] [0x20018ec0]
  17] T [Read] [0x200202c0]
  18] T [Read] [0x2000b240]
  19] T [Read] [0x20020300]
  20] T [Read] [0x40002140]
  21] T [Read] [0x20020340]
  22] T [Read] [0x200343c0]
  23] T [Read] [0x20026e40]
  24] T [Read] [0x40008480]
  25] T [Read] [0x20020380]
  26] T [Read] [0x20019000]
  27] T [Read] [0x2000a9c0]
  28] T [Read] [0x20019040]
  29] T [Read] [0x20019080]
  30] T [Read] [0x40009e80]
  31] T [Read] [0x200190c0]
== Printing bank states (According to MC)
[4096] [4092] [4092] [pre] [pre] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    26]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    27]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    28]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    29]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    30]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    31]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [293] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001680]
  1] T [Read] [0x40009c80]
  2] T [Read] [0x20018580]
  3] T [Read] [0x200185c0]
  4] T [Read] [0x20018c80]
  5] T [Read] [0x20018cc0]
  6] T [Read] [0x2000a900]
  7] T [Read] [0x20018d00]
  8] T [Read] [0x20018d40]
  9] T [Write] [0x1ff96dc0] [0]
  10] T [Read] [0x20026d00]
  11] T [Read] [0x20018d80]
  12] T [Read] [0x20018e00]
  13] T [Read] [0x20018e40]
  14] T [Read] [0x20018e80]
  15] T [Write] [0x1ff96d80] [0]
  16] T [Read] [0x20018ec0]
  17] T [Read] [0x200202c0]
  18] T [Read] [0x2000b240]
  19] T [Read] [0x20020300]
  20] T [Read] [0x40002140]
  21] T [Read] [0x20020340]
  22] T [Read] [0x200343c0]
  23] T [Read] [0x20026e40]
  24] T [Read] [0x40008480]
  25] T [Read] [0x20020380]
  26] T [Read] [0x20019000]
  27] T [Read] [0x2000a9c0]
  28] T [Read] [0x20019040]
  29] T [Read] [0x20019080]
  30] T [Read] [0x40009e80]
  31] T [Read] [0x200190c0]
== Printing bank states (According to MC)
[4096] [4092] [4092] [pre] [pre] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    2]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    4]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    6]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    7]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    8]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    10]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    12]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    13]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    15]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    17]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    19]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    21]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    23]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    25]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    26]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    27]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    28]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    29]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    30]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    31]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [294] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001680]
  1] T [Read] [0x40009c80]
  2] T [Read] [0x20018580]
  3] T [Read] [0x200185c0]
  4] T [Read] [0x20018c80]
  5] T [Read] [0x20018cc0]
  6] T [Read] [0x2000a900]
  7] T [Read] [0x20018d00]
  8] T [Read] [0x20018d40]
  9] T [Write] [0x1ff96dc0] [0]
  10] T [Read] [0x20026d00]
  11] T [Read] [0x20018d80]
  12] T [Read] [0x20018e00]
  13] T [Read] [0x20018e40]
  14] T [Read] [0x20018e80]
  15] T [Write] [0x1ff96d80] [0]
  16] T [Read] [0x20018ec0]
  17] T [Read] [0x200202c0]
  18] T [Read] [0x2000b240]
  19] T [Read] [0x20020300]
  20] T [Read] [0x40002140]
  21] T [Read] [0x20020340]
  22] T [Read] [0x200343c0]
  23] T [Read] [0x20026e40]
  24] T [Read] [0x40008480]
  25] T [Read] [0x20020380]
  26] T [Read] [0x20019000]
  27] T [Read] [0x2000a9c0]
  28] T [Read] [0x20019040]
  29] T [Read] [0x20019080]
  30] T [Read] [0x40009e80]
  31] T [Read] [0x200190c0]
== Printing bank states (According to MC)
[4096] [4092] [4092] [4096] [pre] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    4]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
    6]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    7]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    8]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    9]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    10]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    11]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    12]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    13]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    14]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    15]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    16]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    17]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    18]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    19]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    20]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    21]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    22]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    23]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    24]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    25]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    26]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    27]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    28]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    29]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    30]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [295] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200102c0] r[0] b[3] row[4096] col[129]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
== New Transaction - Mapping Address [0x40001680] (Read)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 11
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009c80]
  1] T [Read] [0x20018580]
  2] T [Read] [0x200185c0]
  3] T [Read] [0x20018c80]
  4] T [Read] [0x20018cc0]
  5] T [Read] [0x2000a900]
  6] T [Read] [0x20018d00]
  7] T [Read] [0x20018d40]
  8] T [Write] [0x1ff96dc0] [0]
  9] T [Read] [0x20026d00]
  10] T [Read] [0x20018d80]
  11] T [Read] [0x20018e00]
  12] T [Read] [0x20018e40]
  13] T [Read] [0x20018e80]
  14] T [Write] [0x1ff96d80] [0]
  15] T [Read] [0x20018ec0]
  16] T [Read] [0x200202c0]
  17] T [Read] [0x2000b240]
  18] T [Read] [0x20020300]
  19] T [Read] [0x40002140]
  20] T [Read] [0x20020340]
  21] T [Read] [0x200343c0]
  22] T [Read] [0x20026e40]
  23] T [Read] [0x40008480]
  24] T [Read] [0x20020380]
  25] T [Read] [0x20019000]
  26] T [Read] [0x2000a9c0]
  27] T [Read] [0x20019040]
  28] T [Read] [0x20019080]
  29] T [Read] [0x40009e80]
  30] T [Read] [0x200190c0]
== Printing bank states (According to MC)
[4096] [4092] [4092] [4096] [pre] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    4]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    6]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    7]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    8]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    9]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    10]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    12]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    13]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    14]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    15]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    16]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    17]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    18]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    19]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    20]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    21]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    22]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    23]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    24]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    25]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    26]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    27]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    28]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    29]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    30]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    31]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [296] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20026dc0] r[0] b[7] row[4097] col[54]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009c80]
  1] T [Read] [0x20018580]
  2] T [Read] [0x200185c0]
  3] T [Read] [0x20018c80]
  4] T [Read] [0x20018cc0]
  5] T [Read] [0x2000a900]
  6] T [Read] [0x20018d00]
  7] T [Read] [0x20018d40]
  8] T [Write] [0x1ff96dc0] [0]
  9] T [Read] [0x20026d00]
  10] T [Read] [0x20018d80]
  11] T [Read] [0x20018e00]
  12] T [Read] [0x20018e40]
  13] T [Read] [0x20018e80]
  14] T [Write] [0x1ff96d80] [0]
  15] T [Read] [0x20018ec0]
  16] T [Read] [0x200202c0]
  17] T [Read] [0x2000b240]
  18] T [Read] [0x20020300]
  19] T [Read] [0x40002140]
  20] T [Read] [0x20020340]
  21] T [Read] [0x200343c0]
  22] T [Read] [0x20026e40]
  23] T [Read] [0x40008480]
  24] T [Read] [0x20020380]
  25] T [Read] [0x20019000]
  26] T [Read] [0x2000a9c0]
  27] T [Read] [0x20019040]
  28] T [Read] [0x20019080]
  29] T [Read] [0x40009e80]
  30] T [Read] [0x200190c0]
  31] T [Read] [0x20018640]
== Printing bank states (According to MC)
[4096] [pre] [4092] [4096] [idle] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    4]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
    6]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    7]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    8]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    9]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    10]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    12]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    13]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    14]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    15]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    16]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    17]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    18]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    19]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    20]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    21]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    22]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    23]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    24]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    25]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    26]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    27]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    28]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    29]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    30]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    31]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [297] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009c80]
  1] T [Read] [0x20018580]
  2] T [Read] [0x200185c0]
  3] T [Read] [0x20018c80]
  4] T [Read] [0x20018cc0]
  5] T [Read] [0x2000a900]
  6] T [Read] [0x20018d00]
  7] T [Read] [0x20018d40]
  8] T [Write] [0x1ff96dc0] [0]
  9] T [Read] [0x20026d00]
  10] T [Read] [0x20018d80]
  11] T [Read] [0x20018e00]
  12] T [Read] [0x20018e40]
  13] T [Read] [0x20018e80]
  14] T [Write] [0x1ff96d80] [0]
  15] T [Read] [0x20018ec0]
  16] T [Read] [0x200202c0]
  17] T [Read] [0x2000b240]
  18] T [Read] [0x20020300]
  19] T [Read] [0x40002140]
  20] T [Read] [0x20020340]
  21] T [Read] [0x200343c0]
  22] T [Read] [0x20026e40]
  23] T [Read] [0x40008480]
  24] T [Read] [0x20020380]
  25] T [Read] [0x20019000]
  26] T [Read] [0x2000a9c0]
  27] T [Read] [0x20019040]
  28] T [Read] [0x20019080]
  29] T [Read] [0x40009e80]
  30] T [Read] [0x200190c0]
  31] T [Read] [0x20018640]
== Printing bank states (According to MC)
[4096] [pre] [4092] [4096] [idle] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
    4]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    5]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    6]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    7]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    8]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    9]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    10]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    11]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    12]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    13]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    14]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    15]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    16]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    17]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    18]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    19]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    20]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    21]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    22]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    23]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    24]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    25]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    26]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    27]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    28]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    29]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    30]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [298] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016380] r[0] b[6] row[4096] col[177]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
== New Transaction - Mapping Address [0x40009c80] (Read)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018580]
  1] T [Read] [0x200185c0]
  2] T [Read] [0x20018c80]
  3] T [Read] [0x20018cc0]
  4] T [Read] [0x2000a900]
  5] T [Read] [0x20018d00]
  6] T [Read] [0x20018d40]
  7] T [Write] [0x1ff96dc0] [0]
  8] T [Read] [0x20026d00]
  9] T [Read] [0x20018d80]
  10] T [Read] [0x20018e00]
  11] T [Read] [0x20018e40]
  12] T [Read] [0x20018e80]
  13] T [Write] [0x1ff96d80] [0]
  14] T [Read] [0x20018ec0]
  15] T [Read] [0x200202c0]
  16] T [Read] [0x2000b240]
  17] T [Read] [0x20020300]
  18] T [Read] [0x40002140]
  19] T [Read] [0x20020340]
  20] T [Read] [0x200343c0]
  21] T [Read] [0x20026e40]
  22] T [Read] [0x40008480]
  23] T [Read] [0x20020380]
  24] T [Read] [0x20019000]
  25] T [Read] [0x2000a9c0]
  26] T [Read] [0x20019040]
  27] T [Read] [0x20019080]
  28] T [Read] [0x40009e80]
  29] T [Read] [0x200190c0]
  30] T [Read] [0x20018640]
== Printing bank states (According to MC)
[4096] [pre] [4092] [4096] [4096] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
    1]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    3]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    4]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    5]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    6]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    7]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    8]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    9]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    10]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    11]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    12]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    13]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    14]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    15]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    16]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    17]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    18]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    19]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    20]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    21]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    22]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    23]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    24]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    25]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    26]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    27]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    28]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    29]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    30]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    31]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [299] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20016300] r[0] b[4] row[4096] col[177]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018580]
  1] T [Read] [0x200185c0]
  2] T [Read] [0x20018c80]
  3] T [Read] [0x20018cc0]
  4] T [Read] [0x2000a900]
  5] T [Read] [0x20018d00]
  6] T [Read] [0x20018d40]
  7] T [Write] [0x1ff96dc0] [0]
  8] T [Read] [0x20026d00]
  9] T [Read] [0x20018d80]
  10] T [Read] [0x20018e00]
  11] T [Read] [0x20018e40]
  12] T [Read] [0x20018e80]
  13] T [Write] [0x1ff96d80] [0]
  14] T [Read] [0x20018ec0]
  15] T [Read] [0x200202c0]
  16] T [Read] [0x2000b240]
  17] T [Read] [0x20020300]
  18] T [Read] [0x40002140]
  19] T [Read] [0x20020340]
  20] T [Read] [0x200343c0]
  21] T [Read] [0x20026e40]
  22] T [Read] [0x40008480]
  23] T [Read] [0x20020380]
  24] T [Read] [0x20019000]
  25] T [Read] [0x2000a9c0]
  26] T [Read] [0x20019040]
  27] T [Read] [0x20019080]
  28] T [Read] [0x40009e80]
  29] T [Read] [0x200190c0]
  30] T [Read] [0x20018640]
  31] T [Write] [0x40010880] [0]
== Printing bank states (According to MC)
[4096] [pre] [4092] [4096] [4096] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    1]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    3]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    4]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    5]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    6]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    7]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    8]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    10]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    11]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    12]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    13]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    14]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    15]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    16]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    17]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    18]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    19]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    20]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    21]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    22]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    23]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    24]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    25]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    26]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    27]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    28]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    29]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    30]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20026dc0] r[0] b[7] row[4097] col[54] data[0]=NO DATA

 ------------------------- [300] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200102c0] r[0] b[3] row[4096] col[129]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018580]
  1] T [Read] [0x200185c0]
  2] T [Read] [0x20018c80]
  3] T [Read] [0x20018cc0]
  4] T [Read] [0x2000a900]
  5] T [Read] [0x20018d00]
  6] T [Read] [0x20018d40]
  7] T [Write] [0x1ff96dc0] [0]
  8] T [Read] [0x20026d00]
  9] T [Read] [0x20018d80]
  10] T [Read] [0x20018e00]
  11] T [Read] [0x20018e40]
  12] T [Read] [0x20018e80]
  13] T [Write] [0x1ff96d80] [0]
  14] T [Read] [0x20018ec0]
  15] T [Read] [0x200202c0]
  16] T [Read] [0x2000b240]
  17] T [Read] [0x20020300]
  18] T [Read] [0x40002140]
  19] T [Read] [0x20020340]
  20] T [Read] [0x200343c0]
  21] T [Read] [0x20026e40]
  22] T [Read] [0x40008480]
  23] T [Read] [0x20020380]
  24] T [Read] [0x20019000]
  25] T [Read] [0x2000a9c0]
  26] T [Read] [0x20019040]
  27] T [Read] [0x20019080]
  28] T [Read] [0x40009e80]
  29] T [Read] [0x200190c0]
  30] T [Read] [0x20018640]
  31] T [Write] [0x40010880] [0]
== Printing bank states (According to MC)
[4096] [idle] [pre] [4096] [4096] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    1]BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
    2]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    3]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    4]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    5]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    6]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    7]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    8]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    9]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    10]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    11]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    12]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    13]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    14]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    15]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    16]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    17]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    18]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    19]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    20]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    21]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    22]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    23]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    24]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    25]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    26]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    27]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    28]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    29]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    30]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [301] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
== New Transaction - Mapping Address [0x20018580] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200185c0]
  1] T [Read] [0x20018c80]
  2] T [Read] [0x20018cc0]
  3] T [Read] [0x2000a900]
  4] T [Read] [0x20018d00]
  5] T [Read] [0x20018d40]
  6] T [Write] [0x1ff96dc0] [0]
  7] T [Read] [0x20026d00]
  8] T [Read] [0x20018d80]
  9] T [Read] [0x20018e00]
  10] T [Read] [0x20018e40]
  11] T [Read] [0x20018e80]
  12] T [Write] [0x1ff96d80] [0]
  13] T [Read] [0x20018ec0]
  14] T [Read] [0x200202c0]
  15] T [Read] [0x2000b240]
  16] T [Read] [0x20020300]
  17] T [Read] [0x40002140]
  18] T [Read] [0x20020340]
  19] T [Read] [0x200343c0]
  20] T [Read] [0x20026e40]
  21] T [Read] [0x40008480]
  22] T [Read] [0x20020380]
  23] T [Read] [0x20019000]
  24] T [Read] [0x2000a9c0]
  25] T [Read] [0x20019040]
  26] T [Read] [0x20019080]
  27] T [Read] [0x40009e80]
  28] T [Read] [0x200190c0]
  29] T [Read] [0x20018640]
  30] T [Write] [0x40010880] [0]
== Printing bank states (According to MC)
[4096] [idle] [pre] [4096] [4096] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    1]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    3]BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
    4]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    5]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    7]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    8]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    9]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    10]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    11]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    12]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    13]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    14]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    15]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    16]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    17]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    18]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    19]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    20]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    21]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    22]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    23]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    24]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    25]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    26]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    27]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    28]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    29]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    30]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20026dc0] r[0] b[7] row[4097] col[54] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016380] r[0] b[6] row[4096] col[177] data[0]=NO DATA

 ------------------------- [302] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200162c0] r[0] b[3] row[4096] col[177]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
== New Transaction - Mapping Address [0x200185c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20026dc0] [0]
== Printing transaction queue
  0] T [Read] [0x20018c80]
  1] T [Read] [0x20018cc0]
  2] T [Read] [0x2000a900]
  3] T [Read] [0x20018d00]
  4] T [Read] [0x20018d40]
  5] T [Write] [0x1ff96dc0] [0]
  6] T [Read] [0x20026d00]
  7] T [Read] [0x20018d80]
  8] T [Read] [0x20018e00]
  9] T [Read] [0x20018e40]
  10] T [Read] [0x20018e80]
  11] T [Write] [0x1ff96d80] [0]
  12] T [Read] [0x20018ec0]
  13] T [Read] [0x200202c0]
  14] T [Read] [0x2000b240]
  15] T [Read] [0x20020300]
  16] T [Read] [0x40002140]
  17] T [Read] [0x20020340]
  18] T [Read] [0x200343c0]
  19] T [Read] [0x20026e40]
  20] T [Read] [0x40008480]
  21] T [Read] [0x20020380]
  22] T [Read] [0x20019000]
  23] T [Read] [0x2000a9c0]
  24] T [Read] [0x20019040]
  25] T [Read] [0x20019080]
  26] T [Read] [0x40009e80]
  27] T [Read] [0x200190c0]
  28] T [Read] [0x20018640]
  29] T [Write] [0x40010880] [0]
  30] T [Read] [0x20018dc0]
== Printing bank states (According to MC)
[4096] [8192] [pre] [4096] [4096] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
    1]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    3]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    4]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    5]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    6]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    7]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    8]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    9]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    10]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    11]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    12]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    13]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    14]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    15]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    16]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    17]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    18]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    19]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    20]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    21]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    22]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    23]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    24]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    25]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    26]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    27]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    28]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    29]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    30]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    31]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [303] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001640] r[0] b[1] row[8192] col[11]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018c80]
  1] T [Read] [0x20018cc0]
  2] T [Read] [0x2000a900]
  3] T [Read] [0x20018d00]
  4] T [Read] [0x20018d40]
  5] T [Write] [0x1ff96dc0] [0]
  6] T [Read] [0x20026d00]
  7] T [Read] [0x20018d80]
  8] T [Read] [0x20018e00]
  9] T [Read] [0x20018e40]
  10] T [Read] [0x20018e80]
  11] T [Write] [0x1ff96d80] [0]
  12] T [Read] [0x20018ec0]
  13] T [Read] [0x200202c0]
  14] T [Read] [0x2000b240]
  15] T [Read] [0x20020300]
  16] T [Read] [0x40002140]
  17] T [Read] [0x20020340]
  18] T [Read] [0x200343c0]
  19] T [Read] [0x20026e40]
  20] T [Read] [0x40008480]
  21] T [Read] [0x20020380]
  22] T [Read] [0x20019000]
  23] T [Read] [0x2000a9c0]
  24] T [Read] [0x20019040]
  25] T [Read] [0x20019080]
  26] T [Read] [0x40009e80]
  27] T [Read] [0x200190c0]
  28] T [Read] [0x20018640]
  29] T [Write] [0x40010880] [0]
  30] T [Read] [0x20018dc0]
  31] T [Read] [0x20018900]
== Printing bank states (According to MC)
[4096] [8192] [pre] [4096] [4096] [4097] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    3]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    4]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    6]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    7]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    8]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    9]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    10]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    11]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    12]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    13]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    14]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    15]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    16]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    17]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    18]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    19]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    20]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    21]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    22]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    23]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    24]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    25]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    26]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    27]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    28]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    29]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    30]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016380] r[0] b[6] row[4096] col[177] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200102c0] r[0] b[3] row[4096] col[129] data[0]=NO DATA

 ------------------------- [304] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016300] r[0] b[4] row[4096] col[177]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016380] [0]
== Printing transaction queue
  0] T [Read] [0x20018c80]
  1] T [Read] [0x20018cc0]
  2] T [Read] [0x2000a900]
  3] T [Read] [0x20018d00]
  4] T [Read] [0x20018d40]
  5] T [Write] [0x1ff96dc0] [0]
  6] T [Read] [0x20026d00]
  7] T [Read] [0x20018d80]
  8] T [Read] [0x20018e00]
  9] T [Read] [0x20018e40]
  10] T [Read] [0x20018e80]
  11] T [Write] [0x1ff96d80] [0]
  12] T [Read] [0x20018ec0]
  13] T [Read] [0x200202c0]
  14] T [Read] [0x2000b240]
  15] T [Read] [0x20020300]
  16] T [Read] [0x40002140]
  17] T [Read] [0x20020340]
  18] T [Read] [0x200343c0]
  19] T [Read] [0x20026e40]
  20] T [Read] [0x40008480]
  21] T [Read] [0x20020380]
  22] T [Read] [0x20019000]
  23] T [Read] [0x2000a9c0]
  24] T [Read] [0x20019040]
  25] T [Read] [0x20019080]
  26] T [Read] [0x40009e80]
  27] T [Read] [0x200190c0]
  28] T [Read] [0x20018640]
  29] T [Write] [0x40010880] [0]
  30] T [Read] [0x20018dc0]
  31] T [Read] [0x20018900]
== Printing bank states (According to MC)
[4096] [8192] [idle] [4096] [4096] [4097] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    3]BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
    4]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    5]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    6]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    7]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    8]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    9]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    10]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    11]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    12]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    13]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    14]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    15]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    16]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    17]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    18]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    19]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    20]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    21]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    22]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    23]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    24]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    25]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    26]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    27]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    28]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    29]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    30]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [305] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
== New Transaction - Mapping Address [0x20018c80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018cc0]
  1] T [Read] [0x2000a900]
  2] T [Read] [0x20018d00]
  3] T [Read] [0x20018d40]
  4] T [Write] [0x1ff96dc0] [0]
  5] T [Read] [0x20026d00]
  6] T [Read] [0x20018d80]
  7] T [Read] [0x20018e00]
  8] T [Read] [0x20018e40]
  9] T [Read] [0x20018e80]
  10] T [Write] [0x1ff96d80] [0]
  11] T [Read] [0x20018ec0]
  12] T [Read] [0x200202c0]
  13] T [Read] [0x2000b240]
  14] T [Read] [0x20020300]
  15] T [Read] [0x40002140]
  16] T [Read] [0x20020340]
  17] T [Read] [0x200343c0]
  18] T [Read] [0x20026e40]
  19] T [Read] [0x40008480]
  20] T [Read] [0x20020380]
  21] T [Read] [0x20019000]
  22] T [Read] [0x2000a9c0]
  23] T [Read] [0x20019040]
  24] T [Read] [0x20019080]
  25] T [Read] [0x40009e80]
  26] T [Read] [0x200190c0]
  27] T [Read] [0x20018640]
  28] T [Write] [0x40010880] [0]
  29] T [Read] [0x20018dc0]
  30] T [Read] [0x20018900]
== Printing bank states (According to MC)
[4096] [8192] [idle] [4096] [4096] [4097] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    3]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    5]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    6]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    7]BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
    8]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    9]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    10]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    11]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    12]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    13]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    14]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    15]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    16]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    17]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    18]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    19]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    20]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    21]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    22]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    23]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    24]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    25]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    26]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    27]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    28]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    29]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    30]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    31]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200102c0] r[0] b[3] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200162c0] r[0] b[3] row[4096] col[177] data[0]=NO DATA

 ------------------------- [306] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018400] r[0] b[0] row[4096] col[194]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200102c0] [0]
== Printing transaction queue
  0] T [Read] [0x20018cc0]
  1] T [Read] [0x2000a900]
  2] T [Read] [0x20018d00]
  3] T [Read] [0x20018d40]
  4] T [Write] [0x1ff96dc0] [0]
  5] T [Read] [0x20026d00]
  6] T [Read] [0x20018d80]
  7] T [Read] [0x20018e00]
  8] T [Read] [0x20018e40]
  9] T [Read] [0x20018e80]
  10] T [Write] [0x1ff96d80] [0]
  11] T [Read] [0x20018ec0]
  12] T [Read] [0x200202c0]
  13] T [Read] [0x2000b240]
  14] T [Read] [0x20020300]
  15] T [Read] [0x40002140]
  16] T [Read] [0x20020340]
  17] T [Read] [0x200343c0]
  18] T [Read] [0x20026e40]
  19] T [Read] [0x40008480]
  20] T [Read] [0x20020380]
  21] T [Read] [0x20019000]
  22] T [Read] [0x2000a9c0]
  23] T [Read] [0x20019040]
  24] T [Read] [0x20019080]
  25] T [Read] [0x40009e80]
  26] T [Read] [0x200190c0]
  27] T [Read] [0x20018640]
  28] T [Write] [0x40010880] [0]
  29] T [Read] [0x20018dc0]
  30] T [Read] [0x20018900]
  31] T [Read] [0x20018940]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4096] [4096] [4097] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
    3]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    4]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    5]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    6]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    7]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    8]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    9]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    10]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    11]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    12]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    13]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    14]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    15]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    16]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    17]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    18]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    19]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    20]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    21]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    22]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    23]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    24]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    25]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    26]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    27]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    28]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    29]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    30]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [307] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018480] r[0] b[2] row[4096] col[194]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
== New Transaction - Mapping Address [0x20018cc0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a900]
  1] T [Read] [0x20018d00]
  2] T [Read] [0x20018d40]
  3] T [Write] [0x1ff96dc0] [0]
  4] T [Read] [0x20026d00]
  5] T [Read] [0x20018d80]
  6] T [Read] [0x20018e00]
  7] T [Read] [0x20018e40]
  8] T [Read] [0x20018e80]
  9] T [Write] [0x1ff96d80] [0]
  10] T [Read] [0x20018ec0]
  11] T [Read] [0x200202c0]
  12] T [Read] [0x2000b240]
  13] T [Read] [0x20020300]
  14] T [Read] [0x40002140]
  15] T [Read] [0x20020340]
  16] T [Read] [0x200343c0]
  17] T [Read] [0x20026e40]
  18] T [Read] [0x40008480]
  19] T [Read] [0x20020380]
  20] T [Read] [0x20019000]
  21] T [Read] [0x2000a9c0]
  22] T [Read] [0x20019040]
  23] T [Read] [0x20019080]
  24] T [Read] [0x40009e80]
  25] T [Read] [0x200190c0]
  26] T [Read] [0x20018640]
  27] T [Write] [0x40010880] [0]
  28] T [Read] [0x20018dc0]
  29] T [Read] [0x20018900]
  30] T [Read] [0x20018940]
== Printing bank states (According to MC)
[4096] [8192] [4096] [4096] [4096] [4097] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    4]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    5]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    6]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    7]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    8]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    9]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    10]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    11]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    12]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    13]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    14]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    15]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    16]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    17]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    18]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    19]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    20]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    21]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    22]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    23]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    24]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    25]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    26]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    27]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    28]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    29]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    30]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    31]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200162c0] r[0] b[3] row[4096] col[177] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016300] r[0] b[4] row[4096] col[177] data[0]=NO DATA

 ------------------------- [308] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001640] r[0] b[1] row[8192] col[11]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200162c0] [0]
== Printing transaction queue
  0] T [Read] [0x2000a900]
  1] T [Read] [0x20018d00]
  2] T [Read] [0x20018d40]
  3] T [Write] [0x1ff96dc0] [0]
  4] T [Read] [0x20026d00]
  5] T [Read] [0x20018d80]
  6] T [Read] [0x20018e00]
  7] T [Read] [0x20018e40]
  8] T [Read] [0x20018e80]
  9] T [Write] [0x1ff96d80] [0]
  10] T [Read] [0x20018ec0]
  11] T [Read] [0x200202c0]
  12] T [Read] [0x2000b240]
  13] T [Read] [0x20020300]
  14] T [Read] [0x40002140]
  15] T [Read] [0x20020340]
  16] T [Read] [0x200343c0]
  17] T [Read] [0x20026e40]
  18] T [Read] [0x40008480]
  19] T [Read] [0x20020380]
  20] T [Read] [0x20019000]
  21] T [Read] [0x2000a9c0]
  22] T [Read] [0x20019040]
  23] T [Read] [0x20019080]
  24] T [Read] [0x40009e80]
  25] T [Read] [0x200190c0]
  26] T [Read] [0x20018640]
  27] T [Write] [0x40010880] [0]
  28] T [Read] [0x20018dc0]
  29] T [Read] [0x20018900]
  30] T [Read] [0x20018940]
  31] T [Read] [0x200189c0]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [4097] [4096] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    2]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    3]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    4]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    5]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    6]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    7]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    8]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    9]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    10]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    11]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    12]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    13]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    14]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    15]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    16]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    17]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    18]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    19]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    20]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    21]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    22]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    23]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    24]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    25]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    26]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    27]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    28]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    29]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    30]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    31]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [309] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a900]
  1] T [Read] [0x20018d00]
  2] T [Read] [0x20018d40]
  3] T [Write] [0x1ff96dc0] [0]
  4] T [Read] [0x20026d00]
  5] T [Read] [0x20018d80]
  6] T [Read] [0x20018e00]
  7] T [Read] [0x20018e40]
  8] T [Read] [0x20018e80]
  9] T [Write] [0x1ff96d80] [0]
  10] T [Read] [0x20018ec0]
  11] T [Read] [0x200202c0]
  12] T [Read] [0x2000b240]
  13] T [Read] [0x20020300]
  14] T [Read] [0x40002140]
  15] T [Read] [0x20020340]
  16] T [Read] [0x200343c0]
  17] T [Read] [0x20026e40]
  18] T [Read] [0x40008480]
  19] T [Read] [0x20020380]
  20] T [Read] [0x20019000]
  21] T [Read] [0x2000a9c0]
  22] T [Read] [0x20019040]
  23] T [Read] [0x20019080]
  24] T [Read] [0x40009e80]
  25] T [Read] [0x200190c0]
  26] T [Read] [0x20018640]
  27] T [Write] [0x40010880] [0]
  28] T [Read] [0x20018dc0]
  29] T [Read] [0x20018900]
  30] T [Read] [0x20018940]
  31] T [Read] [0x200189c0]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    3]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    4]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    5]BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
    6]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    7]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    8]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    9]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    10]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    11]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    12]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    13]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    14]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    15]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    16]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    17]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    18]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    19]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    20]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    21]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    22]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    23]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    24]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    25]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    26]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    27]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    28]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    29]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    30]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016300] r[0] b[4] row[4096] col[177] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018400] r[0] b[0] row[4096] col[194] data[0]=NO DATA

 ------------------------- [310] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200163c0] r[0] b[7] row[4096] col[177]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
== New Transaction - Mapping Address [0x2000a900] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016300] [0]
== Printing transaction queue
  0] T [Read] [0x20018d00]
  1] T [Read] [0x20018d40]
  2] T [Write] [0x1ff96dc0] [0]
  3] T [Read] [0x20026d00]
  4] T [Read] [0x20018d80]
  5] T [Read] [0x20018e00]
  6] T [Read] [0x20018e40]
  7] T [Read] [0x20018e80]
  8] T [Write] [0x1ff96d80] [0]
  9] T [Read] [0x20018ec0]
  10] T [Read] [0x200202c0]
  11] T [Read] [0x2000b240]
  12] T [Read] [0x20020300]
  13] T [Read] [0x40002140]
  14] T [Read] [0x20020340]
  15] T [Read] [0x200343c0]
  16] T [Read] [0x20026e40]
  17] T [Read] [0x40008480]
  18] T [Read] [0x20020380]
  19] T [Read] [0x20019000]
  20] T [Read] [0x2000a9c0]
  21] T [Read] [0x20019040]
  22] T [Read] [0x20019080]
  23] T [Read] [0x40009e80]
  24] T [Read] [0x200190c0]
  25] T [Read] [0x20018640]
  26] T [Write] [0x40010880] [0]
  27] T [Read] [0x20018dc0]
  28] T [Read] [0x20018900]
  29] T [Read] [0x20018940]
  30] T [Read] [0x200189c0]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    3]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    4]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    5]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    6]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    7]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    8]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    9]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    10]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    11]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    12]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    13]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    14]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    15]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    16]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    17]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    18]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    19]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    20]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    21]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    22]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    23]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    24]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    25]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    26]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    27]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    28]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    29]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    30]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    31]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [311] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018480] r[0] b[2] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018d00]
  1] T [Read] [0x20018d40]
  2] T [Write] [0x1ff96dc0] [0]
  3] T [Read] [0x20026d00]
  4] T [Read] [0x20018d80]
  5] T [Read] [0x20018e00]
  6] T [Read] [0x20018e40]
  7] T [Read] [0x20018e80]
  8] T [Write] [0x1ff96d80] [0]
  9] T [Read] [0x20018ec0]
  10] T [Read] [0x200202c0]
  11] T [Read] [0x2000b240]
  12] T [Read] [0x20020300]
  13] T [Read] [0x40002140]
  14] T [Read] [0x20020340]
  15] T [Read] [0x200343c0]
  16] T [Read] [0x20026e40]
  17] T [Read] [0x40008480]
  18] T [Read] [0x20020380]
  19] T [Read] [0x20019000]
  20] T [Read] [0x2000a9c0]
  21] T [Read] [0x20019040]
  22] T [Read] [0x20019080]
  23] T [Read] [0x40009e80]
  24] T [Read] [0x200190c0]
  25] T [Read] [0x20018640]
  26] T [Write] [0x40010880] [0]
  27] T [Read] [0x20018dc0]
  28] T [Read] [0x20018900]
  29] T [Read] [0x20018940]
  30] T [Read] [0x200189c0]
  31] T [Read] [0x20018a00]
== Printing bank states (According to MC)
[pre] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    2]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    3]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    4]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    5]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    6]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    7]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    8]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    9]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    10]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    11]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    12]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    13]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    14]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    15]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    16]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    17]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    18]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    19]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    20]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    21]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    22]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    23]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    24]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    25]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    26]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    27]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    28]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    29]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    30]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    31]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018400] r[0] b[0] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001640] r[0] b[1] row[8192] col[11] data[0]=NO DATA

 ------------------------- [312] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018400] [0]
== Printing transaction queue
  0] T [Read] [0x20018d00]
  1] T [Read] [0x20018d40]
  2] T [Write] [0x1ff96dc0] [0]
  3] T [Read] [0x20026d00]
  4] T [Read] [0x20018d80]
  5] T [Read] [0x20018e00]
  6] T [Read] [0x20018e40]
  7] T [Read] [0x20018e80]
  8] T [Write] [0x1ff96d80] [0]
  9] T [Read] [0x20018ec0]
  10] T [Read] [0x200202c0]
  11] T [Read] [0x2000b240]
  12] T [Read] [0x20020300]
  13] T [Read] [0x40002140]
  14] T [Read] [0x20020340]
  15] T [Read] [0x200343c0]
  16] T [Read] [0x20026e40]
  17] T [Read] [0x40008480]
  18] T [Read] [0x20020380]
  19] T [Read] [0x20019000]
  20] T [Read] [0x2000a9c0]
  21] T [Read] [0x20019040]
  22] T [Read] [0x20019080]
  23] T [Read] [0x40009e80]
  24] T [Read] [0x200190c0]
  25] T [Read] [0x20018640]
  26] T [Write] [0x40010880] [0]
  27] T [Read] [0x20018dc0]
  28] T [Read] [0x20018900]
  29] T [Read] [0x20018940]
  30] T [Read] [0x200189c0]
  31] T [Read] [0x20018a00]
== Printing bank states (According to MC)
[4092] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
    1]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    2]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    4]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    5]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    6]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    7]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    8]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    9]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    10]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    11]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    12]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    13]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    14]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    15]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    16]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    17]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    18]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    19]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    20]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    21]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    22]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    23]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    24]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    25]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    26]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    27]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    28]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    29]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    30]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [313] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
== New Transaction - Mapping Address [0x20018d00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018d40]
  1] T [Write] [0x1ff96dc0] [0]
  2] T [Read] [0x20026d00]
  3] T [Read] [0x20018d80]
  4] T [Read] [0x20018e00]
  5] T [Read] [0x20018e40]
  6] T [Read] [0x20018e80]
  7] T [Write] [0x1ff96d80] [0]
  8] T [Read] [0x20018ec0]
  9] T [Read] [0x200202c0]
  10] T [Read] [0x2000b240]
  11] T [Read] [0x20020300]
  12] T [Read] [0x40002140]
  13] T [Read] [0x20020340]
  14] T [Read] [0x200343c0]
  15] T [Read] [0x20026e40]
  16] T [Read] [0x40008480]
  17] T [Read] [0x20020380]
  18] T [Read] [0x20019000]
  19] T [Read] [0x2000a9c0]
  20] T [Read] [0x20019040]
  21] T [Read] [0x20019080]
  22] T [Read] [0x40009e80]
  23] T [Read] [0x200190c0]
  24] T [Read] [0x20018640]
  25] T [Write] [0x40010880] [0]
  26] T [Read] [0x20018dc0]
  27] T [Read] [0x20018900]
  28] T [Read] [0x20018940]
  29] T [Read] [0x200189c0]
  30] T [Read] [0x20018a00]
== Printing bank states (According to MC)
[4092] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    4]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    5]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    6]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    7]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    8]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    9]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    10]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    11]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    12]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    13]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    14]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    15]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    16]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    17]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    18]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    19]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    20]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    21]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    22]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    23]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    24]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    25]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    26]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    27]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    28]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    29]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    30]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    31]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001640] r[0] b[1] row[8192] col[11] data[0]=NO DATA
 ------------------------- [314] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200163c0] r[0] b[7] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001640] [0]
== Printing transaction queue
  0] T [Read] [0x20018d40]
  1] T [Write] [0x1ff96dc0] [0]
  2] T [Read] [0x20026d00]
  3] T [Read] [0x20018d80]
  4] T [Read] [0x20018e00]
  5] T [Read] [0x20018e40]
  6] T [Read] [0x20018e80]
  7] T [Write] [0x1ff96d80] [0]
  8] T [Read] [0x20018ec0]
  9] T [Read] [0x200202c0]
  10] T [Read] [0x2000b240]
  11] T [Read] [0x20020300]
  12] T [Read] [0x40002140]
  13] T [Read] [0x20020340]
  14] T [Read] [0x200343c0]
  15] T [Read] [0x20026e40]
  16] T [Read] [0x40008480]
  17] T [Read] [0x20020380]
  18] T [Read] [0x20019000]
  19] T [Read] [0x2000a9c0]
  20] T [Read] [0x20019040]
  21] T [Read] [0x20019080]
  22] T [Read] [0x40009e80]
  23] T [Read] [0x200190c0]
  24] T [Read] [0x20018640]
  25] T [Write] [0x40010880] [0]
  26] T [Read] [0x20018dc0]
  27] T [Read] [0x20018900]
  28] T [Read] [0x20018940]
  29] T [Read] [0x200189c0]
  30] T [Read] [0x20018a00]
  31] T [Read] [0x20018b40]
== Printing bank states (According to MC)
[4092] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x20018500] r[0] b[4] row[4096] col[194]
    4]BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
    5]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    6]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    7]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    8]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    9]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    10]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    11]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    12]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    13]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    14]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    15]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    16]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    17]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    18]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    19]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    20]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    21]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    22]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    23]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    24]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    25]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    26]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    27]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    28]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    29]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    30]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    31]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018480] r[0] b[2] row[4096] col[194] data[0]=NO DATA

 ------------------------- [315] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
== New Transaction - Mapping Address [0x20018d40] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96dc0] [0]
  1] T [Read] [0x20026d00]
  2] T [Read] [0x20018d80]
  3] T [Read] [0x20018e00]
  4] T [Read] [0x20018e40]
  5] T [Read] [0x20018e80]
  6] T [Write] [0x1ff96d80] [0]
  7] T [Read] [0x20018ec0]
  8] T [Read] [0x200202c0]
  9] T [Read] [0x2000b240]
  10] T [Read] [0x20020300]
  11] T [Read] [0x40002140]
  12] T [Read] [0x20020340]
  13] T [Read] [0x200343c0]
  14] T [Read] [0x20026e40]
  15] T [Read] [0x40008480]
  16] T [Read] [0x20020380]
  17] T [Read] [0x20019000]
  18] T [Read] [0x2000a9c0]
  19] T [Read] [0x20019040]
  20] T [Read] [0x20019080]
  21] T [Read] [0x40009e80]
  22] T [Read] [0x200190c0]
  23] T [Read] [0x20018640]
  24] T [Write] [0x40010880] [0]
  25] T [Read] [0x20018dc0]
  26] T [Read] [0x20018900]
  27] T [Read] [0x20018940]
  28] T [Read] [0x200189c0]
  29] T [Read] [0x20018a00]
  30] T [Read] [0x20018b40]
== Printing bank states (According to MC)
[4092] [8192] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    4]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    5]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    6]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    7]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    8]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    9]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    10]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    11]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    12]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    13]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    14]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    15]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    16]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    17]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    18]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    19]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    20]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    21]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    22]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    23]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    24]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    25]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    26]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    27]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    28]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    29]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    30]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    31]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [316] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018500] r[0] b[4] row[4096] col[194]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96dc0] [0]
  1] T [Read] [0x20026d00]
  2] T [Read] [0x20018d80]
  3] T [Read] [0x20018e00]
  4] T [Read] [0x20018e40]
  5] T [Read] [0x20018e80]
  6] T [Write] [0x1ff96d80] [0]
  7] T [Read] [0x20018ec0]
  8] T [Read] [0x200202c0]
  9] T [Read] [0x2000b240]
  10] T [Read] [0x20020300]
  11] T [Read] [0x40002140]
  12] T [Read] [0x20020340]
  13] T [Read] [0x200343c0]
  14] T [Read] [0x20026e40]
  15] T [Read] [0x40008480]
  16] T [Read] [0x20020380]
  17] T [Read] [0x20019000]
  18] T [Read] [0x2000a9c0]
  19] T [Read] [0x20019040]
  20] T [Read] [0x20019080]
  21] T [Read] [0x40009e80]
  22] T [Read] [0x200190c0]
  23] T [Read] [0x20018640]
  24] T [Write] [0x40010880] [0]
  25] T [Read] [0x20018dc0]
  26] T [Read] [0x20018900]
  27] T [Read] [0x20018940]
  28] T [Read] [0x200189c0]
  29] T [Read] [0x20018a00]
  30] T [Read] [0x20018b40]
  31] T [Read] [0x200192c0]
== Printing bank states (According to MC)
[4092] [pre] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    4]BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
    5]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    6]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    7]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    8]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    9]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    10]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    11]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    12]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    13]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    14]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    15]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    16]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    17]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    18]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    19]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    20]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    21]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    22]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    23]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    24]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    25]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    26]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    27]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    28]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    29]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    30]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    31]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018480] r[0] b[2] row[4096] col[194] data[0]=NO DATA
 ------------------------- [317] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
== New Transaction - Mapping Address [0x1ff96dc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 4092
  Col  : 182
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018480] [0]
== Printing transaction queue
  0] T [Read] [0x20026d00]
  1] T [Read] [0x20018d80]
  2] T [Read] [0x20018e00]
  3] T [Read] [0x20018e40]
  4] T [Read] [0x20018e80]
  5] T [Write] [0x1ff96d80] [0]
  6] T [Read] [0x20018ec0]
  7] T [Read] [0x200202c0]
  8] T [Read] [0x2000b240]
  9] T [Read] [0x20020300]
  10] T [Read] [0x40002140]
  11] T [Read] [0x20020340]
  12] T [Read] [0x200343c0]
  13] T [Read] [0x20026e40]
  14] T [Read] [0x40008480]
  15] T [Read] [0x20020380]
  16] T [Read] [0x20019000]
  17] T [Read] [0x2000a9c0]
  18] T [Read] [0x20019040]
  19] T [Read] [0x20019080]
  20] T [Read] [0x40009e80]
  21] T [Read] [0x200190c0]
  22] T [Read] [0x20018640]
  23] T [Write] [0x40010880] [0]
  24] T [Read] [0x20018dc0]
  25] T [Read] [0x20018900]
  26] T [Read] [0x20018940]
  27] T [Read] [0x200189c0]
  28] T [Read] [0x20018a00]
  29] T [Read] [0x20018b40]
  30] T [Read] [0x200192c0]
== Printing bank states (According to MC)
[4092] [pre] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    5]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    6]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    7]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    8]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    9]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    10]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    11]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    12]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    13]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    14]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    15]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    16]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    17]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    18]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    19]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    20]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    21]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    22]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    23]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    24]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    25]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    26]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    27]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    28]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    29]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    30]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    31]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200163c0] r[0] b[7] row[4096] col[177] data[0]=NO DATA

 ------------------------- [318] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2001bd80] r[0] b[6] row[4096] col[222]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026d00]
  1] T [Read] [0x20018d80]
  2] T [Read] [0x20018e00]
  3] T [Read] [0x20018e40]
  4] T [Read] [0x20018e80]
  5] T [Write] [0x1ff96d80] [0]
  6] T [Read] [0x20018ec0]
  7] T [Read] [0x200202c0]
  8] T [Read] [0x2000b240]
  9] T [Read] [0x20020300]
  10] T [Read] [0x40002140]
  11] T [Read] [0x20020340]
  12] T [Read] [0x200343c0]
  13] T [Read] [0x20026e40]
  14] T [Read] [0x40008480]
  15] T [Read] [0x20020380]
  16] T [Read] [0x20019000]
  17] T [Read] [0x2000a9c0]
  18] T [Read] [0x20019040]
  19] T [Read] [0x20019080]
  20] T [Read] [0x40009e80]
  21] T [Read] [0x200190c0]
  22] T [Read] [0x20018640]
  23] T [Write] [0x40010880] [0]
  24] T [Read] [0x20018dc0]
  25] T [Read] [0x20018900]
  26] T [Read] [0x20018940]
  27] T [Read] [0x200189c0]
  28] T [Read] [0x20018a00]
  29] T [Read] [0x20018b40]
  30] T [Read] [0x200192c0]
  31] T [Read] [0x20019300]
== Printing bank states (According to MC)
[4092] [pre] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    5]BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
    6]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    7]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    8]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    9]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    10]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    11]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    12]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    13]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    14]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    15]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    16]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    17]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    18]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    19]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    20]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    21]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    22]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    23]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    24]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    25]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    26]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    27]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    28]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    29]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    30]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    31]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [319] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026d00]
  1] T [Read] [0x20018d80]
  2] T [Read] [0x20018e00]
  3] T [Read] [0x20018e40]
  4] T [Read] [0x20018e80]
  5] T [Write] [0x1ff96d80] [0]
  6] T [Read] [0x20018ec0]
  7] T [Read] [0x200202c0]
  8] T [Read] [0x2000b240]
  9] T [Read] [0x20020300]
  10] T [Read] [0x40002140]
  11] T [Read] [0x20020340]
  12] T [Read] [0x200343c0]
  13] T [Read] [0x20026e40]
  14] T [Read] [0x40008480]
  15] T [Read] [0x20020380]
  16] T [Read] [0x20019000]
  17] T [Read] [0x2000a9c0]
  18] T [Read] [0x20019040]
  19] T [Read] [0x20019080]
  20] T [Read] [0x40009e80]
  21] T [Read] [0x200190c0]
  22] T [Read] [0x20018640]
  23] T [Write] [0x40010880] [0]
  24] T [Read] [0x20018dc0]
  25] T [Read] [0x20018900]
  26] T [Read] [0x20018940]
  27] T [Read] [0x200189c0]
  28] T [Read] [0x20018a00]
  29] T [Read] [0x20018b40]
  30] T [Read] [0x200192c0]
  31] T [Read] [0x20019300]
== Printing bank states (According to MC)
[4092] [pre] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    3]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    5]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    6]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    7]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    8]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    9]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    10]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    11]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    12]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    13]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    14]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    15]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    16]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    17]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    18]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    19]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    20]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    21]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    22]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    23]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    24]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    25]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    26]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    27]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    28]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    29]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    30]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200163c0] r[0] b[7] row[4096] col[177] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018500] r[0] b[4] row[4096] col[194] data[0]=NO DATA

 ------------------------- [320] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20020740] r[0] b[5] row[4097] col[3]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
== New Transaction - Mapping Address [0x20026d00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4097
  Col  : 54
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200163c0] [0]
== Printing transaction queue
  0] T [Read] [0x20018d80]
  1] T [Read] [0x20018e00]
  2] T [Read] [0x20018e40]
  3] T [Read] [0x20018e80]
  4] T [Write] [0x1ff96d80] [0]
  5] T [Read] [0x20018ec0]
  6] T [Read] [0x200202c0]
  7] T [Read] [0x2000b240]
  8] T [Read] [0x20020300]
  9] T [Read] [0x40002140]
  10] T [Read] [0x20020340]
  11] T [Read] [0x200343c0]
  12] T [Read] [0x20026e40]
  13] T [Read] [0x40008480]
  14] T [Read] [0x20020380]
  15] T [Read] [0x20019000]
  16] T [Read] [0x2000a9c0]
  17] T [Read] [0x20019040]
  18] T [Read] [0x20019080]
  19] T [Read] [0x40009e80]
  20] T [Read] [0x200190c0]
  21] T [Read] [0x20018640]
  22] T [Write] [0x40010880] [0]
  23] T [Read] [0x20018dc0]
  24] T [Read] [0x20018900]
  25] T [Read] [0x20018940]
  26] T [Read] [0x200189c0]
  27] T [Read] [0x20018a00]
  28] T [Read] [0x20018b40]
  29] T [Read] [0x200192c0]
  30] T [Read] [0x20019300]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    6]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    7]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    8]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    9]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    10]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    11]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    12]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    13]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    14]BP [ACT] pa[0x20018580] r[0] b[6] row[4096] col[194]
    15]BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
    16]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    17]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    18]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    19]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    20]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    21]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    22]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    23]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    24]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    25]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    26]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    27]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    28]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    29]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    30]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    31]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [321] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018440] r[0] b[1] row[4096] col[194]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
== New Transaction - Mapping Address [0x20018d80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018e00]
  1] T [Read] [0x20018e40]
  2] T [Read] [0x20018e80]
  3] T [Write] [0x1ff96d80] [0]
  4] T [Read] [0x20018ec0]
  5] T [Read] [0x200202c0]
  6] T [Read] [0x2000b240]
  7] T [Read] [0x20020300]
  8] T [Read] [0x40002140]
  9] T [Read] [0x20020340]
  10] T [Read] [0x200343c0]
  11] T [Read] [0x20026e40]
  12] T [Read] [0x40008480]
  13] T [Read] [0x20020380]
  14] T [Read] [0x20019000]
  15] T [Read] [0x2000a9c0]
  16] T [Read] [0x20019040]
  17] T [Read] [0x20019080]
  18] T [Read] [0x40009e80]
  19] T [Read] [0x200190c0]
  20] T [Read] [0x20018640]
  21] T [Write] [0x40010880] [0]
  22] T [Read] [0x20018dc0]
  23] T [Read] [0x20018900]
  24] T [Read] [0x20018940]
  25] T [Read] [0x200189c0]
  26] T [Read] [0x20018a00]
  27] T [Read] [0x20018b40]
  28] T [Read] [0x200192c0]
  29] T [Read] [0x20019300]
  30] T [Read] [0x20018b80]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4097] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    6]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    7]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    8]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    9]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    10]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    11]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    12]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    13]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    14]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    15]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    16]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    17]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    18]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    19]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    20]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    21]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    22]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    23]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    24]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    25]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    26]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    27]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    28]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    29]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    30]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    31]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018500] r[0] b[4] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2001bd80] r[0] b[6] row[4096] col[222] data[0]=NO DATA

 ------------------------- [322] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018580] r[0] b[6] row[4096] col[194]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018500] [0]
== Printing transaction queue
  0] T [Read] [0x20018e00]
  1] T [Read] [0x20018e40]
  2] T [Read] [0x20018e80]
  3] T [Write] [0x1ff96d80] [0]
  4] T [Read] [0x20018ec0]
  5] T [Read] [0x200202c0]
  6] T [Read] [0x2000b240]
  7] T [Read] [0x20020300]
  8] T [Read] [0x40002140]
  9] T [Read] [0x20020340]
  10] T [Read] [0x200343c0]
  11] T [Read] [0x20026e40]
  12] T [Read] [0x40008480]
  13] T [Read] [0x20020380]
  14] T [Read] [0x20019000]
  15] T [Read] [0x2000a9c0]
  16] T [Read] [0x20019040]
  17] T [Read] [0x20019080]
  18] T [Read] [0x40009e80]
  19] T [Read] [0x200190c0]
  20] T [Read] [0x20018640]
  21] T [Write] [0x40010880] [0]
  22] T [Read] [0x20018dc0]
  23] T [Read] [0x20018900]
  24] T [Read] [0x20018940]
  25] T [Read] [0x200189c0]
  26] T [Read] [0x20018a00]
  27] T [Read] [0x20018b40]
  28] T [Read] [0x200192c0]
  29] T [Read] [0x20019300]
  30] T [Read] [0x20018b80]
  31] T [Write] [0x400108c0] [0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    6]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    7]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    8]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    9]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    10]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    11]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    12]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    13]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    14]BP [ACT] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    15]BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
    16]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    17]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    18]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    19]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    20]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    21]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    22]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    23]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    24]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    25]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    26]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    27]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    28]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    29]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    30]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    31]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [323] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
== New Transaction - Mapping Address [0x20018e00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 199
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018e40]
  1] T [Read] [0x20018e80]
  2] T [Write] [0x1ff96d80] [0]
  3] T [Read] [0x20018ec0]
  4] T [Read] [0x200202c0]
  5] T [Read] [0x2000b240]
  6] T [Read] [0x20020300]
  7] T [Read] [0x40002140]
  8] T [Read] [0x20020340]
  9] T [Read] [0x200343c0]
  10] T [Read] [0x20026e40]
  11] T [Read] [0x40008480]
  12] T [Read] [0x20020380]
  13] T [Read] [0x20019000]
  14] T [Read] [0x2000a9c0]
  15] T [Read] [0x20019040]
  16] T [Read] [0x20019080]
  17] T [Read] [0x40009e80]
  18] T [Read] [0x200190c0]
  19] T [Read] [0x20018640]
  20] T [Write] [0x40010880] [0]
  21] T [Read] [0x20018dc0]
  22] T [Read] [0x20018900]
  23] T [Read] [0x20018940]
  24] T [Read] [0x200189c0]
  25] T [Read] [0x20018a00]
  26] T [Read] [0x20018b40]
  27] T [Read] [0x200192c0]
  28] T [Read] [0x20019300]
  29] T [Read] [0x20018b80]
  30] T [Write] [0x400108c0] [0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    6]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    7]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    8]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    9]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    10]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    11]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    12]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    13]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    14]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    15]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    16]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    17]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    18]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    19]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    20]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    21]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    22]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    23]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    24]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    25]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    26]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    27]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    28]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    29]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    30]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    31]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2001bd80] r[0] b[6] row[4096] col[222] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20020740] r[0] b[5] row[4097] col[3] data[0]=NO DATA

 ------------------------- [324] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200185c0] r[0] b[7] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2001bd80] [0]
== Printing transaction queue
  0] T [Read] [0x20018e40]
  1] T [Read] [0x20018e80]
  2] T [Write] [0x1ff96d80] [0]
  3] T [Read] [0x20018ec0]
  4] T [Read] [0x200202c0]
  5] T [Read] [0x2000b240]
  6] T [Read] [0x20020300]
  7] T [Read] [0x40002140]
  8] T [Read] [0x20020340]
  9] T [Read] [0x200343c0]
  10] T [Read] [0x20026e40]
  11] T [Read] [0x40008480]
  12] T [Read] [0x20020380]
  13] T [Read] [0x20019000]
  14] T [Read] [0x2000a9c0]
  15] T [Read] [0x20019040]
  16] T [Read] [0x20019080]
  17] T [Read] [0x40009e80]
  18] T [Read] [0x200190c0]
  19] T [Read] [0x20018640]
  20] T [Write] [0x40010880] [0]
  21] T [Read] [0x20018dc0]
  22] T [Read] [0x20018900]
  23] T [Read] [0x20018940]
  24] T [Read] [0x200189c0]
  25] T [Read] [0x20018a00]
  26] T [Read] [0x20018b40]
  27] T [Read] [0x200192c0]
  28] T [Read] [0x20019300]
  29] T [Read] [0x20018b80]
  30] T [Write] [0x400108c0] [0]
  31] T [Read] [0x20002780]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
    2]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    4]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    6]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    7]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    8]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    9]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    10]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    11]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    12]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    13]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    14]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    15]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    16]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    17]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    18]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    19]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    20]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    21]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    22]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    23]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    24]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    25]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    26]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    27]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    28]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    29]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    30]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    31]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [325] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018e40]
  1] T [Read] [0x20018e80]
  2] T [Write] [0x1ff96d80] [0]
  3] T [Read] [0x20018ec0]
  4] T [Read] [0x200202c0]
  5] T [Read] [0x2000b240]
  6] T [Read] [0x20020300]
  7] T [Read] [0x40002140]
  8] T [Read] [0x20020340]
  9] T [Read] [0x200343c0]
  10] T [Read] [0x20026e40]
  11] T [Read] [0x40008480]
  12] T [Read] [0x20020380]
  13] T [Read] [0x20019000]
  14] T [Read] [0x2000a9c0]
  15] T [Read] [0x20019040]
  16] T [Read] [0x20019080]
  17] T [Read] [0x40009e80]
  18] T [Read] [0x200190c0]
  19] T [Read] [0x20018640]
  20] T [Write] [0x40010880] [0]
  21] T [Read] [0x20018dc0]
  22] T [Read] [0x20018900]
  23] T [Read] [0x20018940]
  24] T [Read] [0x200189c0]
  25] T [Read] [0x20018a00]
  26] T [Read] [0x20018b40]
  27] T [Read] [0x200192c0]
  28] T [Read] [0x20019300]
  29] T [Read] [0x20018b80]
  30] T [Write] [0x400108c0] [0]
  31] T [Read] [0x20002780]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
    6]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    7]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    8]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    9]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    10]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    11]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    12]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    13]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    14]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    15]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    16]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    17]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    18]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    19]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    20]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    21]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    22]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    23]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    24]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    25]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    26]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    27]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    28]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    29]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    30]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20020740] r[0] b[5] row[4097] col[3] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018580] r[0] b[6] row[4096] col[194] data[0]=NO DATA

 ------------------------- [326] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018440] r[0] b[1] row[4096] col[194]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
== New Transaction - Mapping Address [0x20018e40] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 199
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20020740] [0]
== Printing transaction queue
  0] T [Read] [0x20018e80]
  1] T [Write] [0x1ff96d80] [0]
  2] T [Read] [0x20018ec0]
  3] T [Read] [0x200202c0]
  4] T [Read] [0x2000b240]
  5] T [Read] [0x20020300]
  6] T [Read] [0x40002140]
  7] T [Read] [0x20020340]
  8] T [Read] [0x200343c0]
  9] T [Read] [0x20026e40]
  10] T [Read] [0x40008480]
  11] T [Read] [0x20020380]
  12] T [Read] [0x20019000]
  13] T [Read] [0x2000a9c0]
  14] T [Read] [0x20019040]
  15] T [Read] [0x20019080]
  16] T [Read] [0x40009e80]
  17] T [Read] [0x200190c0]
  18] T [Read] [0x20018640]
  19] T [Write] [0x40010880] [0]
  20] T [Read] [0x20018dc0]
  21] T [Read] [0x20018900]
  22] T [Read] [0x20018940]
  23] T [Read] [0x200189c0]
  24] T [Read] [0x20018a00]
  25] T [Read] [0x20018b40]
  26] T [Read] [0x200192c0]
  27] T [Read] [0x20019300]
  28] T [Read] [0x20018b80]
  29] T [Write] [0x400108c0] [0]
  30] T [Read] [0x20002780]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    6]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    8]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    10]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    12]BP [ACT] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    13]BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
    14]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    15]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    16]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    17]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    18]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    19]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    20]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    21]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    22]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    23]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    24]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    25]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    26]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    27]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    28]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    29]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    30]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    31]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [327] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018540] r[0] b[5] row[4096] col[194]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
== New Transaction - Mapping Address [0x20018e80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 199
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96d80] [0]
  1] T [Read] [0x20018ec0]
  2] T [Read] [0x200202c0]
  3] T [Read] [0x2000b240]
  4] T [Read] [0x20020300]
  5] T [Read] [0x40002140]
  6] T [Read] [0x20020340]
  7] T [Read] [0x200343c0]
  8] T [Read] [0x20026e40]
  9] T [Read] [0x40008480]
  10] T [Read] [0x20020380]
  11] T [Read] [0x20019000]
  12] T [Read] [0x2000a9c0]
  13] T [Read] [0x20019040]
  14] T [Read] [0x20019080]
  15] T [Read] [0x40009e80]
  16] T [Read] [0x200190c0]
  17] T [Read] [0x20018640]
  18] T [Write] [0x40010880] [0]
  19] T [Read] [0x20018dc0]
  20] T [Read] [0x20018900]
  21] T [Read] [0x20018940]
  22] T [Read] [0x200189c0]
  23] T [Read] [0x20018a00]
  24] T [Read] [0x20018b40]
  25] T [Read] [0x200192c0]
  26] T [Read] [0x20019300]
  27] T [Read] [0x20018b80]
  28] T [Write] [0x400108c0] [0]
  29] T [Read] [0x20002780]
  30] T [Read] [0x20018680]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    6]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    8]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    10]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    12]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    13]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    14]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    15]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    16]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    17]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    18]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    19]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    20]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    21]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    22]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    23]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    24]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    25]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    26]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    27]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    28]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    29]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    30]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    31]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018580] r[0] b[6] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200185c0] r[0] b[7] row[4096] col[194] data[0]=NO DATA

 ------------------------- [328] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018c80] r[0] b[2] row[4096] col[198]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018580] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96d80] [0]
  1] T [Read] [0x20018ec0]
  2] T [Read] [0x200202c0]
  3] T [Read] [0x2000b240]
  4] T [Read] [0x20020300]
  5] T [Read] [0x40002140]
  6] T [Read] [0x20020340]
  7] T [Read] [0x200343c0]
  8] T [Read] [0x20026e40]
  9] T [Read] [0x40008480]
  10] T [Read] [0x20020380]
  11] T [Read] [0x20019000]
  12] T [Read] [0x2000a9c0]
  13] T [Read] [0x20019040]
  14] T [Read] [0x20019080]
  15] T [Read] [0x40009e80]
  16] T [Read] [0x200190c0]
  17] T [Read] [0x20018640]
  18] T [Write] [0x40010880] [0]
  19] T [Read] [0x20018dc0]
  20] T [Read] [0x20018900]
  21] T [Read] [0x20018940]
  22] T [Read] [0x200189c0]
  23] T [Read] [0x20018a00]
  24] T [Read] [0x20018b40]
  25] T [Read] [0x200192c0]
  26] T [Read] [0x20019300]
  27] T [Read] [0x20018b80]
  28] T [Write] [0x400108c0] [0]
  29] T [Read] [0x20002780]
  30] T [Read] [0x20018680]
  31] T [Read] [0x200186c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    6]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    8]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    10]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    12]BP [ACT] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    13]BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
    14]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    15]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    16]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    17]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    18]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    19]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    20]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    21]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    22]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    23]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    24]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    25]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    26]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    27]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    28]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    29]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    30]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    31]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [329] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
== New Transaction - Mapping Address [0x1ff96d80] (Write)
  Rank : 0
  Bank : 6
  Row  : 4092
  Col  : 182
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018ec0]
  1] T [Read] [0x200202c0]
  2] T [Read] [0x2000b240]
  3] T [Read] [0x20020300]
  4] T [Read] [0x40002140]
  5] T [Read] [0x20020340]
  6] T [Read] [0x200343c0]
  7] T [Read] [0x20026e40]
  8] T [Read] [0x40008480]
  9] T [Read] [0x20020380]
  10] T [Read] [0x20019000]
  11] T [Read] [0x2000a9c0]
  12] T [Read] [0x20019040]
  13] T [Read] [0x20019080]
  14] T [Read] [0x40009e80]
  15] T [Read] [0x200190c0]
  16] T [Read] [0x20018640]
  17] T [Write] [0x40010880] [0]
  18] T [Read] [0x20018dc0]
  19] T [Read] [0x20018900]
  20] T [Read] [0x20018940]
  21] T [Read] [0x200189c0]
  22] T [Read] [0x20018a00]
  23] T [Read] [0x20018b40]
  24] T [Read] [0x200192c0]
  25] T [Read] [0x20019300]
  26] T [Read] [0x20018b80]
  27] T [Write] [0x400108c0] [0]
  28] T [Read] [0x20002780]
  29] T [Read] [0x20018680]
  30] T [Read] [0x200186c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    6]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    8]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    10]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    12]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    13]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    14]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    15]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    16]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    17]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    18]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    19]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    20]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    21]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    22]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    23]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    24]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    25]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    26]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    27]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    28]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    29]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    30]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    31]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200185c0] r[0] b[7] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018440] r[0] b[1] row[4096] col[194] data[0]=NO DATA

 ------------------------- [330] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018cc0] r[0] b[3] row[4096] col[198]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200185c0] [0]
== Printing transaction queue
  0] T [Read] [0x20018ec0]
  1] T [Read] [0x200202c0]
  2] T [Read] [0x2000b240]
  3] T [Read] [0x20020300]
  4] T [Read] [0x40002140]
  5] T [Read] [0x20020340]
  6] T [Read] [0x200343c0]
  7] T [Read] [0x20026e40]
  8] T [Read] [0x40008480]
  9] T [Read] [0x20020380]
  10] T [Read] [0x20019000]
  11] T [Read] [0x2000a9c0]
  12] T [Read] [0x20019040]
  13] T [Read] [0x20019080]
  14] T [Read] [0x40009e80]
  15] T [Read] [0x200190c0]
  16] T [Read] [0x20018640]
  17] T [Write] [0x40010880] [0]
  18] T [Read] [0x20018dc0]
  19] T [Read] [0x20018900]
  20] T [Read] [0x20018940]
  21] T [Read] [0x200189c0]
  22] T [Read] [0x20018a00]
  23] T [Read] [0x20018b40]
  24] T [Read] [0x200192c0]
  25] T [Read] [0x20019300]
  26] T [Read] [0x20018b80]
  27] T [Write] [0x400108c0] [0]
  28] T [Read] [0x20002780]
  29] T [Read] [0x20018680]
  30] T [Read] [0x200186c0]
  31] T [Read] [0x20018740]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
    6]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    8]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    10]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    12]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    13]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    14]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    15]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    16]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    17]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    18]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    19]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    20]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    21]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    22]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    23]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    24]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    25]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    26]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    27]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    28]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    29]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    30]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    31]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [331] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018ec0]
  1] T [Read] [0x200202c0]
  2] T [Read] [0x2000b240]
  3] T [Read] [0x20020300]
  4] T [Read] [0x40002140]
  5] T [Read] [0x20020340]
  6] T [Read] [0x200343c0]
  7] T [Read] [0x20026e40]
  8] T [Read] [0x40008480]
  9] T [Read] [0x20020380]
  10] T [Read] [0x20019000]
  11] T [Read] [0x2000a9c0]
  12] T [Read] [0x20019040]
  13] T [Read] [0x20019080]
  14] T [Read] [0x40009e80]
  15] T [Read] [0x200190c0]
  16] T [Read] [0x20018640]
  17] T [Write] [0x40010880] [0]
  18] T [Read] [0x20018dc0]
  19] T [Read] [0x20018900]
  20] T [Read] [0x20018940]
  21] T [Read] [0x200189c0]
  22] T [Read] [0x20018a00]
  23] T [Read] [0x20018b40]
  24] T [Read] [0x200192c0]
  25] T [Read] [0x20019300]
  26] T [Read] [0x20018b80]
  27] T [Write] [0x400108c0] [0]
  28] T [Read] [0x20002780]
  29] T [Read] [0x20018680]
  30] T [Read] [0x200186c0]
  31] T [Read] [0x20018740]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    12]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    13]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    14]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    15]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    16]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    17]BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    18]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    19]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    20]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    21]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    22]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    23]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    24]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    25]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    26]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    27]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    28]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    29]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    30]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018440] r[0] b[1] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018c80] r[0] b[2] row[4096] col[198] data[0]=NO DATA

 ------------------------- [332] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018540] r[0] b[5] row[4096] col[194]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
== New Transaction - Mapping Address [0x20018ec0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 199
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018440] [0]
== Printing transaction queue
  0] T [Read] [0x200202c0]
  1] T [Read] [0x2000b240]
  2] T [Read] [0x20020300]
  3] T [Read] [0x40002140]
  4] T [Read] [0x20020340]
  5] T [Read] [0x200343c0]
  6] T [Read] [0x20026e40]
  7] T [Read] [0x40008480]
  8] T [Read] [0x20020380]
  9] T [Read] [0x20019000]
  10] T [Read] [0x2000a9c0]
  11] T [Read] [0x20019040]
  12] T [Read] [0x20019080]
  13] T [Read] [0x40009e80]
  14] T [Read] [0x200190c0]
  15] T [Read] [0x20018640]
  16] T [Write] [0x40010880] [0]
  17] T [Read] [0x20018dc0]
  18] T [Read] [0x20018900]
  19] T [Read] [0x20018940]
  20] T [Read] [0x200189c0]
  21] T [Read] [0x20018a00]
  22] T [Read] [0x20018b40]
  23] T [Read] [0x200192c0]
  24] T [Read] [0x20019300]
  25] T [Read] [0x20018b80]
  26] T [Write] [0x400108c0] [0]
  27] T [Read] [0x20002780]
  28] T [Read] [0x20018680]
  29] T [Read] [0x200186c0]
  30] T [Read] [0x20018740]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [ACT] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    12]BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
    13]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    14]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    15]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    16]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    17]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    18]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    19]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    20]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    21]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    22]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    23]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    24]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    25]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    26]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    27]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    28]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    29]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    30]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    31]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [333] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
== New Transaction - Mapping Address [0x200202c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4097
  Col  : 1
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000b240]
  1] T [Read] [0x20020300]
  2] T [Read] [0x40002140]
  3] T [Read] [0x20020340]
  4] T [Read] [0x200343c0]
  5] T [Read] [0x20026e40]
  6] T [Read] [0x40008480]
  7] T [Read] [0x20020380]
  8] T [Read] [0x20019000]
  9] T [Read] [0x2000a9c0]
  10] T [Read] [0x20019040]
  11] T [Read] [0x20019080]
  12] T [Read] [0x40009e80]
  13] T [Read] [0x200190c0]
  14] T [Read] [0x20018640]
  15] T [Write] [0x40010880] [0]
  16] T [Read] [0x20018dc0]
  17] T [Read] [0x20018900]
  18] T [Read] [0x20018940]
  19] T [Read] [0x200189c0]
  20] T [Read] [0x20018a00]
  21] T [Read] [0x20018b40]
  22] T [Read] [0x200192c0]
  23] T [Read] [0x20019300]
  24] T [Read] [0x20018b80]
  25] T [Write] [0x400108c0] [0]
  26] T [Read] [0x20002780]
  27] T [Read] [0x20018680]
  28] T [Read] [0x200186c0]
  29] T [Read] [0x20018740]
  30] T [Read] [0x20019100]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    12]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    13]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    14]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    15]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    16]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    17]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    18]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    19]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    20]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    21]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    22]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    23]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    24]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    25]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    26]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    27]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    28]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    29]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    30]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    31]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018c80] r[0] b[2] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018cc0] r[0] b[3] row[4096] col[198] data[0]=NO DATA

 ------------------------- [334] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a900] r[0] b[4] row[4096] col[84]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018c80] [0]
== Printing transaction queue
  0] T [Read] [0x2000b240]
  1] T [Read] [0x20020300]
  2] T [Read] [0x40002140]
  3] T [Read] [0x20020340]
  4] T [Read] [0x200343c0]
  5] T [Read] [0x20026e40]
  6] T [Read] [0x40008480]
  7] T [Read] [0x20020380]
  8] T [Read] [0x20019000]
  9] T [Read] [0x2000a9c0]
  10] T [Read] [0x20019040]
  11] T [Read] [0x20019080]
  12] T [Read] [0x40009e80]
  13] T [Read] [0x200190c0]
  14] T [Read] [0x20018640]
  15] T [Write] [0x40010880] [0]
  16] T [Read] [0x20018dc0]
  17] T [Read] [0x20018900]
  18] T [Read] [0x20018940]
  19] T [Read] [0x200189c0]
  20] T [Read] [0x20018a00]
  21] T [Read] [0x20018b40]
  22] T [Read] [0x200192c0]
  23] T [Read] [0x20019300]
  24] T [Read] [0x20018b80]
  25] T [Write] [0x400108c0] [0]
  26] T [Read] [0x20002780]
  27] T [Read] [0x20018680]
  28] T [Read] [0x200186c0]
  29] T [Read] [0x20018740]
  30] T [Read] [0x20019100]
  31] T [Read] [0x20018780]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [ACT] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    12]BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
    13]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    14]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    15]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    16]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    17]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    18]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    19]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    20]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    21]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    22]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    23]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    24]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    25]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    26]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    27]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    28]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    29]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    30]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    31]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [335] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
== New Transaction - Mapping Address [0x2000b240] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 89
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20020300]
  1] T [Read] [0x40002140]
  2] T [Read] [0x20020340]
  3] T [Read] [0x200343c0]
  4] T [Read] [0x20026e40]
  5] T [Read] [0x40008480]
  6] T [Read] [0x20020380]
  7] T [Read] [0x20019000]
  8] T [Read] [0x2000a9c0]
  9] T [Read] [0x20019040]
  10] T [Read] [0x20019080]
  11] T [Read] [0x40009e80]
  12] T [Read] [0x200190c0]
  13] T [Read] [0x20018640]
  14] T [Write] [0x40010880] [0]
  15] T [Read] [0x20018dc0]
  16] T [Read] [0x20018900]
  17] T [Read] [0x20018940]
  18] T [Read] [0x200189c0]
  19] T [Read] [0x20018a00]
  20] T [Read] [0x20018b40]
  21] T [Read] [0x200192c0]
  22] T [Read] [0x20019300]
  23] T [Read] [0x20018b80]
  24] T [Write] [0x400108c0] [0]
  25] T [Read] [0x20002780]
  26] T [Read] [0x20018680]
  27] T [Read] [0x200186c0]
  28] T [Read] [0x20018740]
  29] T [Read] [0x20019100]
  30] T [Read] [0x20018780]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    12]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    13]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    14]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    15]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    16]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    17]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    18]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    19]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    20]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    21]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    22]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    23]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    24]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    25]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    26]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    27]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    28]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    29]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    30]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    31]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018cc0] r[0] b[3] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018540] r[0] b[5] row[4096] col[194] data[0]=NO DATA

 ------------------------- [336] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018d00] r[0] b[4] row[4096] col[198]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018cc0] [0]
== Printing transaction queue
  0] T [Read] [0x20020300]
  1] T [Read] [0x40002140]
  2] T [Read] [0x20020340]
  3] T [Read] [0x200343c0]
  4] T [Read] [0x20026e40]
  5] T [Read] [0x40008480]
  6] T [Read] [0x20020380]
  7] T [Read] [0x20019000]
  8] T [Read] [0x2000a9c0]
  9] T [Read] [0x20019040]
  10] T [Read] [0x20019080]
  11] T [Read] [0x40009e80]
  12] T [Read] [0x200190c0]
  13] T [Read] [0x20018640]
  14] T [Write] [0x40010880] [0]
  15] T [Read] [0x20018dc0]
  16] T [Read] [0x20018900]
  17] T [Read] [0x20018940]
  18] T [Read] [0x200189c0]
  19] T [Read] [0x20018a00]
  20] T [Read] [0x20018b40]
  21] T [Read] [0x200192c0]
  22] T [Read] [0x20019300]
  23] T [Read] [0x20018b80]
  24] T [Write] [0x400108c0] [0]
  25] T [Read] [0x20002780]
  26] T [Read] [0x20018680]
  27] T [Read] [0x200186c0]
  28] T [Read] [0x20018740]
  29] T [Read] [0x20019100]
  30] T [Read] [0x20018780]
  31] T [Read] [0x200187c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [ACT] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    12]BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
    13]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    14]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    15]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    16]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    17]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    18]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    19]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    20]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    21]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    22]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    23]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    24]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    25]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    26]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    27]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    28]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    29]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    30]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    31]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [337] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
== New Transaction - Mapping Address [0x20020300] (Read)
  Rank : 0
  Bank : 4
  Row  : 4097
  Col  : 1
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40002140]
  1] T [Read] [0x20020340]
  2] T [Read] [0x200343c0]
  3] T [Read] [0x20026e40]
  4] T [Read] [0x40008480]
  5] T [Read] [0x20020380]
  6] T [Read] [0x20019000]
  7] T [Read] [0x2000a9c0]
  8] T [Read] [0x20019040]
  9] T [Read] [0x20019080]
  10] T [Read] [0x40009e80]
  11] T [Read] [0x200190c0]
  12] T [Read] [0x20018640]
  13] T [Write] [0x40010880] [0]
  14] T [Read] [0x20018dc0]
  15] T [Read] [0x20018900]
  16] T [Read] [0x20018940]
  17] T [Read] [0x200189c0]
  18] T [Read] [0x20018a00]
  19] T [Read] [0x20018b40]
  20] T [Read] [0x200192c0]
  21] T [Read] [0x20019300]
  22] T [Read] [0x20018b80]
  23] T [Write] [0x400108c0] [0]
  24] T [Read] [0x20002780]
  25] T [Read] [0x20018680]
  26] T [Read] [0x200186c0]
  27] T [Read] [0x20018740]
  28] T [Read] [0x20019100]
  29] T [Read] [0x20018780]
  30] T [Read] [0x200187c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4096] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    14]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    15]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    16]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    17]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    18]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    19]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    20]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    21]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    22]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    23]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    24]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    25]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    26]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    27]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    28]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    29]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    30]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    31]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018540] r[0] b[5] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a900] r[0] b[4] row[4096] col[84] data[0]=NO DATA

 ------------------------- [338] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018d40] r[0] b[5] row[4096] col[198]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018540] [0]
== Printing transaction queue
  0] T [Read] [0x40002140]
  1] T [Read] [0x20020340]
  2] T [Read] [0x200343c0]
  3] T [Read] [0x20026e40]
  4] T [Read] [0x40008480]
  5] T [Read] [0x20020380]
  6] T [Read] [0x20019000]
  7] T [Read] [0x2000a9c0]
  8] T [Read] [0x20019040]
  9] T [Read] [0x20019080]
  10] T [Read] [0x40009e80]
  11] T [Read] [0x200190c0]
  12] T [Read] [0x20018640]
  13] T [Write] [0x40010880] [0]
  14] T [Read] [0x20018dc0]
  15] T [Read] [0x20018900]
  16] T [Read] [0x20018940]
  17] T [Read] [0x200189c0]
  18] T [Read] [0x20018a00]
  19] T [Read] [0x20018b40]
  20] T [Read] [0x200192c0]
  21] T [Read] [0x20019300]
  22] T [Read] [0x20018b80]
  23] T [Write] [0x400108c0] [0]
  24] T [Read] [0x20002780]
  25] T [Read] [0x20018680]
  26] T [Read] [0x200186c0]
  27] T [Read] [0x20018740]
  28] T [Read] [0x20019100]
  29] T [Read] [0x20018780]
  30] T [Read] [0x200187c0]
  31] T [Write] [0x4005b8c0] [0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    14]BP [ACT] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    15]BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
    16]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    17]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    18]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    19]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    20]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    21]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    22]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    23]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    24]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    25]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    26]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    27]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    28]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    29]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    30]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    31]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [339] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
== New Transaction - Mapping Address [0x40002140] (Read)
  Rank : 0
  Bank : 5
  Row  : 8192
  Col  : 16
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20020340]
  1] T [Read] [0x200343c0]
  2] T [Read] [0x20026e40]
  3] T [Read] [0x40008480]
  4] T [Read] [0x20020380]
  5] T [Read] [0x20019000]
  6] T [Read] [0x2000a9c0]
  7] T [Read] [0x20019040]
  8] T [Read] [0x20019080]
  9] T [Read] [0x40009e80]
  10] T [Read] [0x200190c0]
  11] T [Read] [0x20018640]
  12] T [Write] [0x40010880] [0]
  13] T [Read] [0x20018dc0]
  14] T [Read] [0x20018900]
  15] T [Read] [0x20018940]
  16] T [Read] [0x200189c0]
  17] T [Read] [0x20018a00]
  18] T [Read] [0x20018b40]
  19] T [Read] [0x200192c0]
  20] T [Read] [0x20019300]
  21] T [Read] [0x20018b80]
  22] T [Write] [0x400108c0] [0]
  23] T [Read] [0x20002780]
  24] T [Read] [0x20018680]
  25] T [Read] [0x200186c0]
  26] T [Read] [0x20018740]
  27] T [Read] [0x20019100]
  28] T [Read] [0x20018780]
  29] T [Read] [0x200187c0]
  30] T [Write] [0x4005b8c0] [0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [4096] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    14]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    16]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    17]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    18]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    19]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    20]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    21]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    22]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    23]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    24]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    25]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    26]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    27]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    28]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    29]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    30]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    31]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a900] r[0] b[4] row[4096] col[84] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018d00] r[0] b[4] row[4096] col[198] data[0]=NO DATA

 ------------------------- [340] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018d80] r[0] b[6] row[4096] col[198]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a900] [0]
== Printing transaction queue
  0] T [Read] [0x20020340]
  1] T [Read] [0x200343c0]
  2] T [Read] [0x20026e40]
  3] T [Read] [0x40008480]
  4] T [Read] [0x20020380]
  5] T [Read] [0x20019000]
  6] T [Read] [0x2000a9c0]
  7] T [Read] [0x20019040]
  8] T [Read] [0x20019080]
  9] T [Read] [0x40009e80]
  10] T [Read] [0x200190c0]
  11] T [Read] [0x20018640]
  12] T [Write] [0x40010880] [0]
  13] T [Read] [0x20018dc0]
  14] T [Read] [0x20018900]
  15] T [Read] [0x20018940]
  16] T [Read] [0x200189c0]
  17] T [Read] [0x20018a00]
  18] T [Read] [0x20018b40]
  19] T [Read] [0x200192c0]
  20] T [Read] [0x20019300]
  21] T [Read] [0x20018b80]
  22] T [Write] [0x400108c0] [0]
  23] T [Read] [0x20002780]
  24] T [Read] [0x20018680]
  25] T [Read] [0x200186c0]
  26] T [Read] [0x20018740]
  27] T [Read] [0x20019100]
  28] T [Read] [0x20018780]
  29] T [Read] [0x200187c0]
  30] T [Write] [0x4005b8c0] [0]
  31] T [Read] [0x20019340]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [pre] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    14]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    16]BP [ACT] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    17]BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
    18]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    19]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    20]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    21]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    22]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    23]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    24]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    25]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    26]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    27]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    28]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    29]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    30]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    31]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [341] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
== New Transaction - Mapping Address [0x20020340] (Read)
  Rank : 0
  Bank : 5
  Row  : 4097
  Col  : 1
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200343c0]
  1] T [Read] [0x20026e40]
  2] T [Read] [0x40008480]
  3] T [Read] [0x20020380]
  4] T [Read] [0x20019000]
  5] T [Read] [0x2000a9c0]
  6] T [Read] [0x20019040]
  7] T [Read] [0x20019080]
  8] T [Read] [0x40009e80]
  9] T [Read] [0x200190c0]
  10] T [Read] [0x20018640]
  11] T [Write] [0x40010880] [0]
  12] T [Read] [0x20018dc0]
  13] T [Read] [0x20018900]
  14] T [Read] [0x20018940]
  15] T [Read] [0x200189c0]
  16] T [Read] [0x20018a00]
  17] T [Read] [0x20018b40]
  18] T [Read] [0x200192c0]
  19] T [Read] [0x20019300]
  20] T [Read] [0x20018b80]
  21] T [Write] [0x400108c0] [0]
  22] T [Read] [0x20002780]
  23] T [Read] [0x20018680]
  24] T [Read] [0x200186c0]
  25] T [Read] [0x20018740]
  26] T [Read] [0x20019100]
  27] T [Read] [0x20018780]
  28] T [Read] [0x200187c0]
  29] T [Write] [0x4005b8c0] [0]
  30] T [Read] [0x20019340]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [pre] [pre] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    14]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    16]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    17]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    18]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    19]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    20]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    21]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    22]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    23]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    24]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    25]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    26]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    27]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    28]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    29]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    30]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    31]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018d00] r[0] b[4] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018d40] r[0] b[5] row[4096] col[198] data[0]=NO DATA

 ------------------------- [342] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018e40] r[0] b[1] row[4096] col[199]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018d00] [0]
== Printing transaction queue
  0] T [Read] [0x200343c0]
  1] T [Read] [0x20026e40]
  2] T [Read] [0x40008480]
  3] T [Read] [0x20020380]
  4] T [Read] [0x20019000]
  5] T [Read] [0x2000a9c0]
  6] T [Read] [0x20019040]
  7] T [Read] [0x20019080]
  8] T [Read] [0x40009e80]
  9] T [Read] [0x200190c0]
  10] T [Read] [0x20018640]
  11] T [Write] [0x40010880] [0]
  12] T [Read] [0x20018dc0]
  13] T [Read] [0x20018900]
  14] T [Read] [0x20018940]
  15] T [Read] [0x200189c0]
  16] T [Read] [0x20018a00]
  17] T [Read] [0x20018b40]
  18] T [Read] [0x200192c0]
  19] T [Read] [0x20019300]
  20] T [Read] [0x20018b80]
  21] T [Write] [0x400108c0] [0]
  22] T [Read] [0x20002780]
  23] T [Read] [0x20018680]
  24] T [Read] [0x200186c0]
  25] T [Read] [0x20018740]
  26] T [Read] [0x20019100]
  27] T [Read] [0x20018780]
  28] T [Read] [0x200187c0]
  29] T [Write] [0x4005b8c0] [0]
  30] T [Read] [0x20019340]
  31] T [Read] [0x200193c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4097] [pre] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [ACT] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    16]BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
    17]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    18]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    19]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    20]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    21]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    22]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    23]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    24]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    25]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    26]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    27]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    28]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    29]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    30]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [343] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20026d00] r[0] b[4] row[4097] col[54]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
== New Transaction - Mapping Address [0x200343c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4097
  Col  : 161
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20026e40]
  1] T [Read] [0x40008480]
  2] T [Read] [0x20020380]
  3] T [Read] [0x20019000]
  4] T [Read] [0x2000a9c0]
  5] T [Read] [0x20019040]
  6] T [Read] [0x20019080]
  7] T [Read] [0x40009e80]
  8] T [Read] [0x200190c0]
  9] T [Read] [0x20018640]
  10] T [Write] [0x40010880] [0]
  11] T [Read] [0x20018dc0]
  12] T [Read] [0x20018900]
  13] T [Read] [0x20018940]
  14] T [Read] [0x200189c0]
  15] T [Read] [0x20018a00]
  16] T [Read] [0x20018b40]
  17] T [Read] [0x200192c0]
  18] T [Read] [0x20019300]
  19] T [Read] [0x20018b80]
  20] T [Write] [0x400108c0] [0]
  21] T [Read] [0x20002780]
  22] T [Read] [0x20018680]
  23] T [Read] [0x200186c0]
  24] T [Read] [0x20018740]
  25] T [Read] [0x20019100]
  26] T [Read] [0x20018780]
  27] T [Read] [0x200187c0]
  28] T [Write] [0x4005b8c0] [0]
  29] T [Read] [0x20019340]
  30] T [Read] [0x200193c0]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4097] [pre] [4096] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    16]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    17]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    18]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    19]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    20]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    21]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    22]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    23]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    24]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    25]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    26]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    27]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    28]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    29]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    30]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018d40] r[0] b[5] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018d80] r[0] b[6] row[4096] col[198] data[0]=NO DATA

 ------------------------- [344] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018e80] r[0] b[2] row[4096] col[199]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018d40] [0]
== Printing transaction queue
  0] T [Read] [0x20026e40]
  1] T [Read] [0x40008480]
  2] T [Read] [0x20020380]
  3] T [Read] [0x20019000]
  4] T [Read] [0x2000a9c0]
  5] T [Read] [0x20019040]
  6] T [Read] [0x20019080]
  7] T [Read] [0x40009e80]
  8] T [Read] [0x200190c0]
  9] T [Read] [0x20018640]
  10] T [Write] [0x40010880] [0]
  11] T [Read] [0x20018dc0]
  12] T [Read] [0x20018900]
  13] T [Read] [0x20018940]
  14] T [Read] [0x200189c0]
  15] T [Read] [0x20018a00]
  16] T [Read] [0x20018b40]
  17] T [Read] [0x200192c0]
  18] T [Read] [0x20019300]
  19] T [Read] [0x20018b80]
  20] T [Write] [0x400108c0] [0]
  21] T [Read] [0x20002780]
  22] T [Read] [0x20018680]
  23] T [Read] [0x200186c0]
  24] T [Read] [0x20018740]
  25] T [Read] [0x20019100]
  26] T [Read] [0x20018780]
  27] T [Read] [0x200187c0]
  28] T [Write] [0x4005b8c0] [0]
  29] T [Read] [0x20019340]
  30] T [Read] [0x200193c0]
  31] T [Read] [0x20019400]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4097] [idle] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    16]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    17]BP [ACT] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    18]BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
    19]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    20]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    21]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    22]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    23]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    24]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    25]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    26]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    27]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    28]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    29]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    30]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [345] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
== New Transaction - Mapping Address [0x20026e40] (Read)
  Rank : 0
  Bank : 1
  Row  : 4097
  Col  : 55
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40008480]
  1] T [Read] [0x20020380]
  2] T [Read] [0x20019000]
  3] T [Read] [0x2000a9c0]
  4] T [Read] [0x20019040]
  5] T [Read] [0x20019080]
  6] T [Read] [0x40009e80]
  7] T [Read] [0x200190c0]
  8] T [Read] [0x20018640]
  9] T [Write] [0x40010880] [0]
  10] T [Read] [0x20018dc0]
  11] T [Read] [0x20018900]
  12] T [Read] [0x20018940]
  13] T [Read] [0x200189c0]
  14] T [Read] [0x20018a00]
  15] T [Read] [0x20018b40]
  16] T [Read] [0x200192c0]
  17] T [Read] [0x20019300]
  18] T [Read] [0x20018b80]
  19] T [Write] [0x400108c0] [0]
  20] T [Read] [0x20002780]
  21] T [Read] [0x20018680]
  22] T [Read] [0x200186c0]
  23] T [Read] [0x20018740]
  24] T [Read] [0x20019100]
  25] T [Read] [0x20018780]
  26] T [Read] [0x200187c0]
  27] T [Write] [0x4005b8c0] [0]
  28] T [Read] [0x20019340]
  29] T [Read] [0x200193c0]
  30] T [Read] [0x20019400]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4097] [idle] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    16]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    17]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    18]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    19]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    20]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    21]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    22]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    23]BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
    24]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    25]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    26]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    27]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    28]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    29]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    30]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018d80] r[0] b[6] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018e40] r[0] b[1] row[4096] col[199] data[0]=NO DATA

 ------------------------- [346] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018ec0] r[0] b[3] row[4096] col[199]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
== New Transaction - Mapping Address [0x40008480] (Read)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 66
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018d80] [0]
== Printing transaction queue
  0] T [Read] [0x20020380]
  1] T [Read] [0x20019000]
  2] T [Read] [0x2000a9c0]
  3] T [Read] [0x20019040]
  4] T [Read] [0x20019080]
  5] T [Read] [0x40009e80]
  6] T [Read] [0x200190c0]
  7] T [Read] [0x20018640]
  8] T [Write] [0x40010880] [0]
  9] T [Read] [0x20018dc0]
  10] T [Read] [0x20018900]
  11] T [Read] [0x20018940]
  12] T [Read] [0x200189c0]
  13] T [Read] [0x20018a00]
  14] T [Read] [0x20018b40]
  15] T [Read] [0x200192c0]
  16] T [Read] [0x20019300]
  17] T [Read] [0x20018b80]
  18] T [Write] [0x400108c0] [0]
  19] T [Read] [0x20002780]
  20] T [Read] [0x20018680]
  21] T [Read] [0x200186c0]
  22] T [Read] [0x20018740]
  23] T [Read] [0x20019100]
  24] T [Read] [0x20018780]
  25] T [Read] [0x200187c0]
  26] T [Write] [0x4005b8c0] [0]
  27] T [Read] [0x20019340]
  28] T [Read] [0x200193c0]
  29] T [Read] [0x20019400]
  30] T [Read] [0x20019440]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4097] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
    13]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    15]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    16]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    17]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    18]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    19]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    20]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    21]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    22]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    23]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    24]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    25]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    26]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    27]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    28]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    29]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    30]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    31]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [347] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40002140] r[0] b[5] row[8192] col[16]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20020380]
  1] T [Read] [0x20019000]
  2] T [Read] [0x2000a9c0]
  3] T [Read] [0x20019040]
  4] T [Read] [0x20019080]
  5] T [Read] [0x40009e80]
  6] T [Read] [0x200190c0]
  7] T [Read] [0x20018640]
  8] T [Write] [0x40010880] [0]
  9] T [Read] [0x20018dc0]
  10] T [Read] [0x20018900]
  11] T [Read] [0x20018940]
  12] T [Read] [0x200189c0]
  13] T [Read] [0x20018a00]
  14] T [Read] [0x20018b40]
  15] T [Read] [0x200192c0]
  16] T [Read] [0x20019300]
  17] T [Read] [0x20018b80]
  18] T [Write] [0x400108c0] [0]
  19] T [Read] [0x20002780]
  20] T [Read] [0x20018680]
  21] T [Read] [0x200186c0]
  22] T [Read] [0x20018740]
  23] T [Read] [0x20019100]
  24] T [Read] [0x20018780]
  25] T [Read] [0x200187c0]
  26] T [Write] [0x4005b8c0] [0]
  27] T [Read] [0x20019340]
  28] T [Read] [0x200193c0]
  29] T [Read] [0x20019400]
  30] T [Read] [0x20019440]
  31] T [Read] [0x20018800]
== Printing bank states (According to MC)
[4092] [4096] [4096] [4096] [4097] [8192] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    13]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    15]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    16]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    17]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    18]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    19]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    20]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    21]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    22]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    23]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    24]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    25]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    26]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    27]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    28]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    29]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    30]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018e40] r[0] b[1] row[4096] col[199] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018e80] r[0] b[2] row[4096] col[199] data[0]=NO DATA

 ------------------------- [348] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20026d00] r[0] b[4] row[4097] col[54]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018e40] [0]
== Printing transaction queue
  0] T [Read] [0x20020380]
  1] T [Read] [0x20019000]
  2] T [Read] [0x2000a9c0]
  3] T [Read] [0x20019040]
  4] T [Read] [0x20019080]
  5] T [Read] [0x40009e80]
  6] T [Read] [0x200190c0]
  7] T [Read] [0x20018640]
  8] T [Write] [0x40010880] [0]
  9] T [Read] [0x20018dc0]
  10] T [Read] [0x20018900]
  11] T [Read] [0x20018940]
  12] T [Read] [0x200189c0]
  13] T [Read] [0x20018a00]
  14] T [Read] [0x20018b40]
  15] T [Read] [0x200192c0]
  16] T [Read] [0x20019300]
  17] T [Read] [0x20018b80]
  18] T [Write] [0x400108c0] [0]
  19] T [Read] [0x20002780]
  20] T [Read] [0x20018680]
  21] T [Read] [0x200186c0]
  22] T [Read] [0x20018740]
  23] T [Read] [0x20019100]
  24] T [Read] [0x20018780]
  25] T [Read] [0x200187c0]
  26] T [Write] [0x4005b8c0] [0]
  27] T [Read] [0x20019340]
  28] T [Read] [0x200193c0]
  29] T [Read] [0x20019400]
  30] T [Read] [0x20019440]
  31] T [Read] [0x20018800]
== Printing bank states (According to MC)
[4092] [4096] [pre] [4096] [4097] [8192] [idle] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    5]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    7]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    9]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    11]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    12]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    13]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    14]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    15]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    16]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    17]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    18]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    19]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    20]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    21]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    22]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    23]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    24]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    25]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    26]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    27]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    28]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    29]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    30]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [349] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
== New Transaction - Mapping Address [0x20020380] (Read)
  Rank : 0
  Bank : 6
  Row  : 4097
  Col  : 1
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019000]
  1] T [Read] [0x2000a9c0]
  2] T [Read] [0x20019040]
  3] T [Read] [0x20019080]
  4] T [Read] [0x40009e80]
  5] T [Read] [0x200190c0]
  6] T [Read] [0x20018640]
  7] T [Write] [0x40010880] [0]
  8] T [Read] [0x20018dc0]
  9] T [Read] [0x20018900]
  10] T [Read] [0x20018940]
  11] T [Read] [0x200189c0]
  12] T [Read] [0x20018a00]
  13] T [Read] [0x20018b40]
  14] T [Read] [0x200192c0]
  15] T [Read] [0x20019300]
  16] T [Read] [0x20018b80]
  17] T [Write] [0x400108c0] [0]
  18] T [Read] [0x20002780]
  19] T [Read] [0x20018680]
  20] T [Read] [0x200186c0]
  21] T [Read] [0x20018740]
  22] T [Read] [0x20019100]
  23] T [Read] [0x20018780]
  24] T [Read] [0x200187c0]
  25] T [Write] [0x4005b8c0] [0]
  26] T [Read] [0x20019340]
  27] T [Read] [0x200193c0]
  28] T [Read] [0x20019400]
  29] T [Read] [0x20019440]
  30] T [Read] [0x20018800]
== Printing bank states (According to MC)
[4092] [4096] [pre] [4096] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    7]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    9]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    11]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    12]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    13]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    14]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    15]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    16]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    17]BP [ACT] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    18]BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
    19]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    20]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    21]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    22]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    23]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    24]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    25]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    26]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    27]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    28]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    29]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    30]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    31]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018e80] r[0] b[2] row[4096] col[199] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018ec0] r[0] b[3] row[4096] col[199] data[0]=NO DATA

 ------------------------- [350] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20020780] r[0] b[6] row[4097] col[3]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
== New Transaction - Mapping Address [0x20019000] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 200
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018e80] [0]
== Printing transaction queue
  0] T [Read] [0x2000a9c0]
  1] T [Read] [0x20019040]
  2] T [Read] [0x20019080]
  3] T [Read] [0x40009e80]
  4] T [Read] [0x200190c0]
  5] T [Read] [0x20018640]
  6] T [Write] [0x40010880] [0]
  7] T [Read] [0x20018dc0]
  8] T [Read] [0x20018900]
  9] T [Read] [0x20018940]
  10] T [Read] [0x200189c0]
  11] T [Read] [0x20018a00]
  12] T [Read] [0x20018b40]
  13] T [Read] [0x200192c0]
  14] T [Read] [0x20019300]
  15] T [Read] [0x20018b80]
  16] T [Write] [0x400108c0] [0]
  17] T [Read] [0x20002780]
  18] T [Read] [0x20018680]
  19] T [Read] [0x200186c0]
  20] T [Read] [0x20018740]
  21] T [Read] [0x20019100]
  22] T [Read] [0x20018780]
  23] T [Read] [0x200187c0]
  24] T [Write] [0x4005b8c0] [0]
  25] T [Read] [0x20019340]
  26] T [Read] [0x200193c0]
  27] T [Read] [0x20019400]
  28] T [Read] [0x20019440]
  29] T [Read] [0x20018800]
  30] T [Read] [0x2000a840]
== Printing bank states (According to MC)
[4092] [4096] [pre] [4096] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    7]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    9]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    11]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    12]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    13]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    14]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    15]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    16]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    17]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    18]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    19]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    20]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    21]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    22]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    23]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    24]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    25]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    26]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    27]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    28]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    29]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    30]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    31]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [351] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000b240] r[0] b[1] row[4096] col[89]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a9c0]
  1] T [Read] [0x20019040]
  2] T [Read] [0x20019080]
  3] T [Read] [0x40009e80]
  4] T [Read] [0x200190c0]
  5] T [Read] [0x20018640]
  6] T [Write] [0x40010880] [0]
  7] T [Read] [0x20018dc0]
  8] T [Read] [0x20018900]
  9] T [Read] [0x20018940]
  10] T [Read] [0x200189c0]
  11] T [Read] [0x20018a00]
  12] T [Read] [0x20018b40]
  13] T [Read] [0x200192c0]
  14] T [Read] [0x20019300]
  15] T [Read] [0x20018b80]
  16] T [Write] [0x400108c0] [0]
  17] T [Read] [0x20002780]
  18] T [Read] [0x20018680]
  19] T [Read] [0x200186c0]
  20] T [Read] [0x20018740]
  21] T [Read] [0x20019100]
  22] T [Read] [0x20018780]
  23] T [Read] [0x200187c0]
  24] T [Write] [0x4005b8c0] [0]
  25] T [Read] [0x20019340]
  26] T [Read] [0x200193c0]
  27] T [Read] [0x20019400]
  28] T [Read] [0x20019440]
  29] T [Read] [0x20018800]
  30] T [Read] [0x2000a840]
  31] T [Read] [0x20018840]
== Printing bank states (According to MC)
[4092] [4096] [pre] [pre] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
    7]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    8]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    9]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    10]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    11]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    12]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    13]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    14]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    15]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    16]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    17]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    18]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    19]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    20]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    21]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    22]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    23]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    24]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    25]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    26]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    27]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    28]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    29]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    30]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    31]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018ec0] r[0] b[3] row[4096] col[199] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20026d00] r[0] b[4] row[4097] col[54] data[0]=NO DATA

 ------------------------- [352] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018ec0] [0]
== Printing transaction queue
  0] T [Read] [0x2000a9c0]
  1] T [Read] [0x20019040]
  2] T [Read] [0x20019080]
  3] T [Read] [0x40009e80]
  4] T [Read] [0x200190c0]
  5] T [Read] [0x20018640]
  6] T [Write] [0x40010880] [0]
  7] T [Read] [0x20018dc0]
  8] T [Read] [0x20018900]
  9] T [Read] [0x20018940]
  10] T [Read] [0x200189c0]
  11] T [Read] [0x20018a00]
  12] T [Read] [0x20018b40]
  13] T [Read] [0x200192c0]
  14] T [Read] [0x20019300]
  15] T [Read] [0x20018b80]
  16] T [Write] [0x400108c0] [0]
  17] T [Read] [0x20002780]
  18] T [Read] [0x20018680]
  19] T [Read] [0x200186c0]
  20] T [Read] [0x20018740]
  21] T [Read] [0x20019100]
  22] T [Read] [0x20018780]
  23] T [Read] [0x200187c0]
  24] T [Write] [0x4005b8c0] [0]
  25] T [Read] [0x20019340]
  26] T [Read] [0x200193c0]
  27] T [Read] [0x20019400]
  28] T [Read] [0x20019440]
  29] T [Read] [0x20018800]
  30] T [Read] [0x2000a840]
  31] T [Read] [0x20018840]
== Printing bank states (According to MC)
[4092] [4096] [8192] [pre] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
    4]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    6]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    7]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    8]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    9]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    10]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    11]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    12]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    13]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    14]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    15]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    16]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    17]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    18]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    19]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    20]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    21]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    22]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    23]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    24]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    25]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    26]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    27]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    28]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    29]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    30]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [353] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001680] r[0] b[2] row[8192] col[11]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
== New Transaction - Mapping Address [0x2000a9c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019040]
  1] T [Read] [0x20019080]
  2] T [Read] [0x40009e80]
  3] T [Read] [0x200190c0]
  4] T [Read] [0x20018640]
  5] T [Write] [0x40010880] [0]
  6] T [Read] [0x20018dc0]
  7] T [Read] [0x20018900]
  8] T [Read] [0x20018940]
  9] T [Read] [0x200189c0]
  10] T [Read] [0x20018a00]
  11] T [Read] [0x20018b40]
  12] T [Read] [0x200192c0]
  13] T [Read] [0x20019300]
  14] T [Read] [0x20018b80]
  15] T [Write] [0x400108c0] [0]
  16] T [Read] [0x20002780]
  17] T [Read] [0x20018680]
  18] T [Read] [0x200186c0]
  19] T [Read] [0x20018740]
  20] T [Read] [0x20019100]
  21] T [Read] [0x20018780]
  22] T [Read] [0x200187c0]
  23] T [Write] [0x4005b8c0] [0]
  24] T [Read] [0x20019340]
  25] T [Read] [0x200193c0]
  26] T [Read] [0x20019400]
  27] T [Read] [0x20019440]
  28] T [Read] [0x20018800]
  29] T [Read] [0x2000a840]
  30] T [Read] [0x20018840]
== Printing bank states (According to MC)
[4092] [4096] [8192] [pre] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    6]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    7]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    8]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    9]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    10]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    11]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    13]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    14]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    15]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    16]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    17]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    18]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    19]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    20]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    21]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    22]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    23]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    24]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    25]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    26]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    27]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    28]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    29]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    30]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    31]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20026d00] r[0] b[4] row[4097] col[54] data[0]=NO DATA
 ------------------------- [354] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20020780] r[0] b[6] row[4097] col[3]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20026d00] [0]
== Printing transaction queue
  0] T [Read] [0x20019040]
  1] T [Read] [0x20019080]
  2] T [Read] [0x40009e80]
  3] T [Read] [0x200190c0]
  4] T [Read] [0x20018640]
  5] T [Write] [0x40010880] [0]
  6] T [Read] [0x20018dc0]
  7] T [Read] [0x20018900]
  8] T [Read] [0x20018940]
  9] T [Read] [0x200189c0]
  10] T [Read] [0x20018a00]
  11] T [Read] [0x20018b40]
  12] T [Read] [0x200192c0]
  13] T [Read] [0x20019300]
  14] T [Read] [0x20018b80]
  15] T [Write] [0x400108c0] [0]
  16] T [Read] [0x20002780]
  17] T [Read] [0x20018680]
  18] T [Read] [0x200186c0]
  19] T [Read] [0x20018740]
  20] T [Read] [0x20019100]
  21] T [Read] [0x20018780]
  22] T [Read] [0x200187c0]
  23] T [Write] [0x4005b8c0] [0]
  24] T [Read] [0x20019340]
  25] T [Read] [0x200193c0]
  26] T [Read] [0x20019400]
  27] T [Read] [0x20019440]
  28] T [Read] [0x20018800]
  29] T [Read] [0x2000a840]
  30] T [Read] [0x20018840]
  31] T [Read] [0x20018880]
== Printing bank states (According to MC)
[4092] [pre] [8192] [pre] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    6]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    7]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    8]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    9]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    10]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    11]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    13]BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    14]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    15]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    16]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    17]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    18]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    19]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    20]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    21]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    22]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    23]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    24]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    25]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    26]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    27]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    28]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    29]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    30]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    31]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000b240] r[0] b[1] row[4096] col[89] data[0]=NO DATA

 ------------------------- [355] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019040]
  1] T [Read] [0x20019080]
  2] T [Read] [0x40009e80]
  3] T [Read] [0x200190c0]
  4] T [Read] [0x20018640]
  5] T [Write] [0x40010880] [0]
  6] T [Read] [0x20018dc0]
  7] T [Read] [0x20018900]
  8] T [Read] [0x20018940]
  9] T [Read] [0x200189c0]
  10] T [Read] [0x20018a00]
  11] T [Read] [0x20018b40]
  12] T [Read] [0x200192c0]
  13] T [Read] [0x20019300]
  14] T [Read] [0x20018b80]
  15] T [Write] [0x400108c0] [0]
  16] T [Read] [0x20002780]
  17] T [Read] [0x20018680]
  18] T [Read] [0x200186c0]
  19] T [Read] [0x20018740]
  20] T [Read] [0x20019100]
  21] T [Read] [0x20018780]
  22] T [Read] [0x200187c0]
  23] T [Write] [0x4005b8c0] [0]
  24] T [Read] [0x20019340]
  25] T [Read] [0x200193c0]
  26] T [Read] [0x20019400]
  27] T [Read] [0x20019440]
  28] T [Read] [0x20018800]
  29] T [Read] [0x2000a840]
  30] T [Read] [0x20018840]
  31] T [Read] [0x20018880]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
    6]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    7]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    8]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    9]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    10]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    11]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    13]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    14]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    15]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    16]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    17]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    18]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    19]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    20]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    21]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    22]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    23]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    24]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    25]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    26]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    27]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    28]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    29]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    30]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [356] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200202c0] r[0] b[3] row[4097] col[1]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
== New Transaction - Mapping Address [0x20019040] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 200
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019080]
  1] T [Read] [0x40009e80]
  2] T [Read] [0x200190c0]
  3] T [Read] [0x20018640]
  4] T [Write] [0x40010880] [0]
  5] T [Read] [0x20018dc0]
  6] T [Read] [0x20018900]
  7] T [Read] [0x20018940]
  8] T [Read] [0x200189c0]
  9] T [Read] [0x20018a00]
  10] T [Read] [0x20018b40]
  11] T [Read] [0x200192c0]
  12] T [Read] [0x20019300]
  13] T [Read] [0x20018b80]
  14] T [Write] [0x400108c0] [0]
  15] T [Read] [0x20002780]
  16] T [Read] [0x20018680]
  17] T [Read] [0x200186c0]
  18] T [Read] [0x20018740]
  19] T [Read] [0x20019100]
  20] T [Read] [0x20018780]
  21] T [Read] [0x200187c0]
  22] T [Write] [0x4005b8c0] [0]
  23] T [Read] [0x20019340]
  24] T [Read] [0x200193c0]
  25] T [Read] [0x20019400]
  26] T [Read] [0x20019440]
  27] T [Read] [0x20018800]
  28] T [Read] [0x2000a840]
  29] T [Read] [0x20018840]
  30] T [Read] [0x20018880]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    6]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    7]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    8]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    9]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    10]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    11]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    12]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    13]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    14]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    15]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    16]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    17]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    18]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    19]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    20]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    21]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    22]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    23]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    24]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    25]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    26]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    27]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    28]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    29]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    30]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    31]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000b240] r[0] b[1] row[4096] col[89] data[0]=NO DATA
 ------------------------- [357] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001680] r[0] b[2] row[8192] col[11]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000b240] [0]
== Printing transaction queue
  0] T [Read] [0x20019080]
  1] T [Read] [0x40009e80]
  2] T [Read] [0x200190c0]
  3] T [Read] [0x20018640]
  4] T [Write] [0x40010880] [0]
  5] T [Read] [0x20018dc0]
  6] T [Read] [0x20018900]
  7] T [Read] [0x20018940]
  8] T [Read] [0x200189c0]
  9] T [Read] [0x20018a00]
  10] T [Read] [0x20018b40]
  11] T [Read] [0x200192c0]
  12] T [Read] [0x20019300]
  13] T [Read] [0x20018b80]
  14] T [Write] [0x400108c0] [0]
  15] T [Read] [0x20002780]
  16] T [Read] [0x20018680]
  17] T [Read] [0x200186c0]
  18] T [Read] [0x20018740]
  19] T [Read] [0x20019100]
  20] T [Read] [0x20018780]
  21] T [Read] [0x200187c0]
  22] T [Write] [0x4005b8c0] [0]
  23] T [Read] [0x20019340]
  24] T [Read] [0x200193c0]
  25] T [Read] [0x20019400]
  26] T [Read] [0x20019440]
  27] T [Read] [0x20018800]
  28] T [Read] [0x2000a840]
  29] T [Read] [0x20018840]
  30] T [Read] [0x20018880]
  31] T [Read] [0x20016400]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [ACT] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    6]BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
    7]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    8]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    9]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    10]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    11]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    12]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    13]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    14]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    15]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    16]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    17]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    18]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    19]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    20]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    21]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    22]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    23]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    24]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    25]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    26]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    27]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    28]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    29]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    30]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    31]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20020780] r[0] b[6] row[4097] col[3] data[0]=NO DATA

 ------------------------- [358] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
== New Transaction - Mapping Address [0x20019080] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 200
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009e80]
  1] T [Read] [0x200190c0]
  2] T [Read] [0x20018640]
  3] T [Write] [0x40010880] [0]
  4] T [Read] [0x20018dc0]
  5] T [Read] [0x20018900]
  6] T [Read] [0x20018940]
  7] T [Read] [0x200189c0]
  8] T [Read] [0x20018a00]
  9] T [Read] [0x20018b40]
  10] T [Read] [0x200192c0]
  11] T [Read] [0x20019300]
  12] T [Read] [0x20018b80]
  13] T [Write] [0x400108c0] [0]
  14] T [Read] [0x20002780]
  15] T [Read] [0x20018680]
  16] T [Read] [0x200186c0]
  17] T [Read] [0x20018740]
  18] T [Read] [0x20019100]
  19] T [Read] [0x20018780]
  20] T [Read] [0x200187c0]
  21] T [Write] [0x4005b8c0] [0]
  22] T [Read] [0x20019340]
  23] T [Read] [0x200193c0]
  24] T [Read] [0x20019400]
  25] T [Read] [0x20019440]
  26] T [Read] [0x20018800]
  27] T [Read] [0x2000a840]
  28] T [Read] [0x20018840]
  29] T [Read] [0x20018880]
  30] T [Read] [0x20016400]
== Printing bank states (According to MC)
[4092] [idle] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    11]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    12]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    13]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    14]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    15]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    16]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    17]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    18]BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    19]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    20]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    21]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    22]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    23]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    24]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    25]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    26]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    27]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    28]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    29]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    30]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    31]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [359] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009c80] r[0] b[2] row[8192] col[78]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40009e80]
  1] T [Read] [0x200190c0]
  2] T [Read] [0x20018640]
  3] T [Write] [0x40010880] [0]
  4] T [Read] [0x20018dc0]
  5] T [Read] [0x20018900]
  6] T [Read] [0x20018940]
  7] T [Read] [0x200189c0]
  8] T [Read] [0x20018a00]
  9] T [Read] [0x20018b40]
  10] T [Read] [0x200192c0]
  11] T [Read] [0x20019300]
  12] T [Read] [0x20018b80]
  13] T [Write] [0x400108c0] [0]
  14] T [Read] [0x20002780]
  15] T [Read] [0x20018680]
  16] T [Read] [0x200186c0]
  17] T [Read] [0x20018740]
  18] T [Read] [0x20019100]
  19] T [Read] [0x20018780]
  20] T [Read] [0x200187c0]
  21] T [Write] [0x4005b8c0] [0]
  22] T [Read] [0x20019340]
  23] T [Read] [0x200193c0]
  24] T [Read] [0x20019400]
  25] T [Read] [0x20019440]
  26] T [Read] [0x20018800]
  27] T [Read] [0x2000a840]
  28] T [Read] [0x20018840]
  29] T [Read] [0x20018880]
  30] T [Read] [0x20016400]
  31] T [Read] [0x20018c00]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
    11]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    12]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    13]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    14]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    15]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    16]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    17]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    18]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    19]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    20]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    21]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    22]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    23]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    24]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    25]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    26]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    27]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    28]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    29]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    30]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20020780] r[0] b[6] row[4097] col[3] data[0]=NO DATA
 ------------------------- [360] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20026e40] r[0] b[1] row[4097] col[55]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
== New Transaction - Mapping Address [0x40009e80] (Read)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 79
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20020780] [0]
== Printing transaction queue
  0] T [Read] [0x200190c0]
  1] T [Read] [0x20018640]
  2] T [Write] [0x40010880] [0]
  3] T [Read] [0x20018dc0]
  4] T [Read] [0x20018900]
  5] T [Read] [0x20018940]
  6] T [Read] [0x200189c0]
  7] T [Read] [0x20018a00]
  8] T [Read] [0x20018b40]
  9] T [Read] [0x200192c0]
  10] T [Read] [0x20019300]
  11] T [Read] [0x20018b80]
  12] T [Write] [0x400108c0] [0]
  13] T [Read] [0x20002780]
  14] T [Read] [0x20018680]
  15] T [Read] [0x200186c0]
  16] T [Read] [0x20018740]
  17] T [Read] [0x20019100]
  18] T [Read] [0x20018780]
  19] T [Read] [0x200187c0]
  20] T [Write] [0x4005b8c0] [0]
  21] T [Read] [0x20019340]
  22] T [Read] [0x200193c0]
  23] T [Read] [0x20019400]
  24] T [Read] [0x20019440]
  25] T [Read] [0x20018800]
  26] T [Read] [0x2000a840]
  27] T [Read] [0x20018840]
  28] T [Read] [0x20018880]
  29] T [Read] [0x20016400]
  30] T [Read] [0x20018c00]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    11]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    12]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    13]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    14]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    15]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    16]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    17]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    18]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    19]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    20]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    21]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    22]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    23]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    24]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    25]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    26]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    27]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    28]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    29]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    30]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    31]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001680] r[0] b[2] row[8192] col[11] data[0]=NO DATA

 ------------------------- [361] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200202c0] r[0] b[3] row[4097] col[1]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200190c0]
  1] T [Read] [0x20018640]
  2] T [Write] [0x40010880] [0]
  3] T [Read] [0x20018dc0]
  4] T [Read] [0x20018900]
  5] T [Read] [0x20018940]
  6] T [Read] [0x200189c0]
  7] T [Read] [0x20018a00]
  8] T [Read] [0x20018b40]
  9] T [Read] [0x200192c0]
  10] T [Read] [0x20019300]
  11] T [Read] [0x20018b80]
  12] T [Write] [0x400108c0] [0]
  13] T [Read] [0x20002780]
  14] T [Read] [0x20018680]
  15] T [Read] [0x200186c0]
  16] T [Read] [0x20018740]
  17] T [Read] [0x20019100]
  18] T [Read] [0x20018780]
  19] T [Read] [0x200187c0]
  20] T [Write] [0x4005b8c0] [0]
  21] T [Read] [0x20019340]
  22] T [Read] [0x200193c0]
  23] T [Read] [0x20019400]
  24] T [Read] [0x20019440]
  25] T [Read] [0x20018800]
  26] T [Read] [0x2000a840]
  27] T [Read] [0x20018840]
  28] T [Read] [0x20018880]
  29] T [Read] [0x20016400]
  30] T [Read] [0x20018c00]
  31] T [Read] [0x20016440]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020300] r[0] b[4] row[4097] col[1]
    11]BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
    12]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    13]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    14]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    15]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    16]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    17]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    18]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    19]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    20]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    21]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    22]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    23]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    24]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    25]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    26]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    27]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    28]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    29]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    30]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    31]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [362] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
== New Transaction - Mapping Address [0x200190c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 200
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018640]
  1] T [Write] [0x40010880] [0]
  2] T [Read] [0x20018dc0]
  3] T [Read] [0x20018900]
  4] T [Read] [0x20018940]
  5] T [Read] [0x200189c0]
  6] T [Read] [0x20018a00]
  7] T [Read] [0x20018b40]
  8] T [Read] [0x200192c0]
  9] T [Read] [0x20019300]
  10] T [Read] [0x20018b80]
  11] T [Write] [0x400108c0] [0]
  12] T [Read] [0x20002780]
  13] T [Read] [0x20018680]
  14] T [Read] [0x200186c0]
  15] T [Read] [0x20018740]
  16] T [Read] [0x20019100]
  17] T [Read] [0x20018780]
  18] T [Read] [0x200187c0]
  19] T [Write] [0x4005b8c0] [0]
  20] T [Read] [0x20019340]
  21] T [Read] [0x200193c0]
  22] T [Read] [0x20019400]
  23] T [Read] [0x20019440]
  24] T [Read] [0x20018800]
  25] T [Read] [0x2000a840]
  26] T [Read] [0x20018840]
  27] T [Read] [0x20018880]
  28] T [Read] [0x20016400]
  29] T [Read] [0x20018c00]
  30] T [Read] [0x20016440]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    11]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    13]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    15]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    16]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    17]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    18]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    19]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    20]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    21]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    22]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    23]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    24]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    25]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    26]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    27]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    28]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    29]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    30]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    31]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001680] r[0] b[2] row[8192] col[11] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009c80] r[0] b[2] row[8192] col[78] data[0]=NO DATA

 ------------------------- [363] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20020300] r[0] b[4] row[4097] col[1]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001680] [0]
== Printing transaction queue
  0] T [Read] [0x20018640]
  1] T [Write] [0x40010880] [0]
  2] T [Read] [0x20018dc0]
  3] T [Read] [0x20018900]
  4] T [Read] [0x20018940]
  5] T [Read] [0x200189c0]
  6] T [Read] [0x20018a00]
  7] T [Read] [0x20018b40]
  8] T [Read] [0x200192c0]
  9] T [Read] [0x20019300]
  10] T [Read] [0x20018b80]
  11] T [Write] [0x400108c0] [0]
  12] T [Read] [0x20002780]
  13] T [Read] [0x20018680]
  14] T [Read] [0x200186c0]
  15] T [Read] [0x20018740]
  16] T [Read] [0x20019100]
  17] T [Read] [0x20018780]
  18] T [Read] [0x200187c0]
  19] T [Write] [0x4005b8c0] [0]
  20] T [Read] [0x20019340]
  21] T [Read] [0x200193c0]
  22] T [Read] [0x20019400]
  23] T [Read] [0x20019440]
  24] T [Read] [0x20018800]
  25] T [Read] [0x2000a840]
  26] T [Read] [0x20018840]
  27] T [Read] [0x20018880]
  28] T [Read] [0x20016400]
  29] T [Read] [0x20018c00]
  30] T [Read] [0x20016440]
  31] T [Read] [0x20016480]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
    11]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    13]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    15]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    16]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    17]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    18]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    19]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    20]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    21]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    22]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    23]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    24]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    25]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    26]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    27]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    28]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    29]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    30]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    31]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [364] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018640]
  1] T [Write] [0x40010880] [0]
  2] T [Read] [0x20018dc0]
  3] T [Read] [0x20018900]
  4] T [Read] [0x20018940]
  5] T [Read] [0x200189c0]
  6] T [Read] [0x20018a00]
  7] T [Read] [0x20018b40]
  8] T [Read] [0x200192c0]
  9] T [Read] [0x20019300]
  10] T [Read] [0x20018b80]
  11] T [Write] [0x400108c0] [0]
  12] T [Read] [0x20002780]
  13] T [Read] [0x20018680]
  14] T [Read] [0x200186c0]
  15] T [Read] [0x20018740]
  16] T [Read] [0x20019100]
  17] T [Read] [0x20018780]
  18] T [Read] [0x200187c0]
  19] T [Write] [0x4005b8c0] [0]
  20] T [Read] [0x20019340]
  21] T [Read] [0x200193c0]
  22] T [Read] [0x20019400]
  23] T [Read] [0x20019440]
  24] T [Read] [0x20018800]
  25] T [Read] [0x2000a840]
  26] T [Read] [0x20018840]
  27] T [Read] [0x20018880]
  28] T [Read] [0x20016400]
  29] T [Read] [0x20018c00]
  30] T [Read] [0x20016440]
  31] T [Read] [0x20016480]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [4097] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    15]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    16]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    17]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    18]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    19]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    20]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    21]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    22]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    23]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    24]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    25]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    26]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    27]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    28]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    29]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    30]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009c80] r[0] b[2] row[8192] col[78] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200202c0] r[0] b[3] row[4097] col[1] data[0]=NO DATA

 ------------------------- [365] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40002140] r[0] b[5] row[8192] col[16]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009c80] [0]
== Printing transaction queue
  0] T [Read] [0x20018640]
  1] T [Write] [0x40010880] [0]
  2] T [Read] [0x20018dc0]
  3] T [Read] [0x20018900]
  4] T [Read] [0x20018940]
  5] T [Read] [0x200189c0]
  6] T [Read] [0x20018a00]
  7] T [Read] [0x20018b40]
  8] T [Read] [0x200192c0]
  9] T [Read] [0x20019300]
  10] T [Read] [0x20018b80]
  11] T [Write] [0x400108c0] [0]
  12] T [Read] [0x20002780]
  13] T [Read] [0x20018680]
  14] T [Read] [0x200186c0]
  15] T [Read] [0x20018740]
  16] T [Read] [0x20019100]
  17] T [Read] [0x20018780]
  18] T [Read] [0x200187c0]
  19] T [Write] [0x4005b8c0] [0]
  20] T [Read] [0x20019340]
  21] T [Read] [0x200193c0]
  22] T [Read] [0x20019400]
  23] T [Read] [0x20019440]
  24] T [Read] [0x20018800]
  25] T [Read] [0x2000a840]
  26] T [Read] [0x20018840]
  27] T [Read] [0x20018880]
  28] T [Read] [0x20016400]
  29] T [Read] [0x20018c00]
  30] T [Read] [0x20016440]
  31] T [Read] [0x20016480]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [pre] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
    15]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    16]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    17]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    18]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    19]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    20]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    21]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    22]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    23]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    24]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    25]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    26]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    27]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    28]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    29]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    30]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [366] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
== New Transaction - Mapping Address [0x20018640] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40010880] [0]
  1] T [Read] [0x20018dc0]
  2] T [Read] [0x20018900]
  3] T [Read] [0x20018940]
  4] T [Read] [0x200189c0]
  5] T [Read] [0x20018a00]
  6] T [Read] [0x20018b40]
  7] T [Read] [0x200192c0]
  8] T [Read] [0x20019300]
  9] T [Read] [0x20018b80]
  10] T [Write] [0x400108c0] [0]
  11] T [Read] [0x20002780]
  12] T [Read] [0x20018680]
  13] T [Read] [0x200186c0]
  14] T [Read] [0x20018740]
  15] T [Read] [0x20019100]
  16] T [Read] [0x20018780]
  17] T [Read] [0x200187c0]
  18] T [Write] [0x4005b8c0] [0]
  19] T [Read] [0x20019340]
  20] T [Read] [0x200193c0]
  21] T [Read] [0x20019400]
  22] T [Read] [0x20019440]
  23] T [Read] [0x20018800]
  24] T [Read] [0x2000a840]
  25] T [Read] [0x20018840]
  26] T [Read] [0x20018880]
  27] T [Read] [0x20016400]
  28] T [Read] [0x20018c00]
  29] T [Read] [0x20016440]
  30] T [Read] [0x20016480]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [pre] [8192] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    15]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    16]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    17]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    18]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    19]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    20]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    21]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    22]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    23]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    24]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    25]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    26]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    27]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    28]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    29]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    30]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    31]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200202c0] r[0] b[3] row[4097] col[1] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20020300] r[0] b[4] row[4097] col[1] data[0]=NO DATA

 ------------------------- [367] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20026e40] r[0] b[1] row[4097] col[55]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200202c0] [0]
== Printing transaction queue
  0] T [Write] [0x40010880] [0]
  1] T [Read] [0x20018dc0]
  2] T [Read] [0x20018900]
  3] T [Read] [0x20018940]
  4] T [Read] [0x200189c0]
  5] T [Read] [0x20018a00]
  6] T [Read] [0x20018b40]
  7] T [Read] [0x200192c0]
  8] T [Read] [0x20019300]
  9] T [Read] [0x20018b80]
  10] T [Write] [0x400108c0] [0]
  11] T [Read] [0x20002780]
  12] T [Read] [0x20018680]
  13] T [Read] [0x200186c0]
  14] T [Read] [0x20018740]
  15] T [Read] [0x20019100]
  16] T [Read] [0x20018780]
  17] T [Read] [0x200187c0]
  18] T [Write] [0x4005b8c0] [0]
  19] T [Read] [0x20019340]
  20] T [Read] [0x200193c0]
  21] T [Read] [0x20019400]
  22] T [Read] [0x20019440]
  23] T [Read] [0x20018800]
  24] T [Read] [0x2000a840]
  25] T [Read] [0x20018840]
  26] T [Read] [0x20018880]
  27] T [Read] [0x20016400]
  28] T [Read] [0x20018c00]
  29] T [Read] [0x20016440]
  30] T [Read] [0x20016480]
  31] T [Read] [0x20010380]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [pre] [pre] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [ACT] pa[0x40008480] r[0] b[2] row[8192] col[66]
    15]BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
    16]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    17]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    18]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    19]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    20]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    21]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    22]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    23]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    24]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    25]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    26]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    27]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    28]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    29]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    30]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    31]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [368] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
== New Transaction - Mapping Address [0x40010880] (Write)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 132
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018dc0]
  1] T [Read] [0x20018900]
  2] T [Read] [0x20018940]
  3] T [Read] [0x200189c0]
  4] T [Read] [0x20018a00]
  5] T [Read] [0x20018b40]
  6] T [Read] [0x200192c0]
  7] T [Read] [0x20019300]
  8] T [Read] [0x20018b80]
  9] T [Write] [0x400108c0] [0]
  10] T [Read] [0x20002780]
  11] T [Read] [0x20018680]
  12] T [Read] [0x200186c0]
  13] T [Read] [0x20018740]
  14] T [Read] [0x20019100]
  15] T [Read] [0x20018780]
  16] T [Read] [0x200187c0]
  17] T [Write] [0x4005b8c0] [0]
  18] T [Read] [0x20019340]
  19] T [Read] [0x200193c0]
  20] T [Read] [0x20019400]
  21] T [Read] [0x20019440]
  22] T [Read] [0x20018800]
  23] T [Read] [0x2000a840]
  24] T [Read] [0x20018840]
  25] T [Read] [0x20018880]
  26] T [Read] [0x20016400]
  27] T [Read] [0x20018c00]
  28] T [Read] [0x20016440]
  29] T [Read] [0x20016480]
  30] T [Read] [0x20010380]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4097] [pre] [pre] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    15]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    16]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    17]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    18]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    19]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    20]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    21]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    22]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    23]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    24]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    25]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    26]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    27]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    28]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    29]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    30]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    31]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20020300] r[0] b[4] row[4097] col[1] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40002140] r[0] b[5] row[8192] col[16] data[0]=NO DATA

 ------------------------- [369] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40008480] r[0] b[2] row[8192] col[66]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20020300] [0]
== Printing transaction queue
  0] T [Read] [0x20018dc0]
  1] T [Read] [0x20018900]
  2] T [Read] [0x20018940]
  3] T [Read] [0x200189c0]
  4] T [Read] [0x20018a00]
  5] T [Read] [0x20018b40]
  6] T [Read] [0x200192c0]
  7] T [Read] [0x20019300]
  8] T [Read] [0x20018b80]
  9] T [Write] [0x400108c0] [0]
  10] T [Read] [0x20002780]
  11] T [Read] [0x20018680]
  12] T [Read] [0x200186c0]
  13] T [Read] [0x20018740]
  14] T [Read] [0x20019100]
  15] T [Read] [0x20018780]
  16] T [Read] [0x200187c0]
  17] T [Write] [0x4005b8c0] [0]
  18] T [Read] [0x20019340]
  19] T [Read] [0x200193c0]
  20] T [Read] [0x20019400]
  21] T [Read] [0x20019440]
  22] T [Read] [0x20018800]
  23] T [Read] [0x2000a840]
  24] T [Read] [0x20018840]
  25] T [Read] [0x20018880]
  26] T [Read] [0x20016400]
  27] T [Read] [0x20018c00]
  28] T [Read] [0x20016440]
  29] T [Read] [0x20016480]
  30] T [Read] [0x20010380]
  31] T [Read] [0x20016280]
== Printing bank states (According to MC)
[4092] [4097] [8192] [pre] [idle] [pre] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [ACT] pa[0x20020380] r[0] b[6] row[4097] col[1]
    15]BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
    16]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    17]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    18]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    19]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    20]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    21]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    22]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    23]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    24]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    25]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    26]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    27]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    28]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    29]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    30]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    31]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [370] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
== New Transaction - Mapping Address [0x20018dc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018900]
  1] T [Read] [0x20018940]
  2] T [Read] [0x200189c0]
  3] T [Read] [0x20018a00]
  4] T [Read] [0x20018b40]
  5] T [Read] [0x200192c0]
  6] T [Read] [0x20019300]
  7] T [Read] [0x20018b80]
  8] T [Write] [0x400108c0] [0]
  9] T [Read] [0x20002780]
  10] T [Read] [0x20018680]
  11] T [Read] [0x200186c0]
  12] T [Read] [0x20018740]
  13] T [Read] [0x20019100]
  14] T [Read] [0x20018780]
  15] T [Read] [0x200187c0]
  16] T [Write] [0x4005b8c0] [0]
  17] T [Read] [0x20019340]
  18] T [Read] [0x200193c0]
  19] T [Read] [0x20019400]
  20] T [Read] [0x20019440]
  21] T [Read] [0x20018800]
  22] T [Read] [0x2000a840]
  23] T [Read] [0x20018840]
  24] T [Read] [0x20018880]
  25] T [Read] [0x20016400]
  26] T [Read] [0x20018c00]
  27] T [Read] [0x20016440]
  28] T [Read] [0x20016480]
  29] T [Read] [0x20010380]
  30] T [Read] [0x20016280]
== Printing bank states (According to MC)
[4092] [4097] [8192] [pre] [idle] [pre] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    12]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    14]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    15]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    16]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    17]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    18]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    19]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    20]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    21]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    22]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    23]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    24]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    25]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    26]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    27]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    28]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    29]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    30]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    31]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40002140] r[0] b[5] row[8192] col[16] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20026e40] r[0] b[1] row[4097] col[55] data[0]=NO DATA

 ------------------------- [371] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20020380] r[0] b[6] row[4097] col[1]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40002140] [0]
== Printing transaction queue
  0] T [Read] [0x20018900]
  1] T [Read] [0x20018940]
  2] T [Read] [0x200189c0]
  3] T [Read] [0x20018a00]
  4] T [Read] [0x20018b40]
  5] T [Read] [0x200192c0]
  6] T [Read] [0x20019300]
  7] T [Read] [0x20018b80]
  8] T [Write] [0x400108c0] [0]
  9] T [Read] [0x20002780]
  10] T [Read] [0x20018680]
  11] T [Read] [0x200186c0]
  12] T [Read] [0x20018740]
  13] T [Read] [0x20019100]
  14] T [Read] [0x20018780]
  15] T [Read] [0x200187c0]
  16] T [Write] [0x4005b8c0] [0]
  17] T [Read] [0x20019340]
  18] T [Read] [0x200193c0]
  19] T [Read] [0x20019400]
  20] T [Read] [0x20019440]
  21] T [Read] [0x20018800]
  22] T [Read] [0x2000a840]
  23] T [Read] [0x20018840]
  24] T [Read] [0x20018880]
  25] T [Read] [0x20016400]
  26] T [Read] [0x20018c00]
  27] T [Read] [0x20016440]
  28] T [Read] [0x20016480]
  29] T [Read] [0x20010380]
  30] T [Read] [0x20016280]
  31] T [Read] [0x200103c0]
== Printing bank states (According to MC)
[4092] [4097] [8192] [pre] [idle] [4097] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    12]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    14]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    15]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    16]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    17]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    18]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    19]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    20]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    21]BP [ACT] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    22]BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
    23]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    24]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    25]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    26]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    27]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    28]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    29]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    30]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [372] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20020340] r[0] b[5] row[4097] col[1]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
== New Transaction - Mapping Address [0x20018900] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018940]
  1] T [Read] [0x200189c0]
  2] T [Read] [0x20018a00]
  3] T [Read] [0x20018b40]
  4] T [Read] [0x200192c0]
  5] T [Read] [0x20019300]
  6] T [Read] [0x20018b80]
  7] T [Write] [0x400108c0] [0]
  8] T [Read] [0x20002780]
  9] T [Read] [0x20018680]
  10] T [Read] [0x200186c0]
  11] T [Read] [0x20018740]
  12] T [Read] [0x20019100]
  13] T [Read] [0x20018780]
  14] T [Read] [0x200187c0]
  15] T [Write] [0x4005b8c0] [0]
  16] T [Read] [0x20019340]
  17] T [Read] [0x200193c0]
  18] T [Read] [0x20019400]
  19] T [Read] [0x20019440]
  20] T [Read] [0x20018800]
  21] T [Read] [0x2000a840]
  22] T [Read] [0x20018840]
  23] T [Read] [0x20018880]
  24] T [Read] [0x20016400]
  25] T [Read] [0x20018c00]
  26] T [Read] [0x20016440]
  27] T [Read] [0x20016480]
  28] T [Read] [0x20010380]
  29] T [Read] [0x20016280]
  30] T [Read] [0x200103c0]
== Printing bank states (According to MC)
[4092] [4097] [8192] [pre] [idle] [4097] [4097] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    12]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    14]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    15]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    16]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    17]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    18]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    19]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    20]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    21]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    22]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    23]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    24]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    25]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    26]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    27]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    28]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    29]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    30]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20026e40] r[0] b[1] row[4097] col[55] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40008480] r[0] b[2] row[8192] col[66] data[0]=NO DATA

 ------------------------- [373] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40009e80] r[0] b[2] row[8192] col[79]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20026e40] [0]
== Printing transaction queue
  0] T [Read] [0x20018940]
  1] T [Read] [0x200189c0]
  2] T [Read] [0x20018a00]
  3] T [Read] [0x20018b40]
  4] T [Read] [0x200192c0]
  5] T [Read] [0x20019300]
  6] T [Read] [0x20018b80]
  7] T [Write] [0x400108c0] [0]
  8] T [Read] [0x20002780]
  9] T [Read] [0x20018680]
  10] T [Read] [0x200186c0]
  11] T [Read] [0x20018740]
  12] T [Read] [0x20019100]
  13] T [Read] [0x20018780]
  14] T [Read] [0x200187c0]
  15] T [Write] [0x4005b8c0] [0]
  16] T [Read] [0x20019340]
  17] T [Read] [0x200193c0]
  18] T [Read] [0x20019400]
  19] T [Read] [0x20019440]
  20] T [Read] [0x20018800]
  21] T [Read] [0x2000a840]
  22] T [Read] [0x20018840]
  23] T [Read] [0x20018880]
  24] T [Read] [0x20016400]
  25] T [Read] [0x20018c00]
  26] T [Read] [0x20016440]
  27] T [Read] [0x20016480]
  28] T [Read] [0x20010380]
  29] T [Read] [0x20016280]
  30] T [Read] [0x200103c0]
  31] T [Read] [0x20015ec0]
== Printing bank states (According to MC)
[4092] [4097] [8192] [idle] [idle] [4097] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    12]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    14]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    15]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    16]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    17]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    18]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    19]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    20]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    21]BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    22]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    23]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    24]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    25]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    26]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    27]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    28]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    29]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    30]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [374] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
== New Transaction - Mapping Address [0x20018940] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200189c0]
  1] T [Read] [0x20018a00]
  2] T [Read] [0x20018b40]
  3] T [Read] [0x200192c0]
  4] T [Read] [0x20019300]
  5] T [Read] [0x20018b80]
  6] T [Write] [0x400108c0] [0]
  7] T [Read] [0x20002780]
  8] T [Read] [0x20018680]
  9] T [Read] [0x200186c0]
  10] T [Read] [0x20018740]
  11] T [Read] [0x20019100]
  12] T [Read] [0x20018780]
  13] T [Read] [0x200187c0]
  14] T [Write] [0x4005b8c0] [0]
  15] T [Read] [0x20019340]
  16] T [Read] [0x200193c0]
  17] T [Read] [0x20019400]
  18] T [Read] [0x20019440]
  19] T [Read] [0x20018800]
  20] T [Read] [0x2000a840]
  21] T [Read] [0x20018840]
  22] T [Read] [0x20018880]
  23] T [Read] [0x20016400]
  24] T [Read] [0x20018c00]
  25] T [Read] [0x20016440]
  26] T [Read] [0x20016480]
  27] T [Read] [0x20010380]
  28] T [Read] [0x20016280]
  29] T [Read] [0x200103c0]
  30] T [Read] [0x20015ec0]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4096] [idle] [4097] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
    11]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    12]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    13]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    14]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    15]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    16]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    17]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    18]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    19]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    20]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    21]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    22]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    23]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    24]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    25]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    26]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    27]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    28]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    29]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    30]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    31]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40008480] r[0] b[2] row[8192] col[66] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20020380] r[0] b[6] row[4097] col[1] data[0]=NO DATA

 ------------------------- [375] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40008480] [0]
== Printing transaction queue
  0] T [Read] [0x200189c0]
  1] T [Read] [0x20018a00]
  2] T [Read] [0x20018b40]
  3] T [Read] [0x200192c0]
  4] T [Read] [0x20019300]
  5] T [Read] [0x20018b80]
  6] T [Write] [0x400108c0] [0]
  7] T [Read] [0x20002780]
  8] T [Read] [0x20018680]
  9] T [Read] [0x200186c0]
  10] T [Read] [0x20018740]
  11] T [Read] [0x20019100]
  12] T [Read] [0x20018780]
  13] T [Read] [0x200187c0]
  14] T [Write] [0x4005b8c0] [0]
  15] T [Read] [0x20019340]
  16] T [Read] [0x200193c0]
  17] T [Read] [0x20019400]
  18] T [Read] [0x20019440]
  19] T [Read] [0x20018800]
  20] T [Read] [0x2000a840]
  21] T [Read] [0x20018840]
  22] T [Read] [0x20018880]
  23] T [Read] [0x20016400]
  24] T [Read] [0x20018c00]
  25] T [Read] [0x20016440]
  26] T [Read] [0x20016480]
  27] T [Read] [0x20010380]
  28] T [Read] [0x20016280]
  29] T [Read] [0x200103c0]
  30] T [Read] [0x20015ec0]
  31] T [Read] [0x20015f00]
== Printing bank states (According to MC)
[4092] [4097] [8192] [4096] [idle] [4097] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    12]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    14]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    16]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    17]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    18]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    19]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    20]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    21]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    22]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    23]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    24]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    25]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    26]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    27]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    28]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    29]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    30]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [376] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20020340] r[0] b[5] row[4097] col[1]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200189c0]
  1] T [Read] [0x20018a00]
  2] T [Read] [0x20018b40]
  3] T [Read] [0x200192c0]
  4] T [Read] [0x20019300]
  5] T [Read] [0x20018b80]
  6] T [Write] [0x400108c0] [0]
  7] T [Read] [0x20002780]
  8] T [Read] [0x20018680]
  9] T [Read] [0x200186c0]
  10] T [Read] [0x20018740]
  11] T [Read] [0x20019100]
  12] T [Read] [0x20018780]
  13] T [Read] [0x200187c0]
  14] T [Write] [0x4005b8c0] [0]
  15] T [Read] [0x20019340]
  16] T [Read] [0x200193c0]
  17] T [Read] [0x20019400]
  18] T [Read] [0x20019440]
  19] T [Read] [0x20018800]
  20] T [Read] [0x2000a840]
  21] T [Read] [0x20018840]
  22] T [Read] [0x20018880]
  23] T [Read] [0x20016400]
  24] T [Read] [0x20018c00]
  25] T [Read] [0x20016440]
  26] T [Read] [0x20016480]
  27] T [Read] [0x20010380]
  28] T [Read] [0x20016280]
  29] T [Read] [0x200103c0]
  30] T [Read] [0x20015ec0]
  31] T [Read] [0x20015f00]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4096] [idle] [4097] [pre] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    10]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    12]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    14]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    16]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    17]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    18]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    19]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    20]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    21]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    22]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    23]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    24]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    25]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    26]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    27]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    28]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    29]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    30]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20020380] r[0] b[6] row[4097] col[1] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40009e80] r[0] b[2] row[8192] col[79] data[0]=NO DATA

 ------------------------- [377] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
== New Transaction - Mapping Address [0x200189c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20020380] [0]
== Printing transaction queue
  0] T [Read] [0x20018a00]
  1] T [Read] [0x20018b40]
  2] T [Read] [0x200192c0]
  3] T [Read] [0x20019300]
  4] T [Read] [0x20018b80]
  5] T [Write] [0x400108c0] [0]
  6] T [Read] [0x20002780]
  7] T [Read] [0x20018680]
  8] T [Read] [0x200186c0]
  9] T [Read] [0x20018740]
  10] T [Read] [0x20019100]
  11] T [Read] [0x20018780]
  12] T [Read] [0x200187c0]
  13] T [Write] [0x4005b8c0] [0]
  14] T [Read] [0x20019340]
  15] T [Read] [0x200193c0]
  16] T [Read] [0x20019400]
  17] T [Read] [0x20019440]
  18] T [Read] [0x20018800]
  19] T [Read] [0x2000a840]
  20] T [Read] [0x20018840]
  21] T [Read] [0x20018880]
  22] T [Read] [0x20016400]
  23] T [Read] [0x20018c00]
  24] T [Read] [0x20016440]
  25] T [Read] [0x20016480]
  26] T [Read] [0x20010380]
  27] T [Read] [0x20016280]
  28] T [Read] [0x200103c0]
  29] T [Read] [0x20015ec0]
  30] T [Read] [0x20015f00]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    16]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    17]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    18]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    19]BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
    20]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    21]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    22]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    23]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    24]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    25]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    26]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    27]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    28]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    29]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    30]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    31]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [378] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018a00]
  1] T [Read] [0x20018b40]
  2] T [Read] [0x200192c0]
  3] T [Read] [0x20019300]
  4] T [Read] [0x20018b80]
  5] T [Write] [0x400108c0] [0]
  6] T [Read] [0x20002780]
  7] T [Read] [0x20018680]
  8] T [Read] [0x200186c0]
  9] T [Read] [0x20018740]
  10] T [Read] [0x20019100]
  11] T [Read] [0x20018780]
  12] T [Read] [0x200187c0]
  13] T [Write] [0x4005b8c0] [0]
  14] T [Read] [0x20019340]
  15] T [Read] [0x200193c0]
  16] T [Read] [0x20019400]
  17] T [Read] [0x20019440]
  18] T [Read] [0x20018800]
  19] T [Read] [0x2000a840]
  20] T [Read] [0x20018840]
  21] T [Read] [0x20018880]
  22] T [Read] [0x20016400]
  23] T [Read] [0x20018c00]
  24] T [Read] [0x20016440]
  25] T [Read] [0x20016480]
  26] T [Read] [0x20010380]
  27] T [Read] [0x20016280]
  28] T [Read] [0x200103c0]
  29] T [Read] [0x20015ec0]
  30] T [Read] [0x20015f00]
  31] T [Read] [0x20002740]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    16]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    17]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    18]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    19]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    20]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    21]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    22]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    23]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    24]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    25]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    26]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    27]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    28]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    29]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    30]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40009e80] r[0] b[2] row[8192] col[79] data[0]=NO DATA
 ------------------------- [379] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200190c0] r[0] b[3] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40009e80] [0]
== Printing transaction queue
  0] T [Read] [0x20018a00]
  1] T [Read] [0x20018b40]
  2] T [Read] [0x200192c0]
  3] T [Read] [0x20019300]
  4] T [Read] [0x20018b80]
  5] T [Write] [0x400108c0] [0]
  6] T [Read] [0x20002780]
  7] T [Read] [0x20018680]
  8] T [Read] [0x200186c0]
  9] T [Read] [0x20018740]
  10] T [Read] [0x20019100]
  11] T [Read] [0x20018780]
  12] T [Read] [0x200187c0]
  13] T [Write] [0x4005b8c0] [0]
  14] T [Read] [0x20019340]
  15] T [Read] [0x200193c0]
  16] T [Read] [0x20019400]
  17] T [Read] [0x20019440]
  18] T [Read] [0x20018800]
  19] T [Read] [0x2000a840]
  20] T [Read] [0x20018840]
  21] T [Read] [0x20018880]
  22] T [Read] [0x20016400]
  23] T [Read] [0x20018c00]
  24] T [Read] [0x20016440]
  25] T [Read] [0x20016480]
  26] T [Read] [0x20010380]
  27] T [Read] [0x20016280]
  28] T [Read] [0x200103c0]
  29] T [Read] [0x20015ec0]
  30] T [Read] [0x20015f00]
  31] T [Read] [0x20002740]
== Printing bank states (According to MC)
[4092] [pre] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
    16]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    17]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    18]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    19]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    20]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    21]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    22]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    23]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    24]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    25]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    26]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    27]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    28]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    29]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    30]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20020340] r[0] b[5] row[4097] col[1] data[0]=NO DATA

 ------------------------- [380] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
== New Transaction - Mapping Address [0x20018a00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 197
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b40]
  1] T [Read] [0x200192c0]
  2] T [Read] [0x20019300]
  3] T [Read] [0x20018b80]
  4] T [Write] [0x400108c0] [0]
  5] T [Read] [0x20002780]
  6] T [Read] [0x20018680]
  7] T [Read] [0x200186c0]
  8] T [Read] [0x20018740]
  9] T [Read] [0x20019100]
  10] T [Read] [0x20018780]
  11] T [Read] [0x200187c0]
  12] T [Write] [0x4005b8c0] [0]
  13] T [Read] [0x20019340]
  14] T [Read] [0x200193c0]
  15] T [Read] [0x20019400]
  16] T [Read] [0x20019440]
  17] T [Read] [0x20018800]
  18] T [Read] [0x2000a840]
  19] T [Read] [0x20018840]
  20] T [Read] [0x20018880]
  21] T [Read] [0x20016400]
  22] T [Read] [0x20018c00]
  23] T [Read] [0x20016440]
  24] T [Read] [0x20016480]
  25] T [Read] [0x20010380]
  26] T [Read] [0x20016280]
  27] T [Read] [0x200103c0]
  28] T [Read] [0x20015ec0]
  29] T [Read] [0x20015f00]
  30] T [Read] [0x20002740]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    16]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    17]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    18]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    19]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    20]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    21]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    22]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    23]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    24]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    25]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    26]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    27]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    28]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    29]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    30]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    31]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [381] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20019040] r[0] b[1] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b40]
  1] T [Read] [0x200192c0]
  2] T [Read] [0x20019300]
  3] T [Read] [0x20018b80]
  4] T [Write] [0x400108c0] [0]
  5] T [Read] [0x20002780]
  6] T [Read] [0x20018680]
  7] T [Read] [0x200186c0]
  8] T [Read] [0x20018740]
  9] T [Read] [0x20019100]
  10] T [Read] [0x20018780]
  11] T [Read] [0x200187c0]
  12] T [Write] [0x4005b8c0] [0]
  13] T [Read] [0x20019340]
  14] T [Read] [0x200193c0]
  15] T [Read] [0x20019400]
  16] T [Read] [0x20019440]
  17] T [Read] [0x20018800]
  18] T [Read] [0x2000a840]
  19] T [Read] [0x20018840]
  20] T [Read] [0x20018880]
  21] T [Read] [0x20016400]
  22] T [Read] [0x20018c00]
  23] T [Read] [0x20016440]
  24] T [Read] [0x20016480]
  25] T [Read] [0x20010380]
  26] T [Read] [0x20016280]
  27] T [Read] [0x200103c0]
  28] T [Read] [0x20015ec0]
  29] T [Read] [0x20015f00]
  30] T [Read] [0x20002740]
  31] T [Read] [0x40001540]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
    1]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    3]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    5]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    6]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    8]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    9]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    11]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    13]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    15]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    16]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    17]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    18]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    19]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    20]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    21]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    22]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    23]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    24]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    25]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    26]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    27]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    28]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    29]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    30]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    31]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20020340] r[0] b[5] row[4097] col[1] data[0]=NO DATA
 ------------------------- [382] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20020340] [0]
== Printing transaction queue
  0] T [Read] [0x20018b40]
  1] T [Read] [0x200192c0]
  2] T [Read] [0x20019300]
  3] T [Read] [0x20018b80]
  4] T [Write] [0x400108c0] [0]
  5] T [Read] [0x20002780]
  6] T [Read] [0x20018680]
  7] T [Read] [0x200186c0]
  8] T [Read] [0x20018740]
  9] T [Read] [0x20019100]
  10] T [Read] [0x20018780]
  11] T [Read] [0x200187c0]
  12] T [Write] [0x4005b8c0] [0]
  13] T [Read] [0x20019340]
  14] T [Read] [0x200193c0]
  15] T [Read] [0x20019400]
  16] T [Read] [0x20019440]
  17] T [Read] [0x20018800]
  18] T [Read] [0x2000a840]
  19] T [Read] [0x20018840]
  20] T [Read] [0x20018880]
  21] T [Read] [0x20016400]
  22] T [Read] [0x20018c00]
  23] T [Read] [0x20016440]
  24] T [Read] [0x20016480]
  25] T [Read] [0x20010380]
  26] T [Read] [0x20016280]
  27] T [Read] [0x200103c0]
  28] T [Read] [0x20015ec0]
  29] T [Read] [0x20015f00]
  30] T [Read] [0x20002740]
  31] T [Read] [0x40001540]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    5]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    8]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    9]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    11]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    13]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    15]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    16]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    17]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    18]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    19]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    20]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    21]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    22]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    23]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    24]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    25]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    26]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    27]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    28]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    29]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    30]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200190c0] r[0] b[3] row[4096] col[200] data[0]=NO DATA

 ------------------------- [383] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96e00] r[0] b[0] row[4092] col[183]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b40]
  1] T [Read] [0x200192c0]
  2] T [Read] [0x20019300]
  3] T [Read] [0x20018b80]
  4] T [Write] [0x400108c0] [0]
  5] T [Read] [0x20002780]
  6] T [Read] [0x20018680]
  7] T [Read] [0x200186c0]
  8] T [Read] [0x20018740]
  9] T [Read] [0x20019100]
  10] T [Read] [0x20018780]
  11] T [Read] [0x200187c0]
  12] T [Write] [0x4005b8c0] [0]
  13] T [Read] [0x20019340]
  14] T [Read] [0x200193c0]
  15] T [Read] [0x20019400]
  16] T [Read] [0x20019440]
  17] T [Read] [0x20018800]
  18] T [Read] [0x2000a840]
  19] T [Read] [0x20018840]
  20] T [Read] [0x20018880]
  21] T [Read] [0x20016400]
  22] T [Read] [0x20018c00]
  23] T [Read] [0x20016440]
  24] T [Read] [0x20016480]
  25] T [Read] [0x20010380]
  26] T [Read] [0x20016280]
  27] T [Read] [0x200103c0]
  28] T [Read] [0x20015ec0]
  29] T [Read] [0x20015f00]
  30] T [Read] [0x20002740]
  31] T [Read] [0x40001540]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
    5]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    7]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    8]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    9]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    10]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    11]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    12]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    13]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    14]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    15]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    16]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    17]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    18]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    19]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    20]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    21]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    22]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    23]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    24]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    25]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    26]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    27]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    28]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    29]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    30]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [384] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
== New Transaction - Mapping Address [0x20018b40] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 197
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200192c0]
  1] T [Read] [0x20019300]
  2] T [Read] [0x20018b80]
  3] T [Write] [0x400108c0] [0]
  4] T [Read] [0x20002780]
  5] T [Read] [0x20018680]
  6] T [Read] [0x200186c0]
  7] T [Read] [0x20018740]
  8] T [Read] [0x20019100]
  9] T [Read] [0x20018780]
  10] T [Read] [0x200187c0]
  11] T [Write] [0x4005b8c0] [0]
  12] T [Read] [0x20019340]
  13] T [Read] [0x200193c0]
  14] T [Read] [0x20019400]
  15] T [Read] [0x20019440]
  16] T [Read] [0x20018800]
  17] T [Read] [0x2000a840]
  18] T [Read] [0x20018840]
  19] T [Read] [0x20018880]
  20] T [Read] [0x20016400]
  21] T [Read] [0x20018c00]
  22] T [Read] [0x20016440]
  23] T [Read] [0x20016480]
  24] T [Read] [0x20010380]
  25] T [Read] [0x20016280]
  26] T [Read] [0x200103c0]
  27] T [Read] [0x20015ec0]
  28] T [Read] [0x20015f00]
  29] T [Read] [0x20002740]
  30] T [Read] [0x40001540]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [idle] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    7]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    9]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    11]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    13]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    14]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    16]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    18]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    19]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    20]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    21]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    22]BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
    23]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    24]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    25]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    26]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    27]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    28]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    29]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    30]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    31]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200190c0] r[0] b[3] row[4096] col[200] data[0]=NO DATA
 ------------------------- [385] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96e00] r[0] b[0] row[4092] col[183] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200190c0] [0]
== Printing transaction queue
  0] T [Read] [0x200192c0]
  1] T [Read] [0x20019300]
  2] T [Read] [0x20018b80]
  3] T [Write] [0x400108c0] [0]
  4] T [Read] [0x20002780]
  5] T [Read] [0x20018680]
  6] T [Read] [0x200186c0]
  7] T [Read] [0x20018740]
  8] T [Read] [0x20019100]
  9] T [Read] [0x20018780]
  10] T [Read] [0x200187c0]
  11] T [Write] [0x4005b8c0] [0]
  12] T [Read] [0x20019340]
  13] T [Read] [0x200193c0]
  14] T [Read] [0x20019400]
  15] T [Read] [0x20019440]
  16] T [Read] [0x20018800]
  17] T [Read] [0x2000a840]
  18] T [Read] [0x20018840]
  19] T [Read] [0x20018880]
  20] T [Read] [0x20016400]
  21] T [Read] [0x20018c00]
  22] T [Read] [0x20016440]
  23] T [Read] [0x20016480]
  24] T [Read] [0x20010380]
  25] T [Read] [0x20016280]
  26] T [Read] [0x200103c0]
  27] T [Read] [0x20015ec0]
  28] T [Read] [0x20015f00]
  29] T [Read] [0x20002740]
  30] T [Read] [0x40001540]
  31] T [Read] [0x20015f40]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
    7]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    9]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    11]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    13]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    14]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    16]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    18]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    19]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    20]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    21]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    22]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    23]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    24]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    25]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    26]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    27]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    28]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    29]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    30]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [386] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018900] r[0] b[4] row[4096] col[196]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
== New Transaction - Mapping Address [0x200192c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 201
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019300]
  1] T [Read] [0x20018b80]
  2] T [Write] [0x400108c0] [0]
  3] T [Read] [0x20002780]
  4] T [Read] [0x20018680]
  5] T [Read] [0x200186c0]
  6] T [Read] [0x20018740]
  7] T [Read] [0x20019100]
  8] T [Read] [0x20018780]
  9] T [Read] [0x200187c0]
  10] T [Write] [0x4005b8c0] [0]
  11] T [Read] [0x20019340]
  12] T [Read] [0x200193c0]
  13] T [Read] [0x20019400]
  14] T [Read] [0x20019440]
  15] T [Read] [0x20018800]
  16] T [Read] [0x2000a840]
  17] T [Read] [0x20018840]
  18] T [Read] [0x20018880]
  19] T [Read] [0x20016400]
  20] T [Read] [0x20018c00]
  21] T [Read] [0x20016440]
  22] T [Read] [0x20016480]
  23] T [Read] [0x20010380]
  24] T [Read] [0x20016280]
  25] T [Read] [0x200103c0]
  26] T [Read] [0x20015ec0]
  27] T [Read] [0x20015f00]
  28] T [Read] [0x20002740]
  29] T [Read] [0x40001540]
  30] T [Read] [0x20015f40]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [4097] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    18]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    19]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    20]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    21]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    22]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    23]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    24]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    25]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    26]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    27]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    28]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    29]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    30]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    31]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [387] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96d80] r[0] b[6] row[4092] col[182]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96e00] r[0] b[0] row[4092] col[183] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019300]
  1] T [Read] [0x20018b80]
  2] T [Write] [0x400108c0] [0]
  3] T [Read] [0x20002780]
  4] T [Read] [0x20018680]
  5] T [Read] [0x200186c0]
  6] T [Read] [0x20018740]
  7] T [Read] [0x20019100]
  8] T [Read] [0x20018780]
  9] T [Read] [0x200187c0]
  10] T [Write] [0x4005b8c0] [0]
  11] T [Read] [0x20019340]
  12] T [Read] [0x200193c0]
  13] T [Read] [0x20019400]
  14] T [Read] [0x20019440]
  15] T [Read] [0x20018800]
  16] T [Read] [0x2000a840]
  17] T [Read] [0x20018840]
  18] T [Read] [0x20018880]
  19] T [Read] [0x20016400]
  20] T [Read] [0x20018c00]
  21] T [Read] [0x20016440]
  22] T [Read] [0x20016480]
  23] T [Read] [0x20010380]
  24] T [Read] [0x20016280]
  25] T [Read] [0x200103c0]
  26] T [Read] [0x20015ec0]
  27] T [Read] [0x20015f00]
  28] T [Read] [0x20002740]
  29] T [Read] [0x40001540]
  30] T [Read] [0x20015f40]
  31] T [Read] [0x20015f80]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x40010880] r[0] b[2] row[8192] col[132]
    18]BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
    19]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    20]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    21]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    22]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    23]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    24]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    25]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    26]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    27]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    28]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    29]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    30]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    31]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [388] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
== New Transaction - Mapping Address [0x20019300] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 201
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    22]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    24]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    26]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    28]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    30]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    31]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [389] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40010880] r[0] b[2] row[8192] col[132]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96dc0] r[0] b[7] row[4092] col[182] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96d80] r[0] b[6] row[4092] col[182] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    22]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    24]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    26]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    28]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    30]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    31]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [390] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [pre] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    22]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    24]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    26]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    28]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    30]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    31]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [391] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96d80] r[0] b[6] row[4092] col[182] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40010880] r[0] b[2] row[8192] col[132] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[4092] [4096] [8192] [4096] [4096] [4096] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    22]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    24]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    26]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    28]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    30]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [392] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018940] r[0] b[5] row[4096] col[196]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [4096] [4096] [4096] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    22]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    24]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    26]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    28]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    30]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [393] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40010880] r[0] b[2] row[8192] col[132] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [4096] [4096] [4096] [4092] [4092] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    22]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    24]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    26]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    28]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    30]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [394] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [4096] [4096] [4096] [4092] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    22]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    24]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    26]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    28]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    30]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [395] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018b80]
  1] T [Write] [0x400108c0] [0]
  2] T [Read] [0x20002780]
  3] T [Read] [0x20018680]
  4] T [Read] [0x200186c0]
  5] T [Read] [0x20018740]
  6] T [Read] [0x20019100]
  7] T [Read] [0x20018780]
  8] T [Read] [0x200187c0]
  9] T [Write] [0x4005b8c0] [0]
  10] T [Read] [0x20019340]
  11] T [Read] [0x200193c0]
  12] T [Read] [0x20019400]
  13] T [Read] [0x20019440]
  14] T [Read] [0x20018800]
  15] T [Read] [0x2000a840]
  16] T [Read] [0x20018840]
  17] T [Read] [0x20018880]
  18] T [Read] [0x20016400]
  19] T [Read] [0x20018c00]
  20] T [Read] [0x20016440]
  21] T [Read] [0x20016480]
  22] T [Read] [0x20010380]
  23] T [Read] [0x20016280]
  24] T [Read] [0x200103c0]
  25] T [Read] [0x20015ec0]
  26] T [Read] [0x20015f00]
  27] T [Read] [0x20002740]
  28] T [Read] [0x40001540]
  29] T [Read] [0x20015f40]
  30] T [Read] [0x20015f80]
  31] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [4096] [4096] [4096] [4092] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    2]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    4]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    6]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    8]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    10]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    12]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    13]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    15]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    17]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    19]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    20]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    21]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    22]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    23]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    24]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    25]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    26]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    27]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    28]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    29]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    30]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [396] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
== New Transaction - Mapping Address [0x20018b80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 197
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400108c0] [0]
  1] T [Read] [0x20002780]
  2] T [Read] [0x20018680]
  3] T [Read] [0x200186c0]
  4] T [Read] [0x20018740]
  5] T [Read] [0x20019100]
  6] T [Read] [0x20018780]
  7] T [Read] [0x200187c0]
  8] T [Write] [0x4005b8c0] [0]
  9] T [Read] [0x20019340]
  10] T [Read] [0x200193c0]
  11] T [Read] [0x20019400]
  12] T [Read] [0x20019440]
  13] T [Read] [0x20018800]
  14] T [Read] [0x2000a840]
  15] T [Read] [0x20018840]
  16] T [Read] [0x20018880]
  17] T [Read] [0x20016400]
  18] T [Read] [0x20018c00]
  19] T [Read] [0x20016440]
  20] T [Read] [0x20016480]
  21] T [Read] [0x20010380]
  22] T [Read] [0x20016280]
  23] T [Read] [0x200103c0]
  24] T [Read] [0x20015ec0]
  25] T [Read] [0x20015f00]
  26] T [Read] [0x20002740]
  27] T [Read] [0x40001540]
  28] T [Read] [0x20015f40]
  29] T [Read] [0x20015f80]
  30] T [Read] [0x20015fc0]
== Printing bank states (According to MC)
[8192] [4096] [8192] [4096] [4096] [4096] [4092] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    2]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    4]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    6]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    8]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    10]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
    12]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    13]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    14]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    15]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    16]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    17]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    18]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    19]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    20]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    21]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    22]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    23]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    24]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    25]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    26]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    27]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    28]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    29]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    30]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    31]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [397] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40008400] r[0] b[0] row[8192] col[66]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400108c0] [0]
  1] T [Read] [0x20002780]
  2] T [Read] [0x20018680]
  3] T [Read] [0x200186c0]
  4] T [Read] [0x20018740]
  5] T [Read] [0x20019100]
  6] T [Read] [0x20018780]
  7] T [Read] [0x200187c0]
  8] T [Write] [0x4005b8c0] [0]
  9] T [Read] [0x20019340]
  10] T [Read] [0x200193c0]
  11] T [Read] [0x20019400]
  12] T [Read] [0x20019440]
  13] T [Read] [0x20018800]
  14] T [Read] [0x2000a840]
  15] T [Read] [0x20018840]
  16] T [Read] [0x20018880]
  17] T [Read] [0x20016400]
  18] T [Read] [0x20018c00]
  19] T [Read] [0x20016440]
  20] T [Read] [0x20016480]
  21] T [Read] [0x20010380]
  22] T [Read] [0x20016280]
  23] T [Read] [0x200103c0]
  24] T [Read] [0x20015ec0]
  25] T [Read] [0x20015f00]
  26] T [Read] [0x20002740]
  27] T [Read] [0x40001540]
  28] T [Read] [0x20015f40]
  29] T [Read] [0x20015f80]
  30] T [Read] [0x20015fc0]
  31] T [Read] [0x40001240]
== Printing bank states (According to MC)
[8192] [4096] [8192] [4096] [4096] [4096] [4092] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    2]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    4]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    6]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    8]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    10]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    12]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    13]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    14]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    15]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    16]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    17]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    18]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    19]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    20]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    21]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    22]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    23]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    24]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    25]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    26]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    27]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    28]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    29]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    30]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [398] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019040] r[0] b[1] row[4096] col[200]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400108c0] [0]
  1] T [Read] [0x20002780]
  2] T [Read] [0x20018680]
  3] T [Read] [0x200186c0]
  4] T [Read] [0x20018740]
  5] T [Read] [0x20019100]
  6] T [Read] [0x20018780]
  7] T [Read] [0x200187c0]
  8] T [Write] [0x4005b8c0] [0]
  9] T [Read] [0x20019340]
  10] T [Read] [0x200193c0]
  11] T [Read] [0x20019400]
  12] T [Read] [0x20019440]
  13] T [Read] [0x20018800]
  14] T [Read] [0x2000a840]
  15] T [Read] [0x20018840]
  16] T [Read] [0x20018880]
  17] T [Read] [0x20016400]
  18] T [Read] [0x20018c00]
  19] T [Read] [0x20016440]
  20] T [Read] [0x20016480]
  21] T [Read] [0x20010380]
  22] T [Read] [0x20016280]
  23] T [Read] [0x200103c0]
  24] T [Read] [0x20015ec0]
  25] T [Read] [0x20015f00]
  26] T [Read] [0x20002740]
  27] T [Read] [0x40001540]
  28] T [Read] [0x20015f40]
  29] T [Read] [0x20015f80]
  30] T [Read] [0x20015fc0]
  31] T [Read] [0x40001240]
== Printing bank states (According to MC)
[8192] [4096] [pre] [4096] [4096] [4096] [4092] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    2]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    4]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    6]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    7]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    8]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    9]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    10]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    11]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    12]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    13]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    14]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    15]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    16]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    17]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    18]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    19]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    20]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    21]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    22]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    23]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    24]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    25]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    26]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    27]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    28]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    29]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    30]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [399] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
== New Transaction - Mapping Address [0x400108c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8192
  Col  : 132
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20002780]
  1] T [Read] [0x20018680]
  2] T [Read] [0x200186c0]
  3] T [Read] [0x20018740]
  4] T [Read] [0x20019100]
  5] T [Read] [0x20018780]
  6] T [Read] [0x200187c0]
  7] T [Write] [0x4005b8c0] [0]
  8] T [Read] [0x20019340]
  9] T [Read] [0x200193c0]
  10] T [Read] [0x20019400]
  11] T [Read] [0x20019440]
  12] T [Read] [0x20018800]
  13] T [Read] [0x2000a840]
  14] T [Read] [0x20018840]
  15] T [Read] [0x20018880]
  16] T [Read] [0x20016400]
  17] T [Read] [0x20018c00]
  18] T [Read] [0x20016440]
  19] T [Read] [0x20016480]
  20] T [Read] [0x20010380]
  21] T [Read] [0x20016280]
  22] T [Read] [0x200103c0]
  23] T [Read] [0x20015ec0]
  24] T [Read] [0x20015f00]
  25] T [Read] [0x20002740]
  26] T [Read] [0x40001540]
  27] T [Read] [0x20015f40]
  28] T [Read] [0x20015f80]
  29] T [Read] [0x20015fc0]
  30] T [Read] [0x40001240]
== Printing bank states (According to MC)
[8192] [4096] [pre] [4096] [4096] [4096] [4092] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
    1]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    2]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    3]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    4]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    5]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    6]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    7]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    8]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    9]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    10]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    11]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    12]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    13]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    14]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    15]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    16]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    17]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    18]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    19]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    20]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    21]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    22]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    23]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    24]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    25]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    26]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    27]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    28]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    29]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    30]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    31]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [400] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200343c0] r[0] b[7] row[4097] col[161]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20002780]
  1] T [Read] [0x20018680]
  2] T [Read] [0x200186c0]
  3] T [Read] [0x20018740]
  4] T [Read] [0x20019100]
  5] T [Read] [0x20018780]
  6] T [Read] [0x200187c0]
  7] T [Write] [0x4005b8c0] [0]
  8] T [Read] [0x20019340]
  9] T [Read] [0x200193c0]
  10] T [Read] [0x20019400]
  11] T [Read] [0x20019440]
  12] T [Read] [0x20018800]
  13] T [Read] [0x2000a840]
  14] T [Read] [0x20018840]
  15] T [Read] [0x20018880]
  16] T [Read] [0x20016400]
  17] T [Read] [0x20018c00]
  18] T [Read] [0x20016440]
  19] T [Read] [0x20016480]
  20] T [Read] [0x20010380]
  21] T [Read] [0x20016280]
  22] T [Read] [0x200103c0]
  23] T [Read] [0x20015ec0]
  24] T [Read] [0x20015f00]
  25] T [Read] [0x20002740]
  26] T [Read] [0x40001540]
  27] T [Read] [0x20015f40]
  28] T [Read] [0x20015f80]
  29] T [Read] [0x20015fc0]
  30] T [Read] [0x40001240]
  31] T [Read] [0x400013c0]
== Printing bank states (According to MC)
[8192] [4096] [pre] [4096] [4096] [4096] [4092] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    1]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    2]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    3]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    4]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    5]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    6]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    7]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    8]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    9]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    10]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    11]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    12]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    13]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    14]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    15]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    16]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    17]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    18]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    19]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    20]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    21]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    22]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    23]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    24]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    25]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    26]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    27]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    28]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    29]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    30]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [401] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40008400] r[0] b[0] row[8192] col[66]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20002780]
  1] T [Read] [0x20018680]
  2] T [Read] [0x200186c0]
  3] T [Read] [0x20018740]
  4] T [Read] [0x20019100]
  5] T [Read] [0x20018780]
  6] T [Read] [0x200187c0]
  7] T [Write] [0x4005b8c0] [0]
  8] T [Read] [0x20019340]
  9] T [Read] [0x200193c0]
  10] T [Read] [0x20019400]
  11] T [Read] [0x20019440]
  12] T [Read] [0x20018800]
  13] T [Read] [0x2000a840]
  14] T [Read] [0x20018840]
  15] T [Read] [0x20018880]
  16] T [Read] [0x20016400]
  17] T [Read] [0x20018c00]
  18] T [Read] [0x20016440]
  19] T [Read] [0x20016480]
  20] T [Read] [0x20010380]
  21] T [Read] [0x20016280]
  22] T [Read] [0x200103c0]
  23] T [Read] [0x20015ec0]
  24] T [Read] [0x20015f00]
  25] T [Read] [0x20002740]
  26] T [Read] [0x40001540]
  27] T [Read] [0x20015f40]
  28] T [Read] [0x20015f80]
  29] T [Read] [0x20015fc0]
  30] T [Read] [0x40001240]
  31] T [Read] [0x400013c0]
== Printing bank states (According to MC)
[8192] [4096] [pre] [4096] [4096] [4096] [pre] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001600] r[0] b[0] row[8192] col[11]
    1]BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
    2]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    3]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    4]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    5]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    6]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    7]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    8]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    9]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    10]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    11]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    12]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    13]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    14]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    15]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    16]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    17]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    18]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    19]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    20]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    21]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    22]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    23]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    24]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    25]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    26]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    27]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    28]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    29]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    30]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019040] r[0] b[1] row[4096] col[200] data[0]=NO DATA

 ------------------------- [402] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
== New Transaction - Mapping Address [0x20002780] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 19
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018680]
  1] T [Read] [0x200186c0]
  2] T [Read] [0x20018740]
  3] T [Read] [0x20019100]
  4] T [Read] [0x20018780]
  5] T [Read] [0x200187c0]
  6] T [Write] [0x4005b8c0] [0]
  7] T [Read] [0x20019340]
  8] T [Read] [0x200193c0]
  9] T [Read] [0x20019400]
  10] T [Read] [0x20019440]
  11] T [Read] [0x20018800]
  12] T [Read] [0x2000a840]
  13] T [Read] [0x20018840]
  14] T [Read] [0x20018880]
  15] T [Read] [0x20016400]
  16] T [Read] [0x20018c00]
  17] T [Read] [0x20016440]
  18] T [Read] [0x20016480]
  19] T [Read] [0x20010380]
  20] T [Read] [0x20016280]
  21] T [Read] [0x200103c0]
  22] T [Read] [0x20015ec0]
  23] T [Read] [0x20015f00]
  24] T [Read] [0x20002740]
  25] T [Read] [0x40001540]
  26] T [Read] [0x20015f40]
  27] T [Read] [0x20015f80]
  28] T [Read] [0x20015fc0]
  29] T [Read] [0x40001240]
  30] T [Read] [0x400013c0]
== Printing bank states (According to MC)
[8192] [4096] [idle] [4096] [4096] [4096] [pre] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    3]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    5]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    7]BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
    8]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    9]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    10]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    11]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    12]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    13]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    14]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    15]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    16]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    17]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    18]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    19]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    20]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    21]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    22]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    23]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    24]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    25]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    26]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    27]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    28]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    29]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    30]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [403] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001600] r[0] b[0] row[8192] col[11]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
== New Transaction - Mapping Address [0x20018680] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200186c0]
  1] T [Read] [0x20018740]
  2] T [Read] [0x20019100]
  3] T [Read] [0x20018780]
  4] T [Read] [0x200187c0]
  5] T [Write] [0x4005b8c0] [0]
  6] T [Read] [0x20019340]
  7] T [Read] [0x200193c0]
  8] T [Read] [0x20019400]
  9] T [Read] [0x20019440]
  10] T [Read] [0x20018800]
  11] T [Read] [0x2000a840]
  12] T [Read] [0x20018840]
  13] T [Read] [0x20018880]
  14] T [Read] [0x20016400]
  15] T [Read] [0x20018c00]
  16] T [Read] [0x20016440]
  17] T [Read] [0x20016480]
  18] T [Read] [0x20010380]
  19] T [Read] [0x20016280]
  20] T [Read] [0x200103c0]
  21] T [Read] [0x20015ec0]
  22] T [Read] [0x20015f00]
  23] T [Read] [0x20002740]
  24] T [Read] [0x40001540]
  25] T [Read] [0x20015f40]
  26] T [Read] [0x20015f80]
  27] T [Read] [0x20015fc0]
  28] T [Read] [0x40001240]
  29] T [Read] [0x400013c0]
  30] T [Read] [0x20016000]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [4096] [4096] [pre] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
    3]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    5]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    7]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    8]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    9]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    10]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    11]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    12]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    13]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    14]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    15]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    16]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    17]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    18]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    19]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    20]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    21]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    22]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    23]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    24]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    25]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    26]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    27]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    28]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    29]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    30]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    31]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019040] r[0] b[1] row[4096] col[200] data[0]=NO DATA
 ------------------------- [404] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20019080] r[0] b[2] row[4096] col[200]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019040] [0]
== Printing transaction queue
  0] T [Read] [0x200186c0]
  1] T [Read] [0x20018740]
  2] T [Read] [0x20019100]
  3] T [Read] [0x20018780]
  4] T [Read] [0x200187c0]
  5] T [Write] [0x4005b8c0] [0]
  6] T [Read] [0x20019340]
  7] T [Read] [0x200193c0]
  8] T [Read] [0x20019400]
  9] T [Read] [0x20019440]
  10] T [Read] [0x20018800]
  11] T [Read] [0x2000a840]
  12] T [Read] [0x20018840]
  13] T [Read] [0x20018880]
  14] T [Read] [0x20016400]
  15] T [Read] [0x20018c00]
  16] T [Read] [0x20016440]
  17] T [Read] [0x20016480]
  18] T [Read] [0x20010380]
  19] T [Read] [0x20016280]
  20] T [Read] [0x200103c0]
  21] T [Read] [0x20015ec0]
  22] T [Read] [0x20015f00]
  23] T [Read] [0x20002740]
  24] T [Read] [0x40001540]
  25] T [Read] [0x20015f40]
  26] T [Read] [0x20015f80]
  27] T [Read] [0x20015fc0]
  28] T [Read] [0x40001240]
  29] T [Read] [0x400013c0]
  30] T [Read] [0x20016000]
  31] T [Read] [0x20016500]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [4096] [4096] [pre] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    7]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    8]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    9]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    10]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    11]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    12]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    13]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    14]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    15]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    16]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    17]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    18]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    19]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    20]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    21]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    22]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    23]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    24]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    25]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    26]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    27]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    28]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    29]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    30]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40008400] r[0] b[0] row[8192] col[66] data[0]=NO DATA

 ------------------------- [405] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200343c0] r[0] b[7] row[4097] col[161]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200186c0]
  1] T [Read] [0x20018740]
  2] T [Read] [0x20019100]
  3] T [Read] [0x20018780]
  4] T [Read] [0x200187c0]
  5] T [Write] [0x4005b8c0] [0]
  6] T [Read] [0x20019340]
  7] T [Read] [0x200193c0]
  8] T [Read] [0x20019400]
  9] T [Read] [0x20019440]
  10] T [Read] [0x20018800]
  11] T [Read] [0x2000a840]
  12] T [Read] [0x20018840]
  13] T [Read] [0x20018880]
  14] T [Read] [0x20016400]
  15] T [Read] [0x20018c00]
  16] T [Read] [0x20016440]
  17] T [Read] [0x20016480]
  18] T [Read] [0x20010380]
  19] T [Read] [0x20016280]
  20] T [Read] [0x200103c0]
  21] T [Read] [0x20015ec0]
  22] T [Read] [0x20015f00]
  23] T [Read] [0x20002740]
  24] T [Read] [0x40001540]
  25] T [Read] [0x20015f40]
  26] T [Read] [0x20015f80]
  27] T [Read] [0x20015fc0]
  28] T [Read] [0x40001240]
  29] T [Read] [0x400013c0]
  30] T [Read] [0x20016000]
  31] T [Read] [0x20016500]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [4096] [4096] [idle] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    7]BP [ACT] pa[0x20018640] r[0] b[1] row[4096] col[195]
    8]BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
    9]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    10]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    11]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    12]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    13]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    14]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    15]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    16]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    17]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    18]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    19]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    20]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    21]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    22]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    23]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    24]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    25]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    26]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    27]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    28]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    29]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    30]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [406] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
== New Transaction - Mapping Address [0x200186c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018740]
  1] T [Read] [0x20019100]
  2] T [Read] [0x20018780]
  3] T [Read] [0x200187c0]
  4] T [Write] [0x4005b8c0] [0]
  5] T [Read] [0x20019340]
  6] T [Read] [0x200193c0]
  7] T [Read] [0x20019400]
  8] T [Read] [0x20019440]
  9] T [Read] [0x20018800]
  10] T [Read] [0x2000a840]
  11] T [Read] [0x20018840]
  12] T [Read] [0x20018880]
  13] T [Read] [0x20016400]
  14] T [Read] [0x20018c00]
  15] T [Read] [0x20016440]
  16] T [Read] [0x20016480]
  17] T [Read] [0x20010380]
  18] T [Read] [0x20016280]
  19] T [Read] [0x200103c0]
  20] T [Read] [0x20015ec0]
  21] T [Read] [0x20015f00]
  22] T [Read] [0x20002740]
  23] T [Read] [0x40001540]
  24] T [Read] [0x20015f40]
  25] T [Read] [0x20015f80]
  26] T [Read] [0x20015fc0]
  27] T [Read] [0x40001240]
  28] T [Read] [0x400013c0]
  29] T [Read] [0x20016000]
  30] T [Read] [0x20016500]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [4096] [4096] [idle] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    7]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    9]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    10]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    11]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    12]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    13]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    14]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    15]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    16]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    17]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    18]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    19]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    20]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    21]BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    22]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    23]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    24]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    25]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    26]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    27]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    28]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    29]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    30]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40008400] r[0] b[0] row[8192] col[66] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001600] r[0] b[0] row[8192] col[11] data[0]=NO DATA

 ------------------------- [407] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018640] r[0] b[1] row[4096] col[195]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
== New Transaction - Mapping Address [0x20018740] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40008400] [0]
== Printing transaction queue
  0] T [Read] [0x20019100]
  1] T [Read] [0x20018780]
  2] T [Read] [0x200187c0]
  3] T [Write] [0x4005b8c0] [0]
  4] T [Read] [0x20019340]
  5] T [Read] [0x200193c0]
  6] T [Read] [0x20019400]
  7] T [Read] [0x20019440]
  8] T [Read] [0x20018800]
  9] T [Read] [0x2000a840]
  10] T [Read] [0x20018840]
  11] T [Read] [0x20018880]
  12] T [Read] [0x20016400]
  13] T [Read] [0x20018c00]
  14] T [Read] [0x20016440]
  15] T [Read] [0x20016480]
  16] T [Read] [0x20010380]
  17] T [Read] [0x20016280]
  18] T [Read] [0x200103c0]
  19] T [Read] [0x20015ec0]
  20] T [Read] [0x20015f00]
  21] T [Read] [0x20002740]
  22] T [Read] [0x40001540]
  23] T [Read] [0x20015f40]
  24] T [Read] [0x20015f80]
  25] T [Read] [0x20015fc0]
  26] T [Read] [0x40001240]
  27] T [Read] [0x400013c0]
  28] T [Read] [0x20016000]
  29] T [Read] [0x20016500]
  30] T [Read] [0x20016540]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [4096] [4096] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
    7]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    9]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    10]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    11]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    12]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    13]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    14]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    15]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    16]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    17]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    18]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    19]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    20]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    21]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    22]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    23]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    24]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    25]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    26]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    27]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    28]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    29]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    30]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    31]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [408] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018b80] r[0] b[6] row[4096] col[197]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019100]
  1] T [Read] [0x20018780]
  2] T [Read] [0x200187c0]
  3] T [Write] [0x4005b8c0] [0]
  4] T [Read] [0x20019340]
  5] T [Read] [0x200193c0]
  6] T [Read] [0x20019400]
  7] T [Read] [0x20019440]
  8] T [Read] [0x20018800]
  9] T [Read] [0x2000a840]
  10] T [Read] [0x20018840]
  11] T [Read] [0x20018880]
  12] T [Read] [0x20016400]
  13] T [Read] [0x20018c00]
  14] T [Read] [0x20016440]
  15] T [Read] [0x20016480]
  16] T [Read] [0x20010380]
  17] T [Read] [0x20016280]
  18] T [Read] [0x200103c0]
  19] T [Read] [0x20015ec0]
  20] T [Read] [0x20015f00]
  21] T [Read] [0x20002740]
  22] T [Read] [0x40001540]
  23] T [Read] [0x20015f40]
  24] T [Read] [0x20015f80]
  25] T [Read] [0x20015fc0]
  26] T [Read] [0x40001240]
  27] T [Read] [0x400013c0]
  28] T [Read] [0x20016000]
  29] T [Read] [0x20016500]
  30] T [Read] [0x20016540]
  31] T [Read] [0x20002700]
== Printing bank states (According to MC)
[8192] [4096] [4096] [4096] [4096] [4096] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    9]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    10]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    11]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    12]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    13]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    14]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    15]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    16]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    17]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    18]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    19]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    20]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    21]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    22]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    23]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    24]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    25]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    26]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    27]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    28]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    29]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    30]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001600] r[0] b[0] row[8192] col[11] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200343c0] r[0] b[7] row[4097] col[161] data[0]=NO DATA

 ------------------------- [409] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019080] r[0] b[2] row[4096] col[200]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001600] [0]
== Printing transaction queue
  0] T [Read] [0x20019100]
  1] T [Read] [0x20018780]
  2] T [Read] [0x200187c0]
  3] T [Write] [0x4005b8c0] [0]
  4] T [Read] [0x20019340]
  5] T [Read] [0x200193c0]
  6] T [Read] [0x20019400]
  7] T [Read] [0x20019440]
  8] T [Read] [0x20018800]
  9] T [Read] [0x2000a840]
  10] T [Read] [0x20018840]
  11] T [Read] [0x20018880]
  12] T [Read] [0x20016400]
  13] T [Read] [0x20018c00]
  14] T [Read] [0x20016440]
  15] T [Read] [0x20016480]
  16] T [Read] [0x20010380]
  17] T [Read] [0x20016280]
  18] T [Read] [0x200103c0]
  19] T [Read] [0x20015ec0]
  20] T [Read] [0x20015f00]
  21] T [Read] [0x20002740]
  22] T [Read] [0x40001540]
  23] T [Read] [0x20015f40]
  24] T [Read] [0x20015f80]
  25] T [Read] [0x20015fc0]
  26] T [Read] [0x40001240]
  27] T [Read] [0x400013c0]
  28] T [Read] [0x20016000]
  29] T [Read] [0x20016500]
  30] T [Read] [0x20016540]
  31] T [Read] [0x20002700]
== Printing bank states (According to MC)
[8192] [pre] [4096] [4096] [4096] [4096] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
    9]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    10]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    11]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    12]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    13]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    14]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    15]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    16]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    17]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    18]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    19]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    20]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    21]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    22]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    23]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    24]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    25]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    26]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    27]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    28]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    29]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    30]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [410] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
== New Transaction - Mapping Address [0x20019100] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 200
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018780]
  1] T [Read] [0x200187c0]
  2] T [Write] [0x4005b8c0] [0]
  3] T [Read] [0x20019340]
  4] T [Read] [0x200193c0]
  5] T [Read] [0x20019400]
  6] T [Read] [0x20019440]
  7] T [Read] [0x20018800]
  8] T [Read] [0x2000a840]
  9] T [Read] [0x20018840]
  10] T [Read] [0x20018880]
  11] T [Read] [0x20016400]
  12] T [Read] [0x20018c00]
  13] T [Read] [0x20016440]
  14] T [Read] [0x20016480]
  15] T [Read] [0x20010380]
  16] T [Read] [0x20016280]
  17] T [Read] [0x200103c0]
  18] T [Read] [0x20015ec0]
  19] T [Read] [0x20015f00]
  20] T [Read] [0x20002740]
  21] T [Read] [0x40001540]
  22] T [Read] [0x20015f40]
  23] T [Read] [0x20015f80]
  24] T [Read] [0x20015fc0]
  25] T [Read] [0x40001240]
  26] T [Read] [0x400013c0]
  27] T [Read] [0x20016000]
  28] T [Read] [0x20016500]
  29] T [Read] [0x20016540]
  30] T [Read] [0x20002700]
== Printing bank states (According to MC)
[8192] [pre] [4096] [4096] [4096] [4096] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    9]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    10]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    11]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    12]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    13]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    14]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    15]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    16]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    17]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    18]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    19]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    20]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    21]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    22]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    23]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    24]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    25]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    26]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    27]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    28]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    29]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    30]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    31]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200343c0] r[0] b[7] row[4097] col[161] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018640] r[0] b[1] row[4096] col[195] data[0]=NO DATA

 ------------------------- [411] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018900] r[0] b[4] row[4096] col[196]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200343c0] [0]
== Printing transaction queue
  0] T [Read] [0x20018780]
  1] T [Read] [0x200187c0]
  2] T [Write] [0x4005b8c0] [0]
  3] T [Read] [0x20019340]
  4] T [Read] [0x200193c0]
  5] T [Read] [0x20019400]
  6] T [Read] [0x20019440]
  7] T [Read] [0x20018800]
  8] T [Read] [0x2000a840]
  9] T [Read] [0x20018840]
  10] T [Read] [0x20018880]
  11] T [Read] [0x20016400]
  12] T [Read] [0x20018c00]
  13] T [Read] [0x20016440]
  14] T [Read] [0x20016480]
  15] T [Read] [0x20010380]
  16] T [Read] [0x20016280]
  17] T [Read] [0x200103c0]
  18] T [Read] [0x20015ec0]
  19] T [Read] [0x20015f00]
  20] T [Read] [0x20002740]
  21] T [Read] [0x40001540]
  22] T [Read] [0x20015f40]
  23] T [Read] [0x20015f80]
  24] T [Read] [0x20015fc0]
  25] T [Read] [0x40001240]
  26] T [Read] [0x400013c0]
  27] T [Read] [0x20016000]
  28] T [Read] [0x20016500]
  29] T [Read] [0x20016540]
  30] T [Read] [0x20002700]
  31] T [Read] [0x200184c0]
== Printing bank states (According to MC)
[pre] [pre] [4096] [4096] [4096] [4096] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
    9]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    10]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    11]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    12]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    13]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    14]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    15]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    16]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    17]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    18]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    19]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    20]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    21]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    22]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    23]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    24]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    25]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    26]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    27]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    28]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    29]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    30]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    31]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [412] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018780]
  1] T [Read] [0x200187c0]
  2] T [Write] [0x4005b8c0] [0]
  3] T [Read] [0x20019340]
  4] T [Read] [0x200193c0]
  5] T [Read] [0x20019400]
  6] T [Read] [0x20019440]
  7] T [Read] [0x20018800]
  8] T [Read] [0x2000a840]
  9] T [Read] [0x20018840]
  10] T [Read] [0x20018880]
  11] T [Read] [0x20016400]
  12] T [Read] [0x20018c00]
  13] T [Read] [0x20016440]
  14] T [Read] [0x20016480]
  15] T [Read] [0x20010380]
  16] T [Read] [0x20016280]
  17] T [Read] [0x200103c0]
  18] T [Read] [0x20015ec0]
  19] T [Read] [0x20015f00]
  20] T [Read] [0x20002740]
  21] T [Read] [0x40001540]
  22] T [Read] [0x20015f40]
  23] T [Read] [0x20015f80]
  24] T [Read] [0x20015fc0]
  25] T [Read] [0x40001240]
  26] T [Read] [0x400013c0]
  27] T [Read] [0x20016000]
  28] T [Read] [0x20016500]
  29] T [Read] [0x20016540]
  30] T [Read] [0x20002700]
  31] T [Read] [0x200184c0]
== Printing bank states (According to MC)
[pre] [pre] [4096] [4096] [4096] [4096] [4096] [4097] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    9]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    10]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    11]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    12]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    13]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    14]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    15]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    16]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    17]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    18]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    19]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    20]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    21]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    22]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    23]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    24]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    25]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    26]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    27]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    28]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    29]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    30]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018640] r[0] b[1] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019080] r[0] b[2] row[4096] col[200] data[0]=NO DATA

 ------------------------- [413] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018940] r[0] b[5] row[4096] col[196]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018640] [0]
== Printing transaction queue
  0] T [Read] [0x20018780]
  1] T [Read] [0x200187c0]
  2] T [Write] [0x4005b8c0] [0]
  3] T [Read] [0x20019340]
  4] T [Read] [0x200193c0]
  5] T [Read] [0x20019400]
  6] T [Read] [0x20019440]
  7] T [Read] [0x20018800]
  8] T [Read] [0x2000a840]
  9] T [Read] [0x20018840]
  10] T [Read] [0x20018880]
  11] T [Read] [0x20016400]
  12] T [Read] [0x20018c00]
  13] T [Read] [0x20016440]
  14] T [Read] [0x20016480]
  15] T [Read] [0x20010380]
  16] T [Read] [0x20016280]
  17] T [Read] [0x200103c0]
  18] T [Read] [0x20015ec0]
  19] T [Read] [0x20015f00]
  20] T [Read] [0x20002740]
  21] T [Read] [0x40001540]
  22] T [Read] [0x20015f40]
  23] T [Read] [0x20015f80]
  24] T [Read] [0x20015fc0]
  25] T [Read] [0x40001240]
  26] T [Read] [0x400013c0]
  27] T [Read] [0x20016000]
  28] T [Read] [0x20016500]
  29] T [Read] [0x20016540]
  30] T [Read] [0x20002700]
  31] T [Read] [0x200184c0]
== Printing bank states (According to MC)
[pre] [idle] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    9]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    10]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    11]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    12]BP [ACT] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    13]BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
    14]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    15]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    16]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    17]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    18]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    19]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    20]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    21]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    22]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    23]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    24]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    25]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    26]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    27]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    28]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    29]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    30]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [414] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
== New Transaction - Mapping Address [0x20018780] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200187c0]
  1] T [Write] [0x4005b8c0] [0]
  2] T [Read] [0x20019340]
  3] T [Read] [0x200193c0]
  4] T [Read] [0x20019400]
  5] T [Read] [0x20019440]
  6] T [Read] [0x20018800]
  7] T [Read] [0x2000a840]
  8] T [Read] [0x20018840]
  9] T [Read] [0x20018880]
  10] T [Read] [0x20016400]
  11] T [Read] [0x20018c00]
  12] T [Read] [0x20016440]
  13] T [Read] [0x20016480]
  14] T [Read] [0x20010380]
  15] T [Read] [0x20016280]
  16] T [Read] [0x200103c0]
  17] T [Read] [0x20015ec0]
  18] T [Read] [0x20015f00]
  19] T [Read] [0x20002740]
  20] T [Read] [0x40001540]
  21] T [Read] [0x20015f40]
  22] T [Read] [0x20015f80]
  23] T [Read] [0x20015fc0]
  24] T [Read] [0x40001240]
  25] T [Read] [0x400013c0]
  26] T [Read] [0x20016000]
  27] T [Read] [0x20016500]
  28] T [Read] [0x20016540]
  29] T [Read] [0x20002700]
  30] T [Read] [0x200184c0]
== Printing bank states (According to MC)
[pre] [idle] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    2]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    4]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    6]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    8]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    9]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    10]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    11]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    12]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    13]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    14]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    15]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    16]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    17]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    18]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    19]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    20]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    21]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    22]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    23]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    24]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    25]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    26]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    27]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    28]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    29]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    30]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019080] r[0] b[2] row[4096] col[200] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018900] r[0] b[4] row[4096] col[196] data[0]=NO DATA

 ------------------------- [415] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018b40] r[0] b[5] row[4096] col[197]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
== New Transaction - Mapping Address [0x200187c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019080] [0]
== Printing transaction queue
  0] T [Write] [0x4005b8c0] [0]
  1] T [Read] [0x20019340]
  2] T [Read] [0x200193c0]
  3] T [Read] [0x20019400]
  4] T [Read] [0x20019440]
  5] T [Read] [0x20018800]
  6] T [Read] [0x2000a840]
  7] T [Read] [0x20018840]
  8] T [Read] [0x20018880]
  9] T [Read] [0x20016400]
  10] T [Read] [0x20018c00]
  11] T [Read] [0x20016440]
  12] T [Read] [0x20016480]
  13] T [Read] [0x20010380]
  14] T [Read] [0x20016280]
  15] T [Read] [0x200103c0]
  16] T [Read] [0x20015ec0]
  17] T [Read] [0x20015f00]
  18] T [Read] [0x20002740]
  19] T [Read] [0x40001540]
  20] T [Read] [0x20015f40]
  21] T [Read] [0x20015f80]
  22] T [Read] [0x20015fc0]
  23] T [Read] [0x40001240]
  24] T [Read] [0x400013c0]
  25] T [Read] [0x20016000]
  26] T [Read] [0x20016500]
  27] T [Read] [0x20016540]
  28] T [Read] [0x20002700]
  29] T [Read] [0x200184c0]
  30] T [Write] [0x1ff96d40] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    2]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    4]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    6]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    8]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    9]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    10]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    11]BP [ACT] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    12]BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
    13]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    14]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    15]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    16]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    17]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    18]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    19]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    20]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    21]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    22]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    23]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    24]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    25]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    26]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    27]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    28]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    29]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    30]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    31]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [416] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018e00] r[0] b[0] row[4096] col[199]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
== New Transaction - Mapping Address [0x4005b8c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 220
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019340]
  1] T [Read] [0x200193c0]
  2] T [Read] [0x20019400]
  3] T [Read] [0x20019440]
  4] T [Read] [0x20018800]
  5] T [Read] [0x2000a840]
  6] T [Read] [0x20018840]
  7] T [Read] [0x20018880]
  8] T [Read] [0x20016400]
  9] T [Read] [0x20018c00]
  10] T [Read] [0x20016440]
  11] T [Read] [0x20016480]
  12] T [Read] [0x20010380]
  13] T [Read] [0x20016280]
  14] T [Read] [0x200103c0]
  15] T [Read] [0x20015ec0]
  16] T [Read] [0x20015f00]
  17] T [Read] [0x20002740]
  18] T [Read] [0x40001540]
  19] T [Read] [0x20015f40]
  20] T [Read] [0x20015f80]
  21] T [Read] [0x20015fc0]
  22] T [Read] [0x40001240]
  23] T [Read] [0x400013c0]
  24] T [Read] [0x20016000]
  25] T [Read] [0x20016500]
  26] T [Read] [0x20016540]
  27] T [Read] [0x20002700]
  28] T [Read] [0x200184c0]
  29] T [Write] [0x1ff96d40] [0]
  30] T [Write] [0x4005c880] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    2]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    4]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    6]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    8]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    9]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    10]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    11]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    12]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    13]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    14]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    15]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    16]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    17]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    18]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    19]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    20]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    21]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    22]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    23]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    24]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    25]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    26]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    27]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    28]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    29]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    30]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018900] r[0] b[4] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018940] r[0] b[5] row[4096] col[196] data[0]=NO DATA

 ------------------------- [417] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200192c0] r[0] b[3] row[4096] col[201]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018900] [0]
== Printing transaction queue
  0] T [Read] [0x20019340]
  1] T [Read] [0x200193c0]
  2] T [Read] [0x20019400]
  3] T [Read] [0x20019440]
  4] T [Read] [0x20018800]
  5] T [Read] [0x2000a840]
  6] T [Read] [0x20018840]
  7] T [Read] [0x20018880]
  8] T [Read] [0x20016400]
  9] T [Read] [0x20018c00]
  10] T [Read] [0x20016440]
  11] T [Read] [0x20016480]
  12] T [Read] [0x20010380]
  13] T [Read] [0x20016280]
  14] T [Read] [0x200103c0]
  15] T [Read] [0x20015ec0]
  16] T [Read] [0x20015f00]
  17] T [Read] [0x20002740]
  18] T [Read] [0x40001540]
  19] T [Read] [0x20015f40]
  20] T [Read] [0x20015f80]
  21] T [Read] [0x20015fc0]
  22] T [Read] [0x40001240]
  23] T [Read] [0x400013c0]
  24] T [Read] [0x20016000]
  25] T [Read] [0x20016500]
  26] T [Read] [0x20016540]
  27] T [Read] [0x20002700]
  28] T [Read] [0x200184c0]
  29] T [Write] [0x1ff96d40] [0]
  30] T [Write] [0x4005c880] [0]
  31] T [Read] [0x20018980]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    2]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    4]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    5]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    6]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    7]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    8]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    9]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    10]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    11]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    12]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    13]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    14]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    15]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    16]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    17]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    18]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    19]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    20]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    21]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    22]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    23]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    24]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    25]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    26]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    27]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    28]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    29]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    30]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [418] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019340]
  1] T [Read] [0x200193c0]
  2] T [Read] [0x20019400]
  3] T [Read] [0x20019440]
  4] T [Read] [0x20018800]
  5] T [Read] [0x2000a840]
  6] T [Read] [0x20018840]
  7] T [Read] [0x20018880]
  8] T [Read] [0x20016400]
  9] T [Read] [0x20018c00]
  10] T [Read] [0x20016440]
  11] T [Read] [0x20016480]
  12] T [Read] [0x20010380]
  13] T [Read] [0x20016280]
  14] T [Read] [0x200103c0]
  15] T [Read] [0x20015ec0]
  16] T [Read] [0x20015f00]
  17] T [Read] [0x20002740]
  18] T [Read] [0x40001540]
  19] T [Read] [0x20015f40]
  20] T [Read] [0x20015f80]
  21] T [Read] [0x20015fc0]
  22] T [Read] [0x40001240]
  23] T [Read] [0x400013c0]
  24] T [Read] [0x20016000]
  25] T [Read] [0x20016500]
  26] T [Read] [0x20016540]
  27] T [Read] [0x20002700]
  28] T [Read] [0x200184c0]
  29] T [Write] [0x1ff96d40] [0]
  30] T [Write] [0x4005c880] [0]
  31] T [Read] [0x20018980]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
    1]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    2]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    3]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    4]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    5]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    6]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    7]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    8]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    9]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    10]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    11]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    12]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    13]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    14]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    15]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    16]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    17]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    18]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    19]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    20]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    21]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    22]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    23]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    24]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    25]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    26]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    27]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    28]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    29]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    30]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018940] r[0] b[5] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018b40] r[0] b[5] row[4096] col[197] data[0]=NO DATA

 ------------------------- [419] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
== New Transaction - Mapping Address [0x20019340] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 201
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018940] [0]
== Printing transaction queue
  0] T [Read] [0x200193c0]
  1] T [Read] [0x20019400]
  2] T [Read] [0x20019440]
  3] T [Read] [0x20018800]
  4] T [Read] [0x2000a840]
  5] T [Read] [0x20018840]
  6] T [Read] [0x20018880]
  7] T [Read] [0x20016400]
  8] T [Read] [0x20018c00]
  9] T [Read] [0x20016440]
  10] T [Read] [0x20016480]
  11] T [Read] [0x20010380]
  12] T [Read] [0x20016280]
  13] T [Read] [0x200103c0]
  14] T [Read] [0x20015ec0]
  15] T [Read] [0x20015f00]
  16] T [Read] [0x20002740]
  17] T [Read] [0x40001540]
  18] T [Read] [0x20015f40]
  19] T [Read] [0x20015f80]
  20] T [Read] [0x20015fc0]
  21] T [Read] [0x40001240]
  22] T [Read] [0x400013c0]
  23] T [Read] [0x20016000]
  24] T [Read] [0x20016500]
  25] T [Read] [0x20016540]
  26] T [Read] [0x20002700]
  27] T [Read] [0x200184c0]
  28] T [Write] [0x1ff96d40] [0]
  29] T [Write] [0x4005c880] [0]
  30] T [Read] [0x20018980]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    1]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    2]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    3]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    4]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    5]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    6]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    7]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    8]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    9]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    10]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    11]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    12]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    13]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    14]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    15]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    16]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    17]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    18]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    19]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    20]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    21]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    22]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    23]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    24]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    25]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    26]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    27]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    28]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    29]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    30]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    31]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [420] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018e00] r[0] b[0] row[4096] col[199]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200193c0]
  1] T [Read] [0x20019400]
  2] T [Read] [0x20019440]
  3] T [Read] [0x20018800]
  4] T [Read] [0x2000a840]
  5] T [Read] [0x20018840]
  6] T [Read] [0x20018880]
  7] T [Read] [0x20016400]
  8] T [Read] [0x20018c00]
  9] T [Read] [0x20016440]
  10] T [Read] [0x20016480]
  11] T [Read] [0x20010380]
  12] T [Read] [0x20016280]
  13] T [Read] [0x200103c0]
  14] T [Read] [0x20015ec0]
  15] T [Read] [0x20015f00]
  16] T [Read] [0x20002740]
  17] T [Read] [0x40001540]
  18] T [Read] [0x20015f40]
  19] T [Read] [0x20015f80]
  20] T [Read] [0x20015fc0]
  21] T [Read] [0x40001240]
  22] T [Read] [0x400013c0]
  23] T [Read] [0x20016000]
  24] T [Read] [0x20016500]
  25] T [Read] [0x20016540]
  26] T [Read] [0x20002700]
  27] T [Read] [0x200184c0]
  28] T [Write] [0x1ff96d40] [0]
  29] T [Write] [0x4005c880] [0]
  30] T [Read] [0x20018980]
  31] T [Read] [0x20019280]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20019000] r[0] b[0] row[4096] col[200]
    1]BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
    2]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    3]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    4]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    5]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    6]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    7]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    8]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    9]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    10]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    11]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    12]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    13]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    14]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    15]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    16]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    17]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    18]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    19]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    20]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    21]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    22]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    23]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    24]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    25]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    26]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    27]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    28]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    29]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    30]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    31]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018b40] r[0] b[5] row[4096] col[197] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200192c0] r[0] b[3] row[4096] col[201] data[0]=NO DATA

 ------------------------- [421] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
== New Transaction - Mapping Address [0x200193c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 201
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018b40] [0]
== Printing transaction queue
  0] T [Read] [0x20019400]
  1] T [Read] [0x20019440]
  2] T [Read] [0x20018800]
  3] T [Read] [0x2000a840]
  4] T [Read] [0x20018840]
  5] T [Read] [0x20018880]
  6] T [Read] [0x20016400]
  7] T [Read] [0x20018c00]
  8] T [Read] [0x20016440]
  9] T [Read] [0x20016480]
  10] T [Read] [0x20010380]
  11] T [Read] [0x20016280]
  12] T [Read] [0x200103c0]
  13] T [Read] [0x20015ec0]
  14] T [Read] [0x20015f00]
  15] T [Read] [0x20002740]
  16] T [Read] [0x40001540]
  17] T [Read] [0x20015f40]
  18] T [Read] [0x20015f80]
  19] T [Read] [0x20015fc0]
  20] T [Read] [0x40001240]
  21] T [Read] [0x400013c0]
  22] T [Read] [0x20016000]
  23] T [Read] [0x20016500]
  24] T [Read] [0x20016540]
  25] T [Read] [0x20002700]
  26] T [Read] [0x200184c0]
  27] T [Write] [0x1ff96d40] [0]
  28] T [Write] [0x4005c880] [0]
  29] T [Read] [0x20018980]
  30] T [Read] [0x20019280]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    1]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    2]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    3]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    4]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    5]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    6]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    7]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    8]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    9]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    10]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    11]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    12]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    13]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    14]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    15]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    16]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    17]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    18]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    19]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    20]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    21]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    22]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    23]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    24]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    25]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    26]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    28]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    29]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    30]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    31]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [422] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019000] r[0] b[0] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019400]
  1] T [Read] [0x20019440]
  2] T [Read] [0x20018800]
  3] T [Read] [0x2000a840]
  4] T [Read] [0x20018840]
  5] T [Read] [0x20018880]
  6] T [Read] [0x20016400]
  7] T [Read] [0x20018c00]
  8] T [Read] [0x20016440]
  9] T [Read] [0x20016480]
  10] T [Read] [0x20010380]
  11] T [Read] [0x20016280]
  12] T [Read] [0x200103c0]
  13] T [Read] [0x20015ec0]
  14] T [Read] [0x20015f00]
  15] T [Read] [0x20002740]
  16] T [Read] [0x40001540]
  17] T [Read] [0x20015f40]
  18] T [Read] [0x20015f80]
  19] T [Read] [0x20015fc0]
  20] T [Read] [0x40001240]
  21] T [Read] [0x400013c0]
  22] T [Read] [0x20016000]
  23] T [Read] [0x20016500]
  24] T [Read] [0x20016540]
  25] T [Read] [0x20002700]
  26] T [Read] [0x200184c0]
  27] T [Write] [0x1ff96d40] [0]
  28] T [Write] [0x4005c880] [0]
  29] T [Read] [0x20018980]
  30] T [Read] [0x20019280]
  31] T [Write] [0x4005dfc0] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
    1]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    2]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    3]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    4]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    5]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    6]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    7]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    8]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    9]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    10]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    11]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    12]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    13]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    14]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    15]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    16]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    17]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    18]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    19]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    20]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    21]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    22]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    23]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    24]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    25]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    26]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    28]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    29]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    30]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    31]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200192c0] r[0] b[3] row[4096] col[201] data[0]=NO DATA
 ------------------------- [423] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200192c0] [0]
== Printing transaction queue
  0] T [Read] [0x20019400]
  1] T [Read] [0x20019440]
  2] T [Read] [0x20018800]
  3] T [Read] [0x2000a840]
  4] T [Read] [0x20018840]
  5] T [Read] [0x20018880]
  6] T [Read] [0x20016400]
  7] T [Read] [0x20018c00]
  8] T [Read] [0x20016440]
  9] T [Read] [0x20016480]
  10] T [Read] [0x20010380]
  11] T [Read] [0x20016280]
  12] T [Read] [0x200103c0]
  13] T [Read] [0x20015ec0]
  14] T [Read] [0x20015f00]
  15] T [Read] [0x20002740]
  16] T [Read] [0x40001540]
  17] T [Read] [0x20015f40]
  18] T [Read] [0x20015f80]
  19] T [Read] [0x20015fc0]
  20] T [Read] [0x40001240]
  21] T [Read] [0x400013c0]
  22] T [Read] [0x20016000]
  23] T [Read] [0x20016500]
  24] T [Read] [0x20016540]
  25] T [Read] [0x20002700]
  26] T [Read] [0x200184c0]
  27] T [Write] [0x1ff96d40] [0]
  28] T [Write] [0x4005c880] [0]
  29] T [Read] [0x20018980]
  30] T [Read] [0x20019280]
  31] T [Write] [0x4005dfc0] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    1]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    2]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    3]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    4]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    5]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    6]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    7]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    8]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    9]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    10]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    11]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    12]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    13]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    14]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    15]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    16]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    17]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    18]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    19]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    20]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    21]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    22]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    23]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    24]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    25]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    27]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    28]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    29]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    30]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018e00] r[0] b[0] row[4096] col[199] data[0]=NO DATA

 ------------------------- [424] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a9c0] r[0] b[7] row[4096] col[84]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019400]
  1] T [Read] [0x20019440]
  2] T [Read] [0x20018800]
  3] T [Read] [0x2000a840]
  4] T [Read] [0x20018840]
  5] T [Read] [0x20018880]
  6] T [Read] [0x20016400]
  7] T [Read] [0x20018c00]
  8] T [Read] [0x20016440]
  9] T [Read] [0x20016480]
  10] T [Read] [0x20010380]
  11] T [Read] [0x20016280]
  12] T [Read] [0x200103c0]
  13] T [Read] [0x20015ec0]
  14] T [Read] [0x20015f00]
  15] T [Read] [0x20002740]
  16] T [Read] [0x40001540]
  17] T [Read] [0x20015f40]
  18] T [Read] [0x20015f80]
  19] T [Read] [0x20015fc0]
  20] T [Read] [0x40001240]
  21] T [Read] [0x400013c0]
  22] T [Read] [0x20016000]
  23] T [Read] [0x20016500]
  24] T [Read] [0x20016540]
  25] T [Read] [0x20002700]
  26] T [Read] [0x200184c0]
  27] T [Write] [0x1ff96d40] [0]
  28] T [Write] [0x4005c880] [0]
  29] T [Read] [0x20018980]
  30] T [Read] [0x20019280]
  31] T [Write] [0x4005dfc0] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    1]BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
    2]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    3]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    4]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    5]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    6]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    7]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    8]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    9]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    10]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    11]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    12]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    13]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    14]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    15]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    16]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    17]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    18]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    19]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    20]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    21]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    22]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    23]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    24]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    25]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    27]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    28]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    29]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    30]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [425] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
== New Transaction - Mapping Address [0x20019400] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 202
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019440]
  1] T [Read] [0x20018800]
  2] T [Read] [0x2000a840]
  3] T [Read] [0x20018840]
  4] T [Read] [0x20018880]
  5] T [Read] [0x20016400]
  6] T [Read] [0x20018c00]
  7] T [Read] [0x20016440]
  8] T [Read] [0x20016480]
  9] T [Read] [0x20010380]
  10] T [Read] [0x20016280]
  11] T [Read] [0x200103c0]
  12] T [Read] [0x20015ec0]
  13] T [Read] [0x20015f00]
  14] T [Read] [0x20002740]
  15] T [Read] [0x40001540]
  16] T [Read] [0x20015f40]
  17] T [Read] [0x20015f80]
  18] T [Read] [0x20015fc0]
  19] T [Read] [0x40001240]
  20] T [Read] [0x400013c0]
  21] T [Read] [0x20016000]
  22] T [Read] [0x20016500]
  23] T [Read] [0x20016540]
  24] T [Read] [0x20002700]
  25] T [Read] [0x200184c0]
  26] T [Write] [0x1ff96d40] [0]
  27] T [Write] [0x4005c880] [0]
  28] T [Read] [0x20018980]
  29] T [Read] [0x20019280]
  30] T [Write] [0x4005dfc0] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    1]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    2]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    3]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    4]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    5]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    6]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    7]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    8]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    9]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    10]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    11]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    12]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    13]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    14]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    15]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    16]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    17]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    18]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    19]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    20]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    21]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    22]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    23]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    25]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    26]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    27]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    28]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    29]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    30]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018e00] r[0] b[0] row[4096] col[199] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019000] r[0] b[0] row[4096] col[200] data[0]=NO DATA

 ------------------------- [426] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018dc0] r[0] b[7] row[4096] col[198]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018e00] [0]
== Printing transaction queue
  0] T [Read] [0x20019440]
  1] T [Read] [0x20018800]
  2] T [Read] [0x2000a840]
  3] T [Read] [0x20018840]
  4] T [Read] [0x20018880]
  5] T [Read] [0x20016400]
  6] T [Read] [0x20018c00]
  7] T [Read] [0x20016440]
  8] T [Read] [0x20016480]
  9] T [Read] [0x20010380]
  10] T [Read] [0x20016280]
  11] T [Read] [0x200103c0]
  12] T [Read] [0x20015ec0]
  13] T [Read] [0x20015f00]
  14] T [Read] [0x20002740]
  15] T [Read] [0x40001540]
  16] T [Read] [0x20015f40]
  17] T [Read] [0x20015f80]
  18] T [Read] [0x20015fc0]
  19] T [Read] [0x40001240]
  20] T [Read] [0x400013c0]
  21] T [Read] [0x20016000]
  22] T [Read] [0x20016500]
  23] T [Read] [0x20016540]
  24] T [Read] [0x20002700]
  25] T [Read] [0x200184c0]
  26] T [Write] [0x1ff96d40] [0]
  27] T [Write] [0x4005c880] [0]
  28] T [Read] [0x20018980]
  29] T [Read] [0x20019280]
  30] T [Write] [0x4005dfc0] [0]
  31] T [Write] [0x4005e000] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    1]BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
    2]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    3]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    4]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    5]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    6]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    7]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    8]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    9]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    10]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    11]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    12]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    13]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    14]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    15]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    16]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    17]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    18]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    19]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    20]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    21]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    22]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    23]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    25]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    26]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    27]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    28]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    29]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    30]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [427] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
== New Transaction - Mapping Address [0x20019440] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 202
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018800]
  1] T [Read] [0x2000a840]
  2] T [Read] [0x20018840]
  3] T [Read] [0x20018880]
  4] T [Read] [0x20016400]
  5] T [Read] [0x20018c00]
  6] T [Read] [0x20016440]
  7] T [Read] [0x20016480]
  8] T [Read] [0x20010380]
  9] T [Read] [0x20016280]
  10] T [Read] [0x200103c0]
  11] T [Read] [0x20015ec0]
  12] T [Read] [0x20015f00]
  13] T [Read] [0x20002740]
  14] T [Read] [0x40001540]
  15] T [Read] [0x20015f40]
  16] T [Read] [0x20015f80]
  17] T [Read] [0x20015fc0]
  18] T [Read] [0x40001240]
  19] T [Read] [0x400013c0]
  20] T [Read] [0x20016000]
  21] T [Read] [0x20016500]
  22] T [Read] [0x20016540]
  23] T [Read] [0x20002700]
  24] T [Read] [0x200184c0]
  25] T [Write] [0x1ff96d40] [0]
  26] T [Write] [0x4005c880] [0]
  27] T [Read] [0x20018980]
  28] T [Read] [0x20019280]
  29] T [Write] [0x4005dfc0] [0]
  30] T [Write] [0x4005e000] [0]
== Printing bank states (According to MC)
[4096] [idle] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    1]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    2]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    3]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    4]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    5]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    6]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    7]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    8]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    9]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    10]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    11]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    12]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    13]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    14]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    15]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    16]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    17]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    18]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    19]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    20]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    21]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    23]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    24]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    25]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    26]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    27]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    28]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    29]BP [ACT] pa[0x20019440] r[0] b[1] row[4096] col[202]
    30]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019000] r[0] b[0] row[4096] col[200] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a9c0] r[0] b[7] row[4096] col[84] data[0]=NO DATA

 ------------------------- [428] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200189c0] r[0] b[7] row[4096] col[196]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20019440] r[0] b[1] row[4096] col[202]
== New Transaction - Mapping Address [0x20018800] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019000] [0]
== Printing transaction queue
  0] T [Read] [0x2000a840]
  1] T [Read] [0x20018840]
  2] T [Read] [0x20018880]
  3] T [Read] [0x20016400]
  4] T [Read] [0x20018c00]
  5] T [Read] [0x20016440]
  6] T [Read] [0x20016480]
  7] T [Read] [0x20010380]
  8] T [Read] [0x20016280]
  9] T [Read] [0x200103c0]
  10] T [Read] [0x20015ec0]
  11] T [Read] [0x20015f00]
  12] T [Read] [0x20002740]
  13] T [Read] [0x40001540]
  14] T [Read] [0x20015f40]
  15] T [Read] [0x20015f80]
  16] T [Read] [0x20015fc0]
  17] T [Read] [0x40001240]
  18] T [Read] [0x400013c0]
  19] T [Read] [0x20016000]
  20] T [Read] [0x20016500]
  21] T [Read] [0x20016540]
  22] T [Read] [0x20002700]
  23] T [Read] [0x200184c0]
  24] T [Write] [0x1ff96d40] [0]
  25] T [Write] [0x4005c880] [0]
  26] T [Read] [0x20018980]
  27] T [Read] [0x20019280]
  28] T [Write] [0x4005dfc0] [0]
  29] T [Write] [0x4005e000] [0]
  30] T [Read] [0x20016580]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    1]BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
    2]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    3]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    4]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    5]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    6]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    7]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    8]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    9]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    10]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    11]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    12]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    13]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    14]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    15]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    16]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    17]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    18]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    19]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    20]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    21]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    23]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    24]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    25]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    26]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    27]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    28]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    29]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    30]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    31]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [429] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20019440] r[0] b[1] row[4096] col[202]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
== New Transaction - Mapping Address [0x2000a840] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018840]
  1] T [Read] [0x20018880]
  2] T [Read] [0x20016400]
  3] T [Read] [0x20018c00]
  4] T [Read] [0x20016440]
  5] T [Read] [0x20016480]
  6] T [Read] [0x20010380]
  7] T [Read] [0x20016280]
  8] T [Read] [0x200103c0]
  9] T [Read] [0x20015ec0]
  10] T [Read] [0x20015f00]
  11] T [Read] [0x20002740]
  12] T [Read] [0x40001540]
  13] T [Read] [0x20015f40]
  14] T [Read] [0x20015f80]
  15] T [Read] [0x20015fc0]
  16] T [Read] [0x40001240]
  17] T [Read] [0x400013c0]
  18] T [Read] [0x20016000]
  19] T [Read] [0x20016500]
  20] T [Read] [0x20016540]
  21] T [Read] [0x20002700]
  22] T [Read] [0x200184c0]
  23] T [Write] [0x1ff96d40] [0]
  24] T [Write] [0x4005c880] [0]
  25] T [Read] [0x20018980]
  26] T [Read] [0x20019280]
  27] T [Write] [0x4005dfc0] [0]
  28] T [Write] [0x4005e000] [0]
  29] T [Read] [0x20016580]
  30] T [Write] [0x4005bfc0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    1]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    2]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    3]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    4]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    5]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    6]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    7]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    8]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    9]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    10]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    11]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    12]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    13]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    14]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    15]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    16]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    17]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    18]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    19]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    20]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    21]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    22]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    23]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    24]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    25]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    26]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    27]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    28]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    29]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    30]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    31]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a9c0] r[0] b[7] row[4096] col[84] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018dc0] r[0] b[7] row[4096] col[198] data[0]=NO DATA

 ------------------------- [430] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018a00] r[0] b[0] row[4096] col[197]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a9c0] [0]
== Printing transaction queue
  0] T [Read] [0x20018840]
  1] T [Read] [0x20018880]
  2] T [Read] [0x20016400]
  3] T [Read] [0x20018c00]
  4] T [Read] [0x20016440]
  5] T [Read] [0x20016480]
  6] T [Read] [0x20010380]
  7] T [Read] [0x20016280]
  8] T [Read] [0x200103c0]
  9] T [Read] [0x20015ec0]
  10] T [Read] [0x20015f00]
  11] T [Read] [0x20002740]
  12] T [Read] [0x40001540]
  13] T [Read] [0x20015f40]
  14] T [Read] [0x20015f80]
  15] T [Read] [0x20015fc0]
  16] T [Read] [0x40001240]
  17] T [Read] [0x400013c0]
  18] T [Read] [0x20016000]
  19] T [Read] [0x20016500]
  20] T [Read] [0x20016540]
  21] T [Read] [0x20002700]
  22] T [Read] [0x200184c0]
  23] T [Write] [0x1ff96d40] [0]
  24] T [Write] [0x4005c880] [0]
  25] T [Read] [0x20018980]
  26] T [Read] [0x20019280]
  27] T [Write] [0x4005dfc0] [0]
  28] T [Write] [0x4005e000] [0]
  29] T [Read] [0x20016580]
  30] T [Write] [0x4005bfc0] [0]
  31] T [Read] [0x200165c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20019300] r[0] b[4] row[4096] col[201]
    1]BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
    2]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    3]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    4]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    5]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    6]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    7]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    8]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    9]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    10]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    11]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    12]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    13]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    14]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    15]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    16]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    17]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    18]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    19]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    20]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    21]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    22]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    23]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    24]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    25]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    26]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    27]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    28]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    29]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    30]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    31]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [431] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
== New Transaction - Mapping Address [0x20018840] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018880]
  1] T [Read] [0x20016400]
  2] T [Read] [0x20018c00]
  3] T [Read] [0x20016440]
  4] T [Read] [0x20016480]
  5] T [Read] [0x20010380]
  6] T [Read] [0x20016280]
  7] T [Read] [0x200103c0]
  8] T [Read] [0x20015ec0]
  9] T [Read] [0x20015f00]
  10] T [Read] [0x20002740]
  11] T [Read] [0x40001540]
  12] T [Read] [0x20015f40]
  13] T [Read] [0x20015f80]
  14] T [Read] [0x20015fc0]
  15] T [Read] [0x40001240]
  16] T [Read] [0x400013c0]
  17] T [Read] [0x20016000]
  18] T [Read] [0x20016500]
  19] T [Read] [0x20016540]
  20] T [Read] [0x20002700]
  21] T [Read] [0x200184c0]
  22] T [Write] [0x1ff96d40] [0]
  23] T [Write] [0x4005c880] [0]
  24] T [Read] [0x20018980]
  25] T [Read] [0x20019280]
  26] T [Write] [0x4005dfc0] [0]
  27] T [Write] [0x4005e000] [0]
  28] T [Read] [0x20016580]
  29] T [Write] [0x4005bfc0] [0]
  30] T [Read] [0x200165c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    1]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    3]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    4]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    5]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    6]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    7]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    8]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    9]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    10]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    11]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    12]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    13]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    14]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    15]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    16]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    17]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    19]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    20]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    21]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    22]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    23]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    24]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    25]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    26]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    27]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    28]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    29]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    30]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    31]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018dc0] r[0] b[7] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200189c0] r[0] b[7] row[4096] col[196] data[0]=NO DATA

 ------------------------- [432] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019300] r[0] b[4] row[4096] col[201]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018dc0] [0]
== Printing transaction queue
  0] T [Read] [0x20018880]
  1] T [Read] [0x20016400]
  2] T [Read] [0x20018c00]
  3] T [Read] [0x20016440]
  4] T [Read] [0x20016480]
  5] T [Read] [0x20010380]
  6] T [Read] [0x20016280]
  7] T [Read] [0x200103c0]
  8] T [Read] [0x20015ec0]
  9] T [Read] [0x20015f00]
  10] T [Read] [0x20002740]
  11] T [Read] [0x40001540]
  12] T [Read] [0x20015f40]
  13] T [Read] [0x20015f80]
  14] T [Read] [0x20015fc0]
  15] T [Read] [0x40001240]
  16] T [Read] [0x400013c0]
  17] T [Read] [0x20016000]
  18] T [Read] [0x20016500]
  19] T [Read] [0x20016540]
  20] T [Read] [0x20002700]
  21] T [Read] [0x200184c0]
  22] T [Write] [0x1ff96d40] [0]
  23] T [Write] [0x4005c880] [0]
  24] T [Read] [0x20018980]
  25] T [Read] [0x20019280]
  26] T [Write] [0x4005dfc0] [0]
  27] T [Write] [0x4005e000] [0]
  28] T [Read] [0x20016580]
  29] T [Write] [0x4005bfc0] [0]
  30] T [Read] [0x200165c0]
  31] T [Read] [0x200178c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
    1]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    3]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    4]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    5]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    6]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    7]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    8]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    9]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    10]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    11]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    12]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    13]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    14]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    15]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    16]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    17]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    19]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    20]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    21]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    22]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    23]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    24]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    25]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    26]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    27]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    28]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    29]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    30]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    31]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [433] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018880]
  1] T [Read] [0x20016400]
  2] T [Read] [0x20018c00]
  3] T [Read] [0x20016440]
  4] T [Read] [0x20016480]
  5] T [Read] [0x20010380]
  6] T [Read] [0x20016280]
  7] T [Read] [0x200103c0]
  8] T [Read] [0x20015ec0]
  9] T [Read] [0x20015f00]
  10] T [Read] [0x20002740]
  11] T [Read] [0x40001540]
  12] T [Read] [0x20015f40]
  13] T [Read] [0x20015f80]
  14] T [Read] [0x20015fc0]
  15] T [Read] [0x40001240]
  16] T [Read] [0x400013c0]
  17] T [Read] [0x20016000]
  18] T [Read] [0x20016500]
  19] T [Read] [0x20016540]
  20] T [Read] [0x20002700]
  21] T [Read] [0x200184c0]
  22] T [Write] [0x1ff96d40] [0]
  23] T [Write] [0x4005c880] [0]
  24] T [Read] [0x20018980]
  25] T [Read] [0x20019280]
  26] T [Write] [0x4005dfc0] [0]
  27] T [Write] [0x4005e000] [0]
  28] T [Read] [0x20016580]
  29] T [Write] [0x4005bfc0] [0]
  30] T [Read] [0x200165c0]
  31] T [Read] [0x200178c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    3]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    4]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    5]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    6]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    7]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    8]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    9]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    10]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    11]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    12]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    13]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    14]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    15]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    16]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    17]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    18]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    19]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    20]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    21]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    22]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    23]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    24]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    25]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    26]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    27]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    28]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    29]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    30]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200189c0] r[0] b[7] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018a00] r[0] b[0] row[4096] col[197] data[0]=NO DATA

 ------------------------- [434] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018b80] r[0] b[6] row[4096] col[197]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200189c0] [0]
== Printing transaction queue
  0] T [Read] [0x20018880]
  1] T [Read] [0x20016400]
  2] T [Read] [0x20018c00]
  3] T [Read] [0x20016440]
  4] T [Read] [0x20016480]
  5] T [Read] [0x20010380]
  6] T [Read] [0x20016280]
  7] T [Read] [0x200103c0]
  8] T [Read] [0x20015ec0]
  9] T [Read] [0x20015f00]
  10] T [Read] [0x20002740]
  11] T [Read] [0x40001540]
  12] T [Read] [0x20015f40]
  13] T [Read] [0x20015f80]
  14] T [Read] [0x20015fc0]
  15] T [Read] [0x40001240]
  16] T [Read] [0x400013c0]
  17] T [Read] [0x20016000]
  18] T [Read] [0x20016500]
  19] T [Read] [0x20016540]
  20] T [Read] [0x20002700]
  21] T [Read] [0x200184c0]
  22] T [Write] [0x1ff96d40] [0]
  23] T [Write] [0x4005c880] [0]
  24] T [Read] [0x20018980]
  25] T [Read] [0x20019280]
  26] T [Write] [0x4005dfc0] [0]
  27] T [Write] [0x4005e000] [0]
  28] T [Read] [0x20016580]
  29] T [Write] [0x4005bfc0] [0]
  30] T [Read] [0x200165c0]
  31] T [Read] [0x200178c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20002780] r[0] b[6] row[4096] col[19]
    3]BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
    4]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    5]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    6]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    7]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    8]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    9]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    10]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    11]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    12]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    13]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    14]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    15]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    16]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    17]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    18]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    19]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    20]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    21]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    22]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    23]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    24]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    25]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    26]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    27]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    28]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    29]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    30]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [435] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
== New Transaction - Mapping Address [0x20018880] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016400]
  1] T [Read] [0x20018c00]
  2] T [Read] [0x20016440]
  3] T [Read] [0x20016480]
  4] T [Read] [0x20010380]
  5] T [Read] [0x20016280]
  6] T [Read] [0x200103c0]
  7] T [Read] [0x20015ec0]
  8] T [Read] [0x20015f00]
  9] T [Read] [0x20002740]
  10] T [Read] [0x40001540]
  11] T [Read] [0x20015f40]
  12] T [Read] [0x20015f80]
  13] T [Read] [0x20015fc0]
  14] T [Read] [0x40001240]
  15] T [Read] [0x400013c0]
  16] T [Read] [0x20016000]
  17] T [Read] [0x20016500]
  18] T [Read] [0x20016540]
  19] T [Read] [0x20002700]
  20] T [Read] [0x200184c0]
  21] T [Write] [0x1ff96d40] [0]
  22] T [Write] [0x4005c880] [0]
  23] T [Read] [0x20018980]
  24] T [Read] [0x20019280]
  25] T [Write] [0x4005dfc0] [0]
  26] T [Write] [0x4005e000] [0]
  27] T [Read] [0x20016580]
  28] T [Write] [0x4005bfc0] [0]
  29] T [Read] [0x200165c0]
  30] T [Read] [0x200178c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    3]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    4]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    5]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    6]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    7]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    8]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    9]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    10]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    11]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    12]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    13]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    14]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    16]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    17]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    18]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    19]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    20]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    21]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    22]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    23]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    24]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    25]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    26]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    27]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    28]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    29]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    30]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018a00] r[0] b[0] row[4096] col[197] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019300] r[0] b[4] row[4096] col[201] data[0]=NO DATA

 ------------------------- [436] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20002780] r[0] b[6] row[4096] col[19]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018a00] [0]
== Printing transaction queue
  0] T [Read] [0x20016400]
  1] T [Read] [0x20018c00]
  2] T [Read] [0x20016440]
  3] T [Read] [0x20016480]
  4] T [Read] [0x20010380]
  5] T [Read] [0x20016280]
  6] T [Read] [0x200103c0]
  7] T [Read] [0x20015ec0]
  8] T [Read] [0x20015f00]
  9] T [Read] [0x20002740]
  10] T [Read] [0x40001540]
  11] T [Read] [0x20015f40]
  12] T [Read] [0x20015f80]
  13] T [Read] [0x20015fc0]
  14] T [Read] [0x40001240]
  15] T [Read] [0x400013c0]
  16] T [Read] [0x20016000]
  17] T [Read] [0x20016500]
  18] T [Read] [0x20016540]
  19] T [Read] [0x20002700]
  20] T [Read] [0x200184c0]
  21] T [Write] [0x1ff96d40] [0]
  22] T [Write] [0x4005c880] [0]
  23] T [Read] [0x20018980]
  24] T [Read] [0x20019280]
  25] T [Write] [0x4005dfc0] [0]
  26] T [Write] [0x4005e000] [0]
  27] T [Read] [0x20016580]
  28] T [Write] [0x4005bfc0] [0]
  29] T [Read] [0x200165c0]
  30] T [Read] [0x200178c0]
  31] T [Read] [0x20017900]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20018680] r[0] b[2] row[4096] col[195]
    3]BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
    4]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    5]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    6]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    7]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    8]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    9]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    10]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    11]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    12]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    13]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    14]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    16]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    17]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    18]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    19]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    20]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    21]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    22]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    23]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    24]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    25]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    26]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    27]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    28]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    29]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    30]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [437] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
== New Transaction - Mapping Address [0x20016400] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018c00]
  1] T [Read] [0x20016440]
  2] T [Read] [0x20016480]
  3] T [Read] [0x20010380]
  4] T [Read] [0x20016280]
  5] T [Read] [0x200103c0]
  6] T [Read] [0x20015ec0]
  7] T [Read] [0x20015f00]
  8] T [Read] [0x20002740]
  9] T [Read] [0x40001540]
  10] T [Read] [0x20015f40]
  11] T [Read] [0x20015f80]
  12] T [Read] [0x20015fc0]
  13] T [Read] [0x40001240]
  14] T [Read] [0x400013c0]
  15] T [Read] [0x20016000]
  16] T [Read] [0x20016500]
  17] T [Read] [0x20016540]
  18] T [Read] [0x20002700]
  19] T [Read] [0x200184c0]
  20] T [Write] [0x1ff96d40] [0]
  21] T [Write] [0x4005c880] [0]
  22] T [Read] [0x20018980]
  23] T [Read] [0x20019280]
  24] T [Write] [0x4005dfc0] [0]
  25] T [Write] [0x4005e000] [0]
  26] T [Read] [0x20016580]
  27] T [Write] [0x4005bfc0] [0]
  28] T [Read] [0x200165c0]
  29] T [Read] [0x200178c0]
  30] T [Read] [0x20017900]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    3]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    4]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    5]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    6]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    7]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    8]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    9]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    10]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    11]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    12]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    13]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    14]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    15]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    16]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    17]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    18]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    19]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    20]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    21]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    22]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    23]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    24]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    25]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    26]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    27]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    28]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    29]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    30]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019300] r[0] b[4] row[4096] col[201] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018b80] r[0] b[6] row[4096] col[197] data[0]=NO DATA

 ------------------------- [438] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018680] r[0] b[2] row[4096] col[195]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019300] [0]
== Printing transaction queue
  0] T [Read] [0x20018c00]
  1] T [Read] [0x20016440]
  2] T [Read] [0x20016480]
  3] T [Read] [0x20010380]
  4] T [Read] [0x20016280]
  5] T [Read] [0x200103c0]
  6] T [Read] [0x20015ec0]
  7] T [Read] [0x20015f00]
  8] T [Read] [0x20002740]
  9] T [Read] [0x40001540]
  10] T [Read] [0x20015f40]
  11] T [Read] [0x20015f80]
  12] T [Read] [0x20015fc0]
  13] T [Read] [0x40001240]
  14] T [Read] [0x400013c0]
  15] T [Read] [0x20016000]
  16] T [Read] [0x20016500]
  17] T [Read] [0x20016540]
  18] T [Read] [0x20002700]
  19] T [Read] [0x200184c0]
  20] T [Write] [0x1ff96d40] [0]
  21] T [Write] [0x4005c880] [0]
  22] T [Read] [0x20018980]
  23] T [Read] [0x20019280]
  24] T [Write] [0x4005dfc0] [0]
  25] T [Write] [0x4005e000] [0]
  26] T [Read] [0x20016580]
  27] T [Write] [0x4005bfc0] [0]
  28] T [Read] [0x200165c0]
  29] T [Read] [0x200178c0]
  30] T [Read] [0x20017900]
  31] T [Read] [0x20017940]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    3]BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
    4]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    5]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    6]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    7]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    8]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    9]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    10]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    11]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    12]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    13]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    14]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    15]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    16]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    17]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    18]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    19]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    20]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    21]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    22]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    23]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    24]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    25]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    26]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    27]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    28]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    29]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    30]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [439] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
== New Transaction - Mapping Address [0x20018c00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 198
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016440]
  1] T [Read] [0x20016480]
  2] T [Read] [0x20010380]
  3] T [Read] [0x20016280]
  4] T [Read] [0x200103c0]
  5] T [Read] [0x20015ec0]
  6] T [Read] [0x20015f00]
  7] T [Read] [0x20002740]
  8] T [Read] [0x40001540]
  9] T [Read] [0x20015f40]
  10] T [Read] [0x20015f80]
  11] T [Read] [0x20015fc0]
  12] T [Read] [0x40001240]
  13] T [Read] [0x400013c0]
  14] T [Read] [0x20016000]
  15] T [Read] [0x20016500]
  16] T [Read] [0x20016540]
  17] T [Read] [0x20002700]
  18] T [Read] [0x200184c0]
  19] T [Write] [0x1ff96d40] [0]
  20] T [Write] [0x4005c880] [0]
  21] T [Read] [0x20018980]
  22] T [Read] [0x20019280]
  23] T [Write] [0x4005dfc0] [0]
  24] T [Write] [0x4005e000] [0]
  25] T [Read] [0x20016580]
  26] T [Write] [0x4005bfc0] [0]
  27] T [Read] [0x200165c0]
  28] T [Read] [0x200178c0]
  29] T [Read] [0x20017900]
  30] T [Read] [0x20017940]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    3]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    4]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    5]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    6]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    7]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    8]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    9]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    10]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    11]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    12]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    13]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    14]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    15]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    16]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    17]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    18]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    19]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    20]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    21]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    22]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    23]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    24]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    25]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    26]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    27]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    28]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    29]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    30]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018b80] r[0] b[6] row[4096] col[197] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20002780] r[0] b[6] row[4096] col[19] data[0]=NO DATA

 ------------------------- [440] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200186c0] r[0] b[3] row[4096] col[195]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018b80] [0]
== Printing transaction queue
  0] T [Read] [0x20016440]
  1] T [Read] [0x20016480]
  2] T [Read] [0x20010380]
  3] T [Read] [0x20016280]
  4] T [Read] [0x200103c0]
  5] T [Read] [0x20015ec0]
  6] T [Read] [0x20015f00]
  7] T [Read] [0x20002740]
  8] T [Read] [0x40001540]
  9] T [Read] [0x20015f40]
  10] T [Read] [0x20015f80]
  11] T [Read] [0x20015fc0]
  12] T [Read] [0x40001240]
  13] T [Read] [0x400013c0]
  14] T [Read] [0x20016000]
  15] T [Read] [0x20016500]
  16] T [Read] [0x20016540]
  17] T [Read] [0x20002700]
  18] T [Read] [0x200184c0]
  19] T [Write] [0x1ff96d40] [0]
  20] T [Write] [0x4005c880] [0]
  21] T [Read] [0x20018980]
  22] T [Read] [0x20019280]
  23] T [Write] [0x4005dfc0] [0]
  24] T [Write] [0x4005e000] [0]
  25] T [Read] [0x20016580]
  26] T [Write] [0x4005bfc0] [0]
  27] T [Read] [0x200165c0]
  28] T [Read] [0x200178c0]
  29] T [Read] [0x20017900]
  30] T [Read] [0x20017940]
  31] T [Read] [0x20018700]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20018740] r[0] b[5] row[4096] col[195]
    3]BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
    4]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    5]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    6]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    7]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    8]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    9]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    10]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    11]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    12]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    13]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    14]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    15]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    16]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    17]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    18]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    19]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    20]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    21]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    22]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    23]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    24]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    25]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    26]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    27]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    28]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    29]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    30]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [441] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
== New Transaction - Mapping Address [0x20016440] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016480]
  1] T [Read] [0x20010380]
  2] T [Read] [0x20016280]
  3] T [Read] [0x200103c0]
  4] T [Read] [0x20015ec0]
  5] T [Read] [0x20015f00]
  6] T [Read] [0x20002740]
  7] T [Read] [0x40001540]
  8] T [Read] [0x20015f40]
  9] T [Read] [0x20015f80]
  10] T [Read] [0x20015fc0]
  11] T [Read] [0x40001240]
  12] T [Read] [0x400013c0]
  13] T [Read] [0x20016000]
  14] T [Read] [0x20016500]
  15] T [Read] [0x20016540]
  16] T [Read] [0x20002700]
  17] T [Read] [0x200184c0]
  18] T [Write] [0x1ff96d40] [0]
  19] T [Write] [0x4005c880] [0]
  20] T [Read] [0x20018980]
  21] T [Read] [0x20019280]
  22] T [Write] [0x4005dfc0] [0]
  23] T [Write] [0x4005e000] [0]
  24] T [Read] [0x20016580]
  25] T [Write] [0x4005bfc0] [0]
  26] T [Read] [0x200165c0]
  27] T [Read] [0x200178c0]
  28] T [Read] [0x20017900]
  29] T [Read] [0x20017940]
  30] T [Read] [0x20018700]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    3]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    4]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    5]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    6]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    7]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    8]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    9]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    10]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    11]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    12]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    13]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    14]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    15]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    16]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    17]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    18]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    19]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    20]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    21]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    22]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    23]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    24]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    25]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    26]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    27]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    28]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    29]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    30]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20002780] r[0] b[6] row[4096] col[19] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018680] r[0] b[2] row[4096] col[195] data[0]=NO DATA

 ------------------------- [442] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018740] r[0] b[5] row[4096] col[195]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20002780] [0]
== Printing transaction queue
  0] T [Read] [0x20016480]
  1] T [Read] [0x20010380]
  2] T [Read] [0x20016280]
  3] T [Read] [0x200103c0]
  4] T [Read] [0x20015ec0]
  5] T [Read] [0x20015f00]
  6] T [Read] [0x20002740]
  7] T [Read] [0x40001540]
  8] T [Read] [0x20015f40]
  9] T [Read] [0x20015f80]
  10] T [Read] [0x20015fc0]
  11] T [Read] [0x40001240]
  12] T [Read] [0x400013c0]
  13] T [Read] [0x20016000]
  14] T [Read] [0x20016500]
  15] T [Read] [0x20016540]
  16] T [Read] [0x20002700]
  17] T [Read] [0x200184c0]
  18] T [Write] [0x1ff96d40] [0]
  19] T [Write] [0x4005c880] [0]
  20] T [Read] [0x20018980]
  21] T [Read] [0x20019280]
  22] T [Write] [0x4005dfc0] [0]
  23] T [Write] [0x4005e000] [0]
  24] T [Read] [0x20016580]
  25] T [Write] [0x4005bfc0] [0]
  26] T [Read] [0x200165c0]
  27] T [Read] [0x200178c0]
  28] T [Read] [0x20017900]
  29] T [Read] [0x20017940]
  30] T [Read] [0x20018700]
  31] T [Read] [0x4005bac0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20019100] r[0] b[4] row[4096] col[200]
    3]BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
    4]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    5]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    6]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    7]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    8]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    9]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    10]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    11]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    12]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    13]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    14]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    15]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    16]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    17]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    18]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    19]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    20]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    21]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    22]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    23]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    24]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    25]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    26]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    27]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    28]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    29]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    30]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [443] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
== New Transaction - Mapping Address [0x20016480] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010380]
  1] T [Read] [0x20016280]
  2] T [Read] [0x200103c0]
  3] T [Read] [0x20015ec0]
  4] T [Read] [0x20015f00]
  5] T [Read] [0x20002740]
  6] T [Read] [0x40001540]
  7] T [Read] [0x20015f40]
  8] T [Read] [0x20015f80]
  9] T [Read] [0x20015fc0]
  10] T [Read] [0x40001240]
  11] T [Read] [0x400013c0]
  12] T [Read] [0x20016000]
  13] T [Read] [0x20016500]
  14] T [Read] [0x20016540]
  15] T [Read] [0x20002700]
  16] T [Read] [0x200184c0]
  17] T [Write] [0x1ff96d40] [0]
  18] T [Write] [0x4005c880] [0]
  19] T [Read] [0x20018980]
  20] T [Read] [0x20019280]
  21] T [Write] [0x4005dfc0] [0]
  22] T [Write] [0x4005e000] [0]
  23] T [Read] [0x20016580]
  24] T [Write] [0x4005bfc0] [0]
  25] T [Read] [0x200165c0]
  26] T [Read] [0x200178c0]
  27] T [Read] [0x20017900]
  28] T [Read] [0x20017940]
  29] T [Read] [0x20018700]
  30] T [Read] [0x4005bac0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    3]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    4]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    5]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    6]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    7]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    8]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    9]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    10]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    11]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    12]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    13]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    14]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    15]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    16]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    17]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    18]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    19]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    20]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    21]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    22]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    23]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    24]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    25]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    26]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    27]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    28]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    29]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    30]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018680] r[0] b[2] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200186c0] r[0] b[3] row[4096] col[195] data[0]=NO DATA

 ------------------------- [444] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019100] r[0] b[4] row[4096] col[200]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018680] [0]
== Printing transaction queue
  0] T [Read] [0x20010380]
  1] T [Read] [0x20016280]
  2] T [Read] [0x200103c0]
  3] T [Read] [0x20015ec0]
  4] T [Read] [0x20015f00]
  5] T [Read] [0x20002740]
  6] T [Read] [0x40001540]
  7] T [Read] [0x20015f40]
  8] T [Read] [0x20015f80]
  9] T [Read] [0x20015fc0]
  10] T [Read] [0x40001240]
  11] T [Read] [0x400013c0]
  12] T [Read] [0x20016000]
  13] T [Read] [0x20016500]
  14] T [Read] [0x20016540]
  15] T [Read] [0x20002700]
  16] T [Read] [0x200184c0]
  17] T [Write] [0x1ff96d40] [0]
  18] T [Write] [0x4005c880] [0]
  19] T [Read] [0x20018980]
  20] T [Read] [0x20019280]
  21] T [Write] [0x4005dfc0] [0]
  22] T [Write] [0x4005e000] [0]
  23] T [Read] [0x20016580]
  24] T [Write] [0x4005bfc0] [0]
  25] T [Read] [0x200165c0]
  26] T [Read] [0x200178c0]
  27] T [Read] [0x20017900]
  28] T [Read] [0x20017940]
  29] T [Read] [0x20018700]
  30] T [Read] [0x4005bac0]
  31] T [Read] [0x20017980]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x20018780] r[0] b[6] row[4096] col[195]
    3]BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
    4]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    5]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    6]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    7]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    8]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    9]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    10]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    11]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    12]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    13]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    14]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    15]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    16]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    17]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    18]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    19]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    20]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    21]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    22]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    23]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    24]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    25]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    26]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    27]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    28]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    29]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    30]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [445] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
== New Transaction - Mapping Address [0x20010380] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016280]
  1] T [Read] [0x200103c0]
  2] T [Read] [0x20015ec0]
  3] T [Read] [0x20015f00]
  4] T [Read] [0x20002740]
  5] T [Read] [0x40001540]
  6] T [Read] [0x20015f40]
  7] T [Read] [0x20015f80]
  8] T [Read] [0x20015fc0]
  9] T [Read] [0x40001240]
  10] T [Read] [0x400013c0]
  11] T [Read] [0x20016000]
  12] T [Read] [0x20016500]
  13] T [Read] [0x20016540]
  14] T [Read] [0x20002700]
  15] T [Read] [0x200184c0]
  16] T [Write] [0x1ff96d40] [0]
  17] T [Write] [0x4005c880] [0]
  18] T [Read] [0x20018980]
  19] T [Read] [0x20019280]
  20] T [Write] [0x4005dfc0] [0]
  21] T [Write] [0x4005e000] [0]
  22] T [Read] [0x20016580]
  23] T [Write] [0x4005bfc0] [0]
  24] T [Read] [0x200165c0]
  25] T [Read] [0x200178c0]
  26] T [Read] [0x20017900]
  27] T [Read] [0x20017940]
  28] T [Read] [0x20018700]
  29] T [Read] [0x4005bac0]
  30] T [Read] [0x20017980]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    2]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    3]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    4]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    5]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    6]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    7]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    8]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    9]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    10]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    11]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    12]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    13]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    14]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    15]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    16]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    17]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    18]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    19]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    20]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    21]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    22]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    23]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    24]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    25]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    26]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    27]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    28]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    29]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    30]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200186c0] r[0] b[3] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018740] r[0] b[5] row[4096] col[195] data[0]=NO DATA

 ------------------------- [446] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018780] r[0] b[6] row[4096] col[195]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
== New Transaction - Mapping Address [0x20016280] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 177
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200186c0] [0]
== Printing transaction queue
  0] T [Read] [0x200103c0]
  1] T [Read] [0x20015ec0]
  2] T [Read] [0x20015f00]
  3] T [Read] [0x20002740]
  4] T [Read] [0x40001540]
  5] T [Read] [0x20015f40]
  6] T [Read] [0x20015f80]
  7] T [Read] [0x20015fc0]
  8] T [Read] [0x40001240]
  9] T [Read] [0x400013c0]
  10] T [Read] [0x20016000]
  11] T [Read] [0x20016500]
  12] T [Read] [0x20016540]
  13] T [Read] [0x20002700]
  14] T [Read] [0x200184c0]
  15] T [Write] [0x1ff96d40] [0]
  16] T [Write] [0x4005c880] [0]
  17] T [Read] [0x20018980]
  18] T [Read] [0x20019280]
  19] T [Write] [0x4005dfc0] [0]
  20] T [Write] [0x4005e000] [0]
  21] T [Read] [0x20016580]
  22] T [Write] [0x4005bfc0] [0]
  23] T [Read] [0x200165c0]
  24] T [Read] [0x200178c0]
  25] T [Read] [0x20017900]
  26] T [Read] [0x20017940]
  27] T [Read] [0x20018700]
  28] T [Read] [0x4005bac0]
  29] T [Read] [0x20017980]
  30] T [Read] [0x200179c0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    2]BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
    3]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    4]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    5]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    6]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    7]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    8]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    9]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    10]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    11]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    12]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    13]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    14]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    15]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    16]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    17]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    18]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    19]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    20]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    21]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    22]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    23]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    24]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    25]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    26]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    27]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    28]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    29]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    30]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    31]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [447] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400108c0] r[0] b[3] row[8192] col[132]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
== New Transaction - Mapping Address [0x200103c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 129
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015ec0]
  1] T [Read] [0x20015f00]
  2] T [Read] [0x20002740]
  3] T [Read] [0x40001540]
  4] T [Read] [0x20015f40]
  5] T [Read] [0x20015f80]
  6] T [Read] [0x20015fc0]
  7] T [Read] [0x40001240]
  8] T [Read] [0x400013c0]
  9] T [Read] [0x20016000]
  10] T [Read] [0x20016500]
  11] T [Read] [0x20016540]
  12] T [Read] [0x20002700]
  13] T [Read] [0x200184c0]
  14] T [Write] [0x1ff96d40] [0]
  15] T [Write] [0x4005c880] [0]
  16] T [Read] [0x20018980]
  17] T [Read] [0x20019280]
  18] T [Write] [0x4005dfc0] [0]
  19] T [Write] [0x4005e000] [0]
  20] T [Read] [0x20016580]
  21] T [Write] [0x4005bfc0] [0]
  22] T [Read] [0x200165c0]
  23] T [Read] [0x200178c0]
  24] T [Read] [0x20017900]
  25] T [Read] [0x20017940]
  26] T [Read] [0x20018700]
  27] T [Read] [0x4005bac0]
  28] T [Read] [0x20017980]
  29] T [Read] [0x200179c0]
  30] T [Write] [0x4005b900] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    4]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    5]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    6]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    7]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    8]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    9]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    10]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    11]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    12]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    13]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    14]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    15]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    16]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    17]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    18]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    19]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    20]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    21]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    22]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    23]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    24]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    25]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    26]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    27]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    28]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    29]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    30]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    31]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018740] r[0] b[5] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019100] r[0] b[4] row[4096] col[200] data[0]=NO DATA

 ------------------------- [448] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200187c0] r[0] b[7] row[4096] col[195]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018740] [0]
== Printing transaction queue
  0] T [Read] [0x20015ec0]
  1] T [Read] [0x20015f00]
  2] T [Read] [0x20002740]
  3] T [Read] [0x40001540]
  4] T [Read] [0x20015f40]
  5] T [Read] [0x20015f80]
  6] T [Read] [0x20015fc0]
  7] T [Read] [0x40001240]
  8] T [Read] [0x400013c0]
  9] T [Read] [0x20016000]
  10] T [Read] [0x20016500]
  11] T [Read] [0x20016540]
  12] T [Read] [0x20002700]
  13] T [Read] [0x200184c0]
  14] T [Write] [0x1ff96d40] [0]
  15] T [Write] [0x4005c880] [0]
  16] T [Read] [0x20018980]
  17] T [Read] [0x20019280]
  18] T [Write] [0x4005dfc0] [0]
  19] T [Write] [0x4005e000] [0]
  20] T [Read] [0x20016580]
  21] T [Write] [0x4005bfc0] [0]
  22] T [Read] [0x200165c0]
  23] T [Read] [0x200178c0]
  24] T [Read] [0x20017900]
  25] T [Read] [0x20017940]
  26] T [Read] [0x20018700]
  27] T [Read] [0x4005bac0]
  28] T [Read] [0x20017980]
  29] T [Read] [0x200179c0]
  30] T [Write] [0x4005b900] [0]
  31] T [Write] [0x4005b940] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [pre] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20019340] r[0] b[5] row[4096] col[201]
    4]BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
    5]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    6]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    7]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    8]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    9]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    10]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    11]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    12]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    13]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    14]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    15]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    16]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    17]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    18]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    19]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    20]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    21]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    22]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    23]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    24]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    25]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    26]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    27]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    28]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    29]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    30]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    31]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [449] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
== New Transaction - Mapping Address [0x20015ec0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015f00]
  1] T [Read] [0x20002740]
  2] T [Read] [0x40001540]
  3] T [Read] [0x20015f40]
  4] T [Read] [0x20015f80]
  5] T [Read] [0x20015fc0]
  6] T [Read] [0x40001240]
  7] T [Read] [0x400013c0]
  8] T [Read] [0x20016000]
  9] T [Read] [0x20016500]
  10] T [Read] [0x20016540]
  11] T [Read] [0x20002700]
  12] T [Read] [0x200184c0]
  13] T [Write] [0x1ff96d40] [0]
  14] T [Write] [0x4005c880] [0]
  15] T [Read] [0x20018980]
  16] T [Read] [0x20019280]
  17] T [Write] [0x4005dfc0] [0]
  18] T [Write] [0x4005e000] [0]
  19] T [Read] [0x20016580]
  20] T [Write] [0x4005bfc0] [0]
  21] T [Read] [0x200165c0]
  22] T [Read] [0x200178c0]
  23] T [Read] [0x20017900]
  24] T [Read] [0x20017940]
  25] T [Read] [0x20018700]
  26] T [Read] [0x4005bac0]
  27] T [Read] [0x20017980]
  28] T [Read] [0x200179c0]
  29] T [Write] [0x4005b900] [0]
  30] T [Write] [0x4005b940] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [pre] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    4]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    5]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    6]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    7]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    8]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    9]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    10]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    11]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    12]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    13]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    14]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    15]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    16]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    17]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    18]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    19]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    20]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    21]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    22]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    23]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    24]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    25]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    26]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    27]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    28]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    29]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    30]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    31]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019100] r[0] b[4] row[4096] col[200] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018780] r[0] b[6] row[4096] col[195] data[0]=NO DATA

 ------------------------- [450] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019340] r[0] b[5] row[4096] col[201]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019100] [0]
== Printing transaction queue
  0] T [Read] [0x20015f00]
  1] T [Read] [0x20002740]
  2] T [Read] [0x40001540]
  3] T [Read] [0x20015f40]
  4] T [Read] [0x20015f80]
  5] T [Read] [0x20015fc0]
  6] T [Read] [0x40001240]
  7] T [Read] [0x400013c0]
  8] T [Read] [0x20016000]
  9] T [Read] [0x20016500]
  10] T [Read] [0x20016540]
  11] T [Read] [0x20002700]
  12] T [Read] [0x200184c0]
  13] T [Write] [0x1ff96d40] [0]
  14] T [Write] [0x4005c880] [0]
  15] T [Read] [0x20018980]
  16] T [Read] [0x20019280]
  17] T [Write] [0x4005dfc0] [0]
  18] T [Write] [0x4005e000] [0]
  19] T [Read] [0x20016580]
  20] T [Write] [0x4005bfc0] [0]
  21] T [Read] [0x200165c0]
  22] T [Read] [0x200178c0]
  23] T [Read] [0x20017900]
  24] T [Read] [0x20017940]
  25] T [Read] [0x20018700]
  26] T [Read] [0x4005bac0]
  27] T [Read] [0x20017980]
  28] T [Read] [0x200179c0]
  29] T [Write] [0x4005b900] [0]
  30] T [Write] [0x4005b940] [0]
  31] T [Write] [0x4005b980] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [pre] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    4]BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
    5]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    6]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    7]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    8]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    9]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    10]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    11]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    12]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    13]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    14]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    15]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    16]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    17]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    18]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    19]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    20]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    21]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    22]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    23]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    24]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    25]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    26]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    27]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    28]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    29]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    30]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    31]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [451] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
== New Transaction - Mapping Address [0x20015f00] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20002740]
  1] T [Read] [0x40001540]
  2] T [Read] [0x20015f40]
  3] T [Read] [0x20015f80]
  4] T [Read] [0x20015fc0]
  5] T [Read] [0x40001240]
  6] T [Read] [0x400013c0]
  7] T [Read] [0x20016000]
  8] T [Read] [0x20016500]
  9] T [Read] [0x20016540]
  10] T [Read] [0x20002700]
  11] T [Read] [0x200184c0]
  12] T [Write] [0x1ff96d40] [0]
  13] T [Write] [0x4005c880] [0]
  14] T [Read] [0x20018980]
  15] T [Read] [0x20019280]
  16] T [Write] [0x4005dfc0] [0]
  17] T [Write] [0x4005e000] [0]
  18] T [Read] [0x20016580]
  19] T [Write] [0x4005bfc0] [0]
  20] T [Read] [0x200165c0]
  21] T [Read] [0x200178c0]
  22] T [Read] [0x20017900]
  23] T [Read] [0x20017940]
  24] T [Read] [0x20018700]
  25] T [Read] [0x4005bac0]
  26] T [Read] [0x20017980]
  27] T [Read] [0x200179c0]
  28] T [Write] [0x4005b900] [0]
  29] T [Write] [0x4005b940] [0]
  30] T [Write] [0x4005b980] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [pre] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    4]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    5]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    6]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    7]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    8]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    9]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    10]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    11]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    12]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    13]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    14]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    15]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    16]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    17]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    18]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    19]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    20]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    21]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    22]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    23]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    24]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    25]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    26]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    27]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    28]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    29]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    30]BP [ACT] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    31]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018780] r[0] b[6] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200187c0] r[0] b[7] row[4096] col[195] data[0]=NO DATA

 ------------------------- [452] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200193c0] r[0] b[7] row[4096] col[201]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20015f00] r[0] b[4] row[4096] col[175]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018780] [0]
== Printing transaction queue
  0] T [Read] [0x20002740]
  1] T [Read] [0x40001540]
  2] T [Read] [0x20015f40]
  3] T [Read] [0x20015f80]
  4] T [Read] [0x20015fc0]
  5] T [Read] [0x40001240]
  6] T [Read] [0x400013c0]
  7] T [Read] [0x20016000]
  8] T [Read] [0x20016500]
  9] T [Read] [0x20016540]
  10] T [Read] [0x20002700]
  11] T [Read] [0x200184c0]
  12] T [Write] [0x1ff96d40] [0]
  13] T [Write] [0x4005c880] [0]
  14] T [Read] [0x20018980]
  15] T [Read] [0x20019280]
  16] T [Write] [0x4005dfc0] [0]
  17] T [Write] [0x4005e000] [0]
  18] T [Read] [0x20016580]
  19] T [Write] [0x4005bfc0] [0]
  20] T [Read] [0x200165c0]
  21] T [Read] [0x200178c0]
  22] T [Read] [0x20017900]
  23] T [Read] [0x20017940]
  24] T [Read] [0x20018700]
  25] T [Read] [0x4005bac0]
  26] T [Read] [0x20017980]
  27] T [Read] [0x200179c0]
  28] T [Write] [0x4005b900] [0]
  29] T [Write] [0x4005b940] [0]
  30] T [Write] [0x4005b980] [0]
  31] T [Write] [0x4005b9c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20019400] r[0] b[0] row[4096] col[202]
    4]BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
    5]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    6]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    7]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    8]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    9]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    10]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    11]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    12]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    13]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    14]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    15]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    16]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    17]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    18]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    19]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    20]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    21]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    22]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    23]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    24]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    25]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    26]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    27]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    28]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    29]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    30]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [453] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20015f00] r[0] b[4] row[4096] col[175]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
== New Transaction - Mapping Address [0x20002740] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 19
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001540]
  1] T [Read] [0x20015f40]
  2] T [Read] [0x20015f80]
  3] T [Read] [0x20015fc0]
  4] T [Read] [0x40001240]
  5] T [Read] [0x400013c0]
  6] T [Read] [0x20016000]
  7] T [Read] [0x20016500]
  8] T [Read] [0x20016540]
  9] T [Read] [0x20002700]
  10] T [Read] [0x200184c0]
  11] T [Write] [0x1ff96d40] [0]
  12] T [Write] [0x4005c880] [0]
  13] T [Read] [0x20018980]
  14] T [Read] [0x20019280]
  15] T [Write] [0x4005dfc0] [0]
  16] T [Write] [0x4005e000] [0]
  17] T [Read] [0x20016580]
  18] T [Write] [0x4005bfc0] [0]
  19] T [Read] [0x200165c0]
  20] T [Read] [0x200178c0]
  21] T [Read] [0x20017900]
  22] T [Read] [0x20017940]
  23] T [Read] [0x20018700]
  24] T [Read] [0x4005bac0]
  25] T [Read] [0x20017980]
  26] T [Read] [0x200179c0]
  27] T [Write] [0x4005b900] [0]
  28] T [Write] [0x4005b940] [0]
  29] T [Write] [0x4005b980] [0]
  30] T [Write] [0x4005b9c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    4]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    5]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    6]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    7]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    8]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    9]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    10]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    11]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    12]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    13]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    14]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    15]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    16]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    17]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    18]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    19]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    20]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    21]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    22]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    23]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    24]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    25]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    26]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    27]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    28]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    29]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    30]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200187c0] r[0] b[7] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019340] r[0] b[5] row[4096] col[201] data[0]=NO DATA

 ------------------------- [454] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019400] r[0] b[0] row[4096] col[202]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200187c0] [0]
== Printing transaction queue
  0] T [Read] [0x40001540]
  1] T [Read] [0x20015f40]
  2] T [Read] [0x20015f80]
  3] T [Read] [0x20015fc0]
  4] T [Read] [0x40001240]
  5] T [Read] [0x400013c0]
  6] T [Read] [0x20016000]
  7] T [Read] [0x20016500]
  8] T [Read] [0x20016540]
  9] T [Read] [0x20002700]
  10] T [Read] [0x200184c0]
  11] T [Write] [0x1ff96d40] [0]
  12] T [Write] [0x4005c880] [0]
  13] T [Read] [0x20018980]
  14] T [Read] [0x20019280]
  15] T [Write] [0x4005dfc0] [0]
  16] T [Write] [0x4005e000] [0]
  17] T [Read] [0x20016580]
  18] T [Write] [0x4005bfc0] [0]
  19] T [Read] [0x200165c0]
  20] T [Read] [0x200178c0]
  21] T [Read] [0x20017900]
  22] T [Read] [0x20017940]
  23] T [Read] [0x20018700]
  24] T [Read] [0x4005bac0]
  25] T [Read] [0x20017980]
  26] T [Read] [0x200179c0]
  27] T [Write] [0x4005b900] [0]
  28] T [Write] [0x4005b940] [0]
  29] T [Write] [0x4005b980] [0]
  30] T [Write] [0x4005b9c0] [0]
  31] T [Write] [0x4005ba00] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
    4]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    5]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    6]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    7]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    8]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    9]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    10]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    11]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    12]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    13]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    14]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    15]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    16]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    17]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    18]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    19]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    20]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    21]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    22]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    23]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    24]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    25]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    26]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    27]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    28]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    29]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    30]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [455] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
== New Transaction - Mapping Address [0x40001540] (Read)
  Rank : 0
  Bank : 5
  Row  : 8192
  Col  : 10
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015f40]
  1] T [Read] [0x20015f80]
  2] T [Read] [0x20015fc0]
  3] T [Read] [0x40001240]
  4] T [Read] [0x400013c0]
  5] T [Read] [0x20016000]
  6] T [Read] [0x20016500]
  7] T [Read] [0x20016540]
  8] T [Read] [0x20002700]
  9] T [Read] [0x200184c0]
  10] T [Write] [0x1ff96d40] [0]
  11] T [Write] [0x4005c880] [0]
  12] T [Read] [0x20018980]
  13] T [Read] [0x20019280]
  14] T [Write] [0x4005dfc0] [0]
  15] T [Write] [0x4005e000] [0]
  16] T [Read] [0x20016580]
  17] T [Write] [0x4005bfc0] [0]
  18] T [Read] [0x200165c0]
  19] T [Read] [0x200178c0]
  20] T [Read] [0x20017900]
  21] T [Read] [0x20017940]
  22] T [Read] [0x20018700]
  23] T [Read] [0x4005bac0]
  24] T [Read] [0x20017980]
  25] T [Read] [0x200179c0]
  26] T [Write] [0x4005b900] [0]
  27] T [Write] [0x4005b940] [0]
  28] T [Write] [0x4005b980] [0]
  29] T [Write] [0x4005b9c0] [0]
  30] T [Write] [0x4005ba00] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    4]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    5]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    6]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    7]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    8]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    9]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    10]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    11]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    12]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    13]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    14]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    15]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    16]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    17]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    18]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    19]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    20]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    21]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    22]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    23]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    24]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    25]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    26]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    27]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    28]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    29]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    30]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    31]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019340] r[0] b[5] row[4096] col[201] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200193c0] r[0] b[7] row[4096] col[201] data[0]=NO DATA

 ------------------------- [456] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019440] r[0] b[1] row[4096] col[202]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019340] [0]
== Printing transaction queue
  0] T [Read] [0x20015f40]
  1] T [Read] [0x20015f80]
  2] T [Read] [0x20015fc0]
  3] T [Read] [0x40001240]
  4] T [Read] [0x400013c0]
  5] T [Read] [0x20016000]
  6] T [Read] [0x20016500]
  7] T [Read] [0x20016540]
  8] T [Read] [0x20002700]
  9] T [Read] [0x200184c0]
  10] T [Write] [0x1ff96d40] [0]
  11] T [Write] [0x4005c880] [0]
  12] T [Read] [0x20018980]
  13] T [Read] [0x20019280]
  14] T [Write] [0x4005dfc0] [0]
  15] T [Write] [0x4005e000] [0]
  16] T [Read] [0x20016580]
  17] T [Write] [0x4005bfc0] [0]
  18] T [Read] [0x200165c0]
  19] T [Read] [0x200178c0]
  20] T [Read] [0x20017900]
  21] T [Read] [0x20017940]
  22] T [Read] [0x20018700]
  23] T [Read] [0x4005bac0]
  24] T [Read] [0x20017980]
  25] T [Read] [0x200179c0]
  26] T [Write] [0x4005b900] [0]
  27] T [Write] [0x4005b940] [0]
  28] T [Write] [0x4005b980] [0]
  29] T [Write] [0x4005b9c0] [0]
  30] T [Write] [0x4005ba00] [0]
  31] T [Write] [0x4005ba40] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018800] r[0] b[0] row[4096] col[196]
    4]BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
    5]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    6]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    7]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    8]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    9]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    10]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    11]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    12]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    13]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    14]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    15]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    16]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    17]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    18]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    19]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    20]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    21]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    22]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    23]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    24]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    25]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    26]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    27]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    28]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    29]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    30]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    31]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [457] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
== New Transaction - Mapping Address [0x20015f40] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015f80]
  1] T [Read] [0x20015fc0]
  2] T [Read] [0x40001240]
  3] T [Read] [0x400013c0]
  4] T [Read] [0x20016000]
  5] T [Read] [0x20016500]
  6] T [Read] [0x20016540]
  7] T [Read] [0x20002700]
  8] T [Read] [0x200184c0]
  9] T [Write] [0x1ff96d40] [0]
  10] T [Write] [0x4005c880] [0]
  11] T [Read] [0x20018980]
  12] T [Read] [0x20019280]
  13] T [Write] [0x4005dfc0] [0]
  14] T [Write] [0x4005e000] [0]
  15] T [Read] [0x20016580]
  16] T [Write] [0x4005bfc0] [0]
  17] T [Read] [0x200165c0]
  18] T [Read] [0x200178c0]
  19] T [Read] [0x20017900]
  20] T [Read] [0x20017940]
  21] T [Read] [0x20018700]
  22] T [Read] [0x4005bac0]
  23] T [Read] [0x20017980]
  24] T [Read] [0x200179c0]
  25] T [Write] [0x4005b900] [0]
  26] T [Write] [0x4005b940] [0]
  27] T [Write] [0x4005b980] [0]
  28] T [Write] [0x4005b9c0] [0]
  29] T [Write] [0x4005ba00] [0]
  30] T [Write] [0x4005ba40] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    4]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    5]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    6]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    7]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    8]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    9]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    10]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    11]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    12]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    13]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    14]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    15]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    16]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    17]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    18]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    19]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    20]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    21]BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    22]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    23]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    24]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    25]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    26]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    27]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    28]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    29]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    30]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    31]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200193c0] r[0] b[7] row[4096] col[201] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019400] r[0] b[0] row[4096] col[202] data[0]=NO DATA

 ------------------------- [458] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018800] r[0] b[0] row[4096] col[196]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200193c0] [0]
== Printing transaction queue
  0] T [Read] [0x20015f80]
  1] T [Read] [0x20015fc0]
  2] T [Read] [0x40001240]
  3] T [Read] [0x400013c0]
  4] T [Read] [0x20016000]
  5] T [Read] [0x20016500]
  6] T [Read] [0x20016540]
  7] T [Read] [0x20002700]
  8] T [Read] [0x200184c0]
  9] T [Write] [0x1ff96d40] [0]
  10] T [Write] [0x4005c880] [0]
  11] T [Read] [0x20018980]
  12] T [Read] [0x20019280]
  13] T [Write] [0x4005dfc0] [0]
  14] T [Write] [0x4005e000] [0]
  15] T [Read] [0x20016580]
  16] T [Write] [0x4005bfc0] [0]
  17] T [Read] [0x200165c0]
  18] T [Read] [0x200178c0]
  19] T [Read] [0x20017900]
  20] T [Read] [0x20017940]
  21] T [Read] [0x20018700]
  22] T [Read] [0x4005bac0]
  23] T [Read] [0x20017980]
  24] T [Read] [0x200179c0]
  25] T [Write] [0x4005b900] [0]
  26] T [Write] [0x4005b940] [0]
  27] T [Write] [0x4005b980] [0]
  28] T [Write] [0x4005b9c0] [0]
  29] T [Write] [0x4005ba00] [0]
  30] T [Write] [0x4005ba40] [0]
  31] T [Write] [0x4005ba80] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    4]BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
    5]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    6]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    7]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    8]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    9]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    10]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    11]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    12]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    13]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    14]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    15]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    16]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    17]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    18]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    19]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    20]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    21]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    22]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    23]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    24]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    25]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    26]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    27]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    28]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    29]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    30]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [459] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200103c0] r[0] b[7] row[4096] col[129]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
== New Transaction - Mapping Address [0x20015f80] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20015fc0]
  1] T [Read] [0x40001240]
  2] T [Read] [0x400013c0]
  3] T [Read] [0x20016000]
  4] T [Read] [0x20016500]
  5] T [Read] [0x20016540]
  6] T [Read] [0x20002700]
  7] T [Read] [0x200184c0]
  8] T [Write] [0x1ff96d40] [0]
  9] T [Write] [0x4005c880] [0]
  10] T [Read] [0x20018980]
  11] T [Read] [0x20019280]
  12] T [Write] [0x4005dfc0] [0]
  13] T [Write] [0x4005e000] [0]
  14] T [Read] [0x20016580]
  15] T [Write] [0x4005bfc0] [0]
  16] T [Read] [0x200165c0]
  17] T [Read] [0x200178c0]
  18] T [Read] [0x20017900]
  19] T [Read] [0x20017940]
  20] T [Read] [0x20018700]
  21] T [Read] [0x4005bac0]
  22] T [Read] [0x20017980]
  23] T [Read] [0x200179c0]
  24] T [Write] [0x4005b900] [0]
  25] T [Write] [0x4005b940] [0]
  26] T [Write] [0x4005b980] [0]
  27] T [Write] [0x4005b9c0] [0]
  28] T [Write] [0x4005ba00] [0]
  29] T [Write] [0x4005ba40] [0]
  30] T [Write] [0x4005ba80] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    4]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    5]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    6]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    7]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    8]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    9]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    10]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    11]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    12]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    13]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    14]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    15]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    16]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    17]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    18]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    19]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    20]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    21]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    22]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    23]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    24]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    25]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    26]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    27]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    28]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    29]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    30]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019400] r[0] b[0] row[4096] col[202] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019440] r[0] b[1] row[4096] col[202] data[0]=NO DATA

 ------------------------- [460] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a840] r[0] b[1] row[4096] col[84]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019400] [0]
== Printing transaction queue
  0] T [Read] [0x20015fc0]
  1] T [Read] [0x40001240]
  2] T [Read] [0x400013c0]
  3] T [Read] [0x20016000]
  4] T [Read] [0x20016500]
  5] T [Read] [0x20016540]
  6] T [Read] [0x20002700]
  7] T [Read] [0x200184c0]
  8] T [Write] [0x1ff96d40] [0]
  9] T [Write] [0x4005c880] [0]
  10] T [Read] [0x20018980]
  11] T [Read] [0x20019280]
  12] T [Write] [0x4005dfc0] [0]
  13] T [Write] [0x4005e000] [0]
  14] T [Read] [0x20016580]
  15] T [Write] [0x4005bfc0] [0]
  16] T [Read] [0x200165c0]
  17] T [Read] [0x200178c0]
  18] T [Read] [0x20017900]
  19] T [Read] [0x20017940]
  20] T [Read] [0x20018700]
  21] T [Read] [0x4005bac0]
  22] T [Read] [0x20017980]
  23] T [Read] [0x200179c0]
  24] T [Write] [0x4005b900] [0]
  25] T [Write] [0x4005b940] [0]
  26] T [Write] [0x4005b980] [0]
  27] T [Write] [0x4005b9c0] [0]
  28] T [Write] [0x4005ba00] [0]
  29] T [Write] [0x4005ba40] [0]
  30] T [Write] [0x4005ba80] [0]
  31] T [Read] [0x20017a00]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018840] r[0] b[1] row[4096] col[196]
    4]BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
    5]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    6]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    7]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    8]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    9]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    10]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    11]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    12]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    13]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    14]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    15]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    16]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    17]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    18]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    19]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    20]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    21]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    22]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    23]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    24]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    25]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    26]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    27]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    28]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    29]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    30]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [461] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
== New Transaction - Mapping Address [0x20015fc0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 175
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001240]
  1] T [Read] [0x400013c0]
  2] T [Read] [0x20016000]
  3] T [Read] [0x20016500]
  4] T [Read] [0x20016540]
  5] T [Read] [0x20002700]
  6] T [Read] [0x200184c0]
  7] T [Write] [0x1ff96d40] [0]
  8] T [Write] [0x4005c880] [0]
  9] T [Read] [0x20018980]
  10] T [Read] [0x20019280]
  11] T [Write] [0x4005dfc0] [0]
  12] T [Write] [0x4005e000] [0]
  13] T [Read] [0x20016580]
  14] T [Write] [0x4005bfc0] [0]
  15] T [Read] [0x200165c0]
  16] T [Read] [0x200178c0]
  17] T [Read] [0x20017900]
  18] T [Read] [0x20017940]
  19] T [Read] [0x20018700]
  20] T [Read] [0x4005bac0]
  21] T [Read] [0x20017980]
  22] T [Read] [0x200179c0]
  23] T [Write] [0x4005b900] [0]
  24] T [Write] [0x4005b940] [0]
  25] T [Write] [0x4005b980] [0]
  26] T [Write] [0x4005b9c0] [0]
  27] T [Write] [0x4005ba00] [0]
  28] T [Write] [0x4005ba40] [0]
  29] T [Write] [0x4005ba80] [0]
  30] T [Read] [0x20017a00]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    4]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    5]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    6]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    7]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    8]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    9]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    10]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    11]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    12]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    13]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    14]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    15]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    16]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    17]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    18]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    19]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    20]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    21]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    22]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    23]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    24]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    25]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    26]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    27]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    28]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    29]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    30]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019440] r[0] b[1] row[4096] col[202] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018800] r[0] b[0] row[4096] col[196] data[0]=NO DATA

 ------------------------- [462] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018840] r[0] b[1] row[4096] col[196]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019440] [0]
== Printing transaction queue
  0] T [Read] [0x40001240]
  1] T [Read] [0x400013c0]
  2] T [Read] [0x20016000]
  3] T [Read] [0x20016500]
  4] T [Read] [0x20016540]
  5] T [Read] [0x20002700]
  6] T [Read] [0x200184c0]
  7] T [Write] [0x1ff96d40] [0]
  8] T [Write] [0x4005c880] [0]
  9] T [Read] [0x20018980]
  10] T [Read] [0x20019280]
  11] T [Write] [0x4005dfc0] [0]
  12] T [Write] [0x4005e000] [0]
  13] T [Read] [0x20016580]
  14] T [Write] [0x4005bfc0] [0]
  15] T [Read] [0x200165c0]
  16] T [Read] [0x200178c0]
  17] T [Read] [0x20017900]
  18] T [Read] [0x20017940]
  19] T [Read] [0x20018700]
  20] T [Read] [0x4005bac0]
  21] T [Read] [0x20017980]
  22] T [Read] [0x200179c0]
  23] T [Write] [0x4005b900] [0]
  24] T [Write] [0x4005b940] [0]
  25] T [Write] [0x4005b980] [0]
  26] T [Write] [0x4005b9c0] [0]
  27] T [Write] [0x4005ba00] [0]
  28] T [Write] [0x4005ba40] [0]
  29] T [Write] [0x4005ba80] [0]
  30] T [Read] [0x20017a00]
  31] T [Read] [0x20017a40]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018880] r[0] b[2] row[4096] col[196]
    4]BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
    5]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    6]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    7]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    8]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    9]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    10]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    11]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    12]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    13]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    14]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    15]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    16]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    17]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    18]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    19]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    20]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    21]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    22]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    23]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    24]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    25]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    26]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    27]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    28]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    29]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    30]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [463] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
== New Transaction - Mapping Address [0x40001240] (Read)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x400013c0]
  1] T [Read] [0x20016000]
  2] T [Read] [0x20016500]
  3] T [Read] [0x20016540]
  4] T [Read] [0x20002700]
  5] T [Read] [0x200184c0]
  6] T [Write] [0x1ff96d40] [0]
  7] T [Write] [0x4005c880] [0]
  8] T [Read] [0x20018980]
  9] T [Read] [0x20019280]
  10] T [Write] [0x4005dfc0] [0]
  11] T [Write] [0x4005e000] [0]
  12] T [Read] [0x20016580]
  13] T [Write] [0x4005bfc0] [0]
  14] T [Read] [0x200165c0]
  15] T [Read] [0x200178c0]
  16] T [Read] [0x20017900]
  17] T [Read] [0x20017940]
  18] T [Read] [0x20018700]
  19] T [Read] [0x4005bac0]
  20] T [Read] [0x20017980]
  21] T [Read] [0x200179c0]
  22] T [Write] [0x4005b900] [0]
  23] T [Write] [0x4005b940] [0]
  24] T [Write] [0x4005b980] [0]
  25] T [Write] [0x4005b9c0] [0]
  26] T [Write] [0x4005ba00] [0]
  27] T [Write] [0x4005ba40] [0]
  28] T [Write] [0x4005ba80] [0]
  29] T [Read] [0x20017a00]
  30] T [Read] [0x20017a40]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
    4]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    5]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    6]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    7]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    8]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    9]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    10]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    11]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    12]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    13]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    14]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    15]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    16]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    17]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    18]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    19]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    20]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    21]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    22]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    23]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    24]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    25]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    26]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    27]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    28]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    29]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    30]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018800] r[0] b[0] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a840] r[0] b[1] row[4096] col[84] data[0]=NO DATA

 ------------------------- [464] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018880] r[0] b[2] row[4096] col[196]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
== New Transaction - Mapping Address [0x400013c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 8192
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018800] [0]
== Printing transaction queue
  0] T [Read] [0x20016000]
  1] T [Read] [0x20016500]
  2] T [Read] [0x20016540]
  3] T [Read] [0x20002700]
  4] T [Read] [0x200184c0]
  5] T [Write] [0x1ff96d40] [0]
  6] T [Write] [0x4005c880] [0]
  7] T [Read] [0x20018980]
  8] T [Read] [0x20019280]
  9] T [Write] [0x4005dfc0] [0]
  10] T [Write] [0x4005e000] [0]
  11] T [Read] [0x20016580]
  12] T [Write] [0x4005bfc0] [0]
  13] T [Read] [0x200165c0]
  14] T [Read] [0x200178c0]
  15] T [Read] [0x20017900]
  16] T [Read] [0x20017940]
  17] T [Read] [0x20018700]
  18] T [Read] [0x4005bac0]
  19] T [Read] [0x20017980]
  20] T [Read] [0x200179c0]
  21] T [Write] [0x4005b900] [0]
  22] T [Write] [0x4005b940] [0]
  23] T [Write] [0x4005b980] [0]
  24] T [Write] [0x4005b9c0] [0]
  25] T [Write] [0x4005ba00] [0]
  26] T [Write] [0x4005ba40] [0]
  27] T [Write] [0x4005ba80] [0]
  28] T [Read] [0x20017a00]
  29] T [Read] [0x20017a40]
  30] T [Read] [0x20017a80]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    4]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    6]BP [ACT] pa[0x20016440] r[0] b[1] row[4096] col[178]
    7]BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
    8]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    9]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    10]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    11]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    12]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    13]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    14]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    15]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    16]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    17]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    18]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    19]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    20]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    21]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    22]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    23]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    24]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    25]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    26]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    27]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    28]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    29]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    30]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    31]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [465] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20016400] r[0] b[0] row[4096] col[178]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
== New Transaction - Mapping Address [0x20016000] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 176
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016500]
  1] T [Read] [0x20016540]
  2] T [Read] [0x20002700]
  3] T [Read] [0x200184c0]
  4] T [Write] [0x1ff96d40] [0]
  5] T [Write] [0x4005c880] [0]
  6] T [Read] [0x20018980]
  7] T [Read] [0x20019280]
  8] T [Write] [0x4005dfc0] [0]
  9] T [Write] [0x4005e000] [0]
  10] T [Read] [0x20016580]
  11] T [Write] [0x4005bfc0] [0]
  12] T [Read] [0x200165c0]
  13] T [Read] [0x200178c0]
  14] T [Read] [0x20017900]
  15] T [Read] [0x20017940]
  16] T [Read] [0x20018700]
  17] T [Read] [0x4005bac0]
  18] T [Read] [0x20017980]
  19] T [Read] [0x200179c0]
  20] T [Write] [0x4005b900] [0]
  21] T [Write] [0x4005b940] [0]
  22] T [Write] [0x4005b980] [0]
  23] T [Write] [0x4005b9c0] [0]
  24] T [Write] [0x4005ba00] [0]
  25] T [Write] [0x4005ba40] [0]
  26] T [Write] [0x4005ba80] [0]
  27] T [Read] [0x20017a00]
  28] T [Read] [0x20017a40]
  29] T [Read] [0x20017a80]
  30] T [Read] [0x20016600]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    4]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    6]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    7]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    8]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    9]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    10]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    11]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    12]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    13]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    14]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    15]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    16]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    17]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    18]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    19]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    20]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    21]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    22]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    23]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    24]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    25]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    26]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    27]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    28]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    29]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    30]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    31]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a840] r[0] b[1] row[4096] col[84] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018840] r[0] b[1] row[4096] col[196] data[0]=NO DATA

 ------------------------- [466] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016440] r[0] b[1] row[4096] col[178]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a840] [0]
== Printing transaction queue
  0] T [Read] [0x20016500]
  1] T [Read] [0x20016540]
  2] T [Read] [0x20002700]
  3] T [Read] [0x200184c0]
  4] T [Write] [0x1ff96d40] [0]
  5] T [Write] [0x4005c880] [0]
  6] T [Read] [0x20018980]
  7] T [Read] [0x20019280]
  8] T [Write] [0x4005dfc0] [0]
  9] T [Write] [0x4005e000] [0]
  10] T [Read] [0x20016580]
  11] T [Write] [0x4005bfc0] [0]
  12] T [Read] [0x200165c0]
  13] T [Read] [0x200178c0]
  14] T [Read] [0x20017900]
  15] T [Read] [0x20017940]
  16] T [Read] [0x20018700]
  17] T [Read] [0x4005bac0]
  18] T [Read] [0x20017980]
  19] T [Read] [0x200179c0]
  20] T [Write] [0x4005b900] [0]
  21] T [Write] [0x4005b940] [0]
  22] T [Write] [0x4005b980] [0]
  23] T [Write] [0x4005b9c0] [0]
  24] T [Write] [0x4005ba00] [0]
  25] T [Write] [0x4005ba40] [0]
  26] T [Write] [0x4005ba80] [0]
  27] T [Read] [0x20017a00]
  28] T [Read] [0x20017a40]
  29] T [Read] [0x20017a80]
  30] T [Read] [0x20016600]
  31] T [Read] [0x20016680]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    4]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    6]BP [ACT] pa[0x20016480] r[0] b[2] row[4096] col[178]
    7]BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
    8]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    9]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    10]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    11]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    12]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    13]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    14]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    15]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    16]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    17]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    18]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    19]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    20]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    21]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    22]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    23]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    24]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    25]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    26]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    27]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    28]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    29]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    30]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    31]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [467] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
== New Transaction - Mapping Address [0x20016500] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016540]
  1] T [Read] [0x20002700]
  2] T [Read] [0x200184c0]
  3] T [Write] [0x1ff96d40] [0]
  4] T [Write] [0x4005c880] [0]
  5] T [Read] [0x20018980]
  6] T [Read] [0x20019280]
  7] T [Write] [0x4005dfc0] [0]
  8] T [Write] [0x4005e000] [0]
  9] T [Read] [0x20016580]
  10] T [Write] [0x4005bfc0] [0]
  11] T [Read] [0x200165c0]
  12] T [Read] [0x200178c0]
  13] T [Read] [0x20017900]
  14] T [Read] [0x20017940]
  15] T [Read] [0x20018700]
  16] T [Read] [0x4005bac0]
  17] T [Read] [0x20017980]
  18] T [Read] [0x200179c0]
  19] T [Write] [0x4005b900] [0]
  20] T [Write] [0x4005b940] [0]
  21] T [Write] [0x4005b980] [0]
  22] T [Write] [0x4005b9c0] [0]
  23] T [Write] [0x4005ba00] [0]
  24] T [Write] [0x4005ba40] [0]
  25] T [Write] [0x4005ba80] [0]
  26] T [Read] [0x20017a00]
  27] T [Read] [0x20017a40]
  28] T [Read] [0x20017a80]
  29] T [Read] [0x20016600]
  30] T [Read] [0x20016680]
== Printing bank states (According to MC)
[4096] [4096] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    4]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    6]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    7]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    8]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    9]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    10]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    11]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    12]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    13]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    14]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    15]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    16]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    17]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    18]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    19]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    20]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    21]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    22]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    23]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    24]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    25]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    26]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    27]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    28]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    29]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    30]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    31]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018840] r[0] b[1] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018880] r[0] b[2] row[4096] col[196] data[0]=NO DATA

 ------------------------- [468] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016480] r[0] b[2] row[4096] col[178]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018840] [0]
== Printing transaction queue
  0] T [Read] [0x20016540]
  1] T [Read] [0x20002700]
  2] T [Read] [0x200184c0]
  3] T [Write] [0x1ff96d40] [0]
  4] T [Write] [0x4005c880] [0]
  5] T [Read] [0x20018980]
  6] T [Read] [0x20019280]
  7] T [Write] [0x4005dfc0] [0]
  8] T [Write] [0x4005e000] [0]
  9] T [Read] [0x20016580]
  10] T [Write] [0x4005bfc0] [0]
  11] T [Read] [0x200165c0]
  12] T [Read] [0x200178c0]
  13] T [Read] [0x20017900]
  14] T [Read] [0x20017940]
  15] T [Read] [0x20018700]
  16] T [Read] [0x4005bac0]
  17] T [Read] [0x20017980]
  18] T [Read] [0x200179c0]
  19] T [Write] [0x4005b900] [0]
  20] T [Write] [0x4005b940] [0]
  21] T [Write] [0x4005b980] [0]
  22] T [Write] [0x4005b9c0] [0]
  23] T [Write] [0x4005ba00] [0]
  24] T [Write] [0x4005ba40] [0]
  25] T [Write] [0x4005ba80] [0]
  26] T [Read] [0x20017a00]
  27] T [Read] [0x20017a40]
  28] T [Read] [0x20017a80]
  29] T [Read] [0x20016600]
  30] T [Read] [0x20016680]
  31] T [Read] [0x200166c0]
== Printing bank states (According to MC)
[4096] [pre] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
    4]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    6]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    7]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    8]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    9]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    10]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    11]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    12]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    13]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    14]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    15]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    16]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    17]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    18]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    19]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    20]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    21]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    22]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    23]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    24]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    25]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    26]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    27]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    28]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    29]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    30]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    31]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [469] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016540]
  1] T [Read] [0x20002700]
  2] T [Read] [0x200184c0]
  3] T [Write] [0x1ff96d40] [0]
  4] T [Write] [0x4005c880] [0]
  5] T [Read] [0x20018980]
  6] T [Read] [0x20019280]
  7] T [Write] [0x4005dfc0] [0]
  8] T [Write] [0x4005e000] [0]
  9] T [Read] [0x20016580]
  10] T [Write] [0x4005bfc0] [0]
  11] T [Read] [0x200165c0]
  12] T [Read] [0x200178c0]
  13] T [Read] [0x20017900]
  14] T [Read] [0x20017940]
  15] T [Read] [0x20018700]
  16] T [Read] [0x4005bac0]
  17] T [Read] [0x20017980]
  18] T [Read] [0x200179c0]
  19] T [Write] [0x4005b900] [0]
  20] T [Write] [0x4005b940] [0]
  21] T [Write] [0x4005b980] [0]
  22] T [Write] [0x4005b9c0] [0]
  23] T [Write] [0x4005ba00] [0]
  24] T [Write] [0x4005ba40] [0]
  25] T [Write] [0x4005ba80] [0]
  26] T [Read] [0x20017a00]
  27] T [Read] [0x20017a40]
  28] T [Read] [0x20017a80]
  29] T [Read] [0x20016600]
  30] T [Read] [0x20016680]
  31] T [Read] [0x200166c0]
== Printing bank states (According to MC)
[4096] [pre] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    4]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    6]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    7]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    8]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    9]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    10]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    11]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    12]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    13]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    14]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    15]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    16]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    17]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    18]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    19]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    20]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    21]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    22]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    23]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    24]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    25]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    26]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    27]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    28]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    29]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    30]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018880] r[0] b[2] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016440] r[0] b[1] row[4096] col[178] data[0]=NO DATA

 ------------------------- [470] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016400] r[0] b[0] row[4096] col[178]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018880] [0]
== Printing transaction queue
  0] T [Read] [0x20016540]
  1] T [Read] [0x20002700]
  2] T [Read] [0x200184c0]
  3] T [Write] [0x1ff96d40] [0]
  4] T [Write] [0x4005c880] [0]
  5] T [Read] [0x20018980]
  6] T [Read] [0x20019280]
  7] T [Write] [0x4005dfc0] [0]
  8] T [Write] [0x4005e000] [0]
  9] T [Read] [0x20016580]
  10] T [Write] [0x4005bfc0] [0]
  11] T [Read] [0x200165c0]
  12] T [Read] [0x200178c0]
  13] T [Read] [0x20017900]
  14] T [Read] [0x20017940]
  15] T [Read] [0x20018700]
  16] T [Read] [0x4005bac0]
  17] T [Read] [0x20017980]
  18] T [Read] [0x200179c0]
  19] T [Write] [0x4005b900] [0]
  20] T [Write] [0x4005b940] [0]
  21] T [Write] [0x4005b980] [0]
  22] T [Write] [0x4005b9c0] [0]
  23] T [Write] [0x4005ba00] [0]
  24] T [Write] [0x4005ba40] [0]
  25] T [Write] [0x4005ba80] [0]
  26] T [Read] [0x20017a00]
  27] T [Read] [0x20017a40]
  28] T [Read] [0x20017a80]
  29] T [Read] [0x20016600]
  30] T [Read] [0x20016680]
  31] T [Read] [0x200166c0]
== Printing bank states (According to MC)
[4096] [pre] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    4]BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
    5]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    6]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    7]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    8]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    9]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    10]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    11]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    12]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    13]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    14]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    15]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    16]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    17]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    18]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    19]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    20]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    21]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    22]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    23]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    24]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    25]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    26]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    27]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    28]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    29]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    30]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [471] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
== New Transaction - Mapping Address [0x20016540] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20002700]
  1] T [Read] [0x200184c0]
  2] T [Write] [0x1ff96d40] [0]
  3] T [Write] [0x4005c880] [0]
  4] T [Read] [0x20018980]
  5] T [Read] [0x20019280]
  6] T [Write] [0x4005dfc0] [0]
  7] T [Write] [0x4005e000] [0]
  8] T [Read] [0x20016580]
  9] T [Write] [0x4005bfc0] [0]
  10] T [Read] [0x200165c0]
  11] T [Read] [0x200178c0]
  12] T [Read] [0x20017900]
  13] T [Read] [0x20017940]
  14] T [Read] [0x20018700]
  15] T [Read] [0x4005bac0]
  16] T [Read] [0x20017980]
  17] T [Read] [0x200179c0]
  18] T [Write] [0x4005b900] [0]
  19] T [Write] [0x4005b940] [0]
  20] T [Write] [0x4005b980] [0]
  21] T [Write] [0x4005b9c0] [0]
  22] T [Write] [0x4005ba00] [0]
  23] T [Write] [0x4005ba40] [0]
  24] T [Write] [0x4005ba80] [0]
  25] T [Read] [0x20017a00]
  26] T [Read] [0x20017a40]
  27] T [Read] [0x20017a80]
  28] T [Read] [0x20016600]
  29] T [Read] [0x20016680]
  30] T [Read] [0x200166c0]
== Printing bank states (According to MC)
[4096] [pre] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    4]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    5]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    6]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    7]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    8]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    9]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    10]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    11]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    12]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    13]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    14]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    15]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    16]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    17]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    18]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    19]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    20]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    21]BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
    22]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    23]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    24]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    25]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    26]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    27]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    28]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    29]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    30]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016440] r[0] b[1] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016480] r[0] b[2] row[4096] col[178] data[0]=NO DATA

 ------------------------- [472] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018c00] r[0] b[0] row[4096] col[198]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
== New Transaction - Mapping Address [0x20002700] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 19
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016440] [0]
== Printing transaction queue
  0] T [Read] [0x200184c0]
  1] T [Write] [0x1ff96d40] [0]
  2] T [Write] [0x4005c880] [0]
  3] T [Read] [0x20018980]
  4] T [Read] [0x20019280]
  5] T [Write] [0x4005dfc0] [0]
  6] T [Write] [0x4005e000] [0]
  7] T [Read] [0x20016580]
  8] T [Write] [0x4005bfc0] [0]
  9] T [Read] [0x200165c0]
  10] T [Read] [0x200178c0]
  11] T [Read] [0x20017900]
  12] T [Read] [0x20017940]
  13] T [Read] [0x20018700]
  14] T [Read] [0x4005bac0]
  15] T [Read] [0x20017980]
  16] T [Read] [0x200179c0]
  17] T [Write] [0x4005b900] [0]
  18] T [Write] [0x4005b940] [0]
  19] T [Write] [0x4005b980] [0]
  20] T [Write] [0x4005b9c0] [0]
  21] T [Write] [0x4005ba00] [0]
  22] T [Write] [0x4005ba40] [0]
  23] T [Write] [0x4005ba80] [0]
  24] T [Read] [0x20017a00]
  25] T [Read] [0x20017a40]
  26] T [Read] [0x20017a80]
  27] T [Read] [0x20016600]
  28] T [Read] [0x20016680]
  29] T [Read] [0x200166c0]
  30] T [Write] [0x4005c000] [0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20010380] r[0] b[6] row[4096] col[129]
    4]BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
    5]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    6]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    7]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    8]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    9]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    10]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    11]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    12]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    13]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    14]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    15]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    16]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    17]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    18]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    19]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    20]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    21]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    22]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    23]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    24]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    25]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    26]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    27]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    28]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    29]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    30]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    31]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [473] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001240] r[0] b[1] row[8192] col[9]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
== New Transaction - Mapping Address [0x200184c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 194
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x1ff96d40] [0]
  1] T [Write] [0x4005c880] [0]
  2] T [Read] [0x20018980]
  3] T [Read] [0x20019280]
  4] T [Write] [0x4005dfc0] [0]
  5] T [Write] [0x4005e000] [0]
  6] T [Read] [0x20016580]
  7] T [Write] [0x4005bfc0] [0]
  8] T [Read] [0x200165c0]
  9] T [Read] [0x200178c0]
  10] T [Read] [0x20017900]
  11] T [Read] [0x20017940]
  12] T [Read] [0x20018700]
  13] T [Read] [0x4005bac0]
  14] T [Read] [0x20017980]
  15] T [Read] [0x200179c0]
  16] T [Write] [0x4005b900] [0]
  17] T [Write] [0x4005b940] [0]
  18] T [Write] [0x4005b980] [0]
  19] T [Write] [0x4005b9c0] [0]
  20] T [Write] [0x4005ba00] [0]
  21] T [Write] [0x4005ba40] [0]
  22] T [Write] [0x4005ba80] [0]
  23] T [Read] [0x20017a00]
  24] T [Read] [0x20017a40]
  25] T [Read] [0x20017a80]
  26] T [Read] [0x20016600]
  27] T [Read] [0x20016680]
  28] T [Read] [0x200166c0]
  29] T [Write] [0x4005c000] [0]
  30] T [Read] [0x40001400]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    4]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    5]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    6]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    7]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    8]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    9]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    10]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    11]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    12]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    13]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    14]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    15]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    16]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    17]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    18]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    19]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    20]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    21]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    22]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    23]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    24]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    25]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    26]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    27]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    28]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    29]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    30]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    31]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016480] r[0] b[2] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016400] r[0] b[0] row[4096] col[178] data[0]=NO DATA

 ------------------------- [474] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010380] r[0] b[6] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016480] [0]
== Printing transaction queue
  0] T [Write] [0x1ff96d40] [0]
  1] T [Write] [0x4005c880] [0]
  2] T [Read] [0x20018980]
  3] T [Read] [0x20019280]
  4] T [Write] [0x4005dfc0] [0]
  5] T [Write] [0x4005e000] [0]
  6] T [Read] [0x20016580]
  7] T [Write] [0x4005bfc0] [0]
  8] T [Read] [0x200165c0]
  9] T [Read] [0x200178c0]
  10] T [Read] [0x20017900]
  11] T [Read] [0x20017940]
  12] T [Read] [0x20018700]
  13] T [Read] [0x4005bac0]
  14] T [Read] [0x20017980]
  15] T [Read] [0x200179c0]
  16] T [Write] [0x4005b900] [0]
  17] T [Write] [0x4005b940] [0]
  18] T [Write] [0x4005b980] [0]
  19] T [Write] [0x4005b9c0] [0]
  20] T [Write] [0x4005ba00] [0]
  21] T [Write] [0x4005ba40] [0]
  22] T [Write] [0x4005ba80] [0]
  23] T [Read] [0x20017a00]
  24] T [Read] [0x20017a40]
  25] T [Read] [0x20017a80]
  26] T [Read] [0x20016600]
  27] T [Read] [0x20016680]
  28] T [Read] [0x200166c0]
  29] T [Write] [0x4005c000] [0]
  30] T [Read] [0x40001400]
  31] T [Read] [0x20016040]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20016280] r[0] b[2] row[4096] col[177]
    4]BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
    5]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    6]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    7]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    8]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    9]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    10]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    11]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    12]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    13]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    14]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    15]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    16]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    17]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    18]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    19]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    20]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    21]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    22]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    23]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    24]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    25]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    26]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    27]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    28]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    29]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    30]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    31]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [475] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
== New Transaction - Mapping Address [0x1ff96d40] (Write)
  Rank : 0
  Bank : 5
  Row  : 4092
  Col  : 182
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c880] [0]
  1] T [Read] [0x20018980]
  2] T [Read] [0x20019280]
  3] T [Write] [0x4005dfc0] [0]
  4] T [Write] [0x4005e000] [0]
  5] T [Read] [0x20016580]
  6] T [Write] [0x4005bfc0] [0]
  7] T [Read] [0x200165c0]
  8] T [Read] [0x200178c0]
  9] T [Read] [0x20017900]
  10] T [Read] [0x20017940]
  11] T [Read] [0x20018700]
  12] T [Read] [0x4005bac0]
  13] T [Read] [0x20017980]
  14] T [Read] [0x200179c0]
  15] T [Write] [0x4005b900] [0]
  16] T [Write] [0x4005b940] [0]
  17] T [Write] [0x4005b980] [0]
  18] T [Write] [0x4005b9c0] [0]
  19] T [Write] [0x4005ba00] [0]
  20] T [Write] [0x4005ba40] [0]
  21] T [Write] [0x4005ba80] [0]
  22] T [Read] [0x20017a00]
  23] T [Read] [0x20017a40]
  24] T [Read] [0x20017a80]
  25] T [Read] [0x20016600]
  26] T [Read] [0x20016680]
  27] T [Read] [0x200166c0]
  28] T [Write] [0x4005c000] [0]
  29] T [Read] [0x40001400]
  30] T [Read] [0x20016040]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    4]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    6]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    7]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    8]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    9]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    10]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    11]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    12]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    13]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    14]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    15]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    16]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    17]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    18]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    19]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    20]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    21]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    22]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    23]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    24]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    25]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    26]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    27]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    28]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    29]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    30]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    31]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016400] r[0] b[0] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018c00] r[0] b[0] row[4096] col[198] data[0]=NO DATA

 ------------------------- [476] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016280] r[0] b[2] row[4096] col[177]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016400] [0]
== Printing transaction queue
  0] T [Write] [0x4005c880] [0]
  1] T [Read] [0x20018980]
  2] T [Read] [0x20019280]
  3] T [Write] [0x4005dfc0] [0]
  4] T [Write] [0x4005e000] [0]
  5] T [Read] [0x20016580]
  6] T [Write] [0x4005bfc0] [0]
  7] T [Read] [0x200165c0]
  8] T [Read] [0x200178c0]
  9] T [Read] [0x20017900]
  10] T [Read] [0x20017940]
  11] T [Read] [0x20018700]
  12] T [Read] [0x4005bac0]
  13] T [Read] [0x20017980]
  14] T [Read] [0x200179c0]
  15] T [Write] [0x4005b900] [0]
  16] T [Write] [0x4005b940] [0]
  17] T [Write] [0x4005b980] [0]
  18] T [Write] [0x4005b9c0] [0]
  19] T [Write] [0x4005ba00] [0]
  20] T [Write] [0x4005ba40] [0]
  21] T [Write] [0x4005ba80] [0]
  22] T [Read] [0x20017a00]
  23] T [Read] [0x20017a40]
  24] T [Read] [0x20017a80]
  25] T [Read] [0x20016600]
  26] T [Read] [0x20016680]
  27] T [Read] [0x200166c0]
  28] T [Write] [0x4005c000] [0]
  29] T [Read] [0x40001400]
  30] T [Read] [0x20016040]
  31] T [Write] [0x4005d000] [0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
    4]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    6]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    7]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    8]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    9]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    10]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    11]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    12]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    13]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    14]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    15]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    16]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    17]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    18]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    19]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    20]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    21]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    22]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    23]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    24]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    25]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    26]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    27]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    28]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    29]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    30]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    31]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [477] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c880] [0]
  1] T [Read] [0x20018980]
  2] T [Read] [0x20019280]
  3] T [Write] [0x4005dfc0] [0]
  4] T [Write] [0x4005e000] [0]
  5] T [Read] [0x20016580]
  6] T [Write] [0x4005bfc0] [0]
  7] T [Read] [0x200165c0]
  8] T [Read] [0x200178c0]
  9] T [Read] [0x20017900]
  10] T [Read] [0x20017940]
  11] T [Read] [0x20018700]
  12] T [Read] [0x4005bac0]
  13] T [Read] [0x20017980]
  14] T [Read] [0x200179c0]
  15] T [Write] [0x4005b900] [0]
  16] T [Write] [0x4005b940] [0]
  17] T [Write] [0x4005b980] [0]
  18] T [Write] [0x4005b9c0] [0]
  19] T [Write] [0x4005ba00] [0]
  20] T [Write] [0x4005ba40] [0]
  21] T [Write] [0x4005ba80] [0]
  22] T [Read] [0x20017a00]
  23] T [Read] [0x20017a40]
  24] T [Read] [0x20017a80]
  25] T [Read] [0x20016600]
  26] T [Read] [0x20016680]
  27] T [Read] [0x200166c0]
  28] T [Write] [0x4005c000] [0]
  29] T [Read] [0x40001400]
  30] T [Read] [0x20016040]
  31] T [Write] [0x4005d000] [0]
== Printing bank states (According to MC)
[4096] [8192] [4096] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    6]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    7]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    8]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    9]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    10]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    11]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    12]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    13]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    14]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    15]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    16]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    17]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    18]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    19]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    20]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    21]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    22]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    23]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    24]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    25]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    26]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    27]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    28]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    29]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    30]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018c00] r[0] b[0] row[4096] col[198] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010380] r[0] b[6] row[4096] col[129] data[0]=NO DATA

 ------------------------- [478] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200103c0] r[0] b[7] row[4096] col[129]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018c00] [0]
== Printing transaction queue
  0] T [Write] [0x4005c880] [0]
  1] T [Read] [0x20018980]
  2] T [Read] [0x20019280]
  3] T [Write] [0x4005dfc0] [0]
  4] T [Write] [0x4005e000] [0]
  5] T [Read] [0x20016580]
  6] T [Write] [0x4005bfc0] [0]
  7] T [Read] [0x200165c0]
  8] T [Read] [0x200178c0]
  9] T [Read] [0x20017900]
  10] T [Read] [0x20017940]
  11] T [Read] [0x20018700]
  12] T [Read] [0x4005bac0]
  13] T [Read] [0x20017980]
  14] T [Read] [0x200179c0]
  15] T [Write] [0x4005b900] [0]
  16] T [Write] [0x4005b940] [0]
  17] T [Write] [0x4005b980] [0]
  18] T [Write] [0x4005b9c0] [0]
  19] T [Write] [0x4005ba00] [0]
  20] T [Write] [0x4005ba40] [0]
  21] T [Write] [0x4005ba80] [0]
  22] T [Read] [0x20017a00]
  23] T [Read] [0x20017a40]
  24] T [Read] [0x20017a80]
  25] T [Read] [0x20016600]
  26] T [Read] [0x20016680]
  27] T [Read] [0x200166c0]
  28] T [Write] [0x4005c000] [0]
  29] T [Read] [0x40001400]
  30] T [Read] [0x20016040]
  31] T [Write] [0x4005d000] [0]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
    6]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    7]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    8]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    9]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    10]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    11]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    12]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    13]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    14]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    15]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    16]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    17]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    18]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    19]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    20]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    21]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    22]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    23]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    24]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    25]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    26]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    27]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    28]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    29]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    30]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [479] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
== New Transaction - Mapping Address [0x4005c880] (Write)
  Rank : 0
  Bank : 2
  Row  : 8194
  Col  : 228
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018980]
  1] T [Read] [0x20019280]
  2] T [Write] [0x4005dfc0] [0]
  3] T [Write] [0x4005e000] [0]
  4] T [Read] [0x20016580]
  5] T [Write] [0x4005bfc0] [0]
  6] T [Read] [0x200165c0]
  7] T [Read] [0x200178c0]
  8] T [Read] [0x20017900]
  9] T [Read] [0x20017940]
  10] T [Read] [0x20018700]
  11] T [Read] [0x4005bac0]
  12] T [Read] [0x20017980]
  13] T [Read] [0x200179c0]
  14] T [Write] [0x4005b900] [0]
  15] T [Write] [0x4005b940] [0]
  16] T [Write] [0x4005b980] [0]
  17] T [Write] [0x4005b9c0] [0]
  18] T [Write] [0x4005ba00] [0]
  19] T [Write] [0x4005ba40] [0]
  20] T [Write] [0x4005ba80] [0]
  21] T [Read] [0x20017a00]
  22] T [Read] [0x20017a40]
  23] T [Read] [0x20017a80]
  24] T [Read] [0x20016600]
  25] T [Read] [0x20016680]
  26] T [Read] [0x200166c0]
  27] T [Write] [0x4005c000] [0]
  28] T [Read] [0x40001400]
  29] T [Read] [0x20016040]
  30] T [Write] [0x4005d000] [0]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    6]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    7]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    8]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    9]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    10]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    11]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    12]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    13]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    14]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    15]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    16]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    17]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    18]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    19]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    20]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    21]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    22]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    23]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    24]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    25]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    26]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    27]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    28]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    29]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    30]BP [ACT] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    31]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010380] r[0] b[6] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016280] r[0] b[2] row[4096] col[177] data[0]=NO DATA

 ------------------------- [480] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015f00] r[0] b[4] row[4096] col[175]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010380] [0]
== Printing transaction queue
  0] T [Read] [0x20018980]
  1] T [Read] [0x20019280]
  2] T [Write] [0x4005dfc0] [0]
  3] T [Write] [0x4005e000] [0]
  4] T [Read] [0x20016580]
  5] T [Write] [0x4005bfc0] [0]
  6] T [Read] [0x200165c0]
  7] T [Read] [0x200178c0]
  8] T [Read] [0x20017900]
  9] T [Read] [0x20017940]
  10] T [Read] [0x20018700]
  11] T [Read] [0x4005bac0]
  12] T [Read] [0x20017980]
  13] T [Read] [0x200179c0]
  14] T [Write] [0x4005b900] [0]
  15] T [Write] [0x4005b940] [0]
  16] T [Write] [0x4005b980] [0]
  17] T [Write] [0x4005b9c0] [0]
  18] T [Write] [0x4005ba00] [0]
  19] T [Write] [0x4005ba40] [0]
  20] T [Write] [0x4005ba80] [0]
  21] T [Read] [0x20017a00]
  22] T [Read] [0x20017a40]
  23] T [Read] [0x20017a80]
  24] T [Read] [0x20016600]
  25] T [Read] [0x20016680]
  26] T [Read] [0x200166c0]
  27] T [Write] [0x4005c000] [0]
  28] T [Read] [0x40001400]
  29] T [Read] [0x20016040]
  30] T [Write] [0x4005d000] [0]
  31] T [Write] [0x4005cfc0] [0]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20002740] r[0] b[5] row[4096] col[19]
    6]BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
    7]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    8]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    9]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    10]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    11]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    12]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    13]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    14]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    15]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    16]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    17]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    18]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    19]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    20]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    21]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    22]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    23]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    24]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    25]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    26]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    27]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    28]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    29]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    30]BP [ACT] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    31]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [481] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
== New Transaction - Mapping Address [0x20018980] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 196
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20019280]
  1] T [Write] [0x4005dfc0] [0]
  2] T [Write] [0x4005e000] [0]
  3] T [Read] [0x20016580]
  4] T [Write] [0x4005bfc0] [0]
  5] T [Read] [0x200165c0]
  6] T [Read] [0x200178c0]
  7] T [Read] [0x20017900]
  8] T [Read] [0x20017940]
  9] T [Read] [0x20018700]
  10] T [Read] [0x4005bac0]
  11] T [Read] [0x20017980]
  12] T [Read] [0x200179c0]
  13] T [Write] [0x4005b900] [0]
  14] T [Write] [0x4005b940] [0]
  15] T [Write] [0x4005b980] [0]
  16] T [Write] [0x4005b9c0] [0]
  17] T [Write] [0x4005ba00] [0]
  18] T [Write] [0x4005ba40] [0]
  19] T [Write] [0x4005ba80] [0]
  20] T [Read] [0x20017a00]
  21] T [Read] [0x20017a40]
  22] T [Read] [0x20017a80]
  23] T [Read] [0x20016600]
  24] T [Read] [0x20016680]
  25] T [Read] [0x200166c0]
  26] T [Write] [0x4005c000] [0]
  27] T [Read] [0x40001400]
  28] T [Read] [0x20016040]
  29] T [Write] [0x4005d000] [0]
  30] T [Write] [0x4005cfc0] [0]
== Printing bank states (According to MC)
[4096] [8192] [pre] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    10]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    11]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    12]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    13]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    14]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    15]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    16]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    17]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    18]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    19]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    20]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    21]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    22]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    23]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    24]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    25]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    26]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    27]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    28]BP [ACT] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    29]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    30]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    31]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016280] r[0] b[2] row[4096] col[177] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200103c0] r[0] b[7] row[4096] col[129] data[0]=NO DATA

 ------------------------- [482] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20002740] r[0] b[5] row[4096] col[19]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c880] r[0] b[2] row[8194] col[228]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016280] [0]
== Printing transaction queue
  0] T [Read] [0x20019280]
  1] T [Write] [0x4005dfc0] [0]
  2] T [Write] [0x4005e000] [0]
  3] T [Read] [0x20016580]
  4] T [Write] [0x4005bfc0] [0]
  5] T [Read] [0x200165c0]
  6] T [Read] [0x200178c0]
  7] T [Read] [0x20017900]
  8] T [Read] [0x20017940]
  9] T [Read] [0x20018700]
  10] T [Read] [0x4005bac0]
  11] T [Read] [0x20017980]
  12] T [Read] [0x200179c0]
  13] T [Write] [0x4005b900] [0]
  14] T [Write] [0x4005b940] [0]
  15] T [Write] [0x4005b980] [0]
  16] T [Write] [0x4005b9c0] [0]
  17] T [Write] [0x4005ba00] [0]
  18] T [Write] [0x4005ba40] [0]
  19] T [Write] [0x4005ba80] [0]
  20] T [Read] [0x20017a00]
  21] T [Read] [0x20017a40]
  22] T [Read] [0x20017a80]
  23] T [Read] [0x20016600]
  24] T [Read] [0x20016680]
  25] T [Read] [0x200166c0]
  26] T [Write] [0x4005c000] [0]
  27] T [Read] [0x40001400]
  28] T [Read] [0x20016040]
  29] T [Write] [0x4005d000] [0]
  30] T [Write] [0x4005cfc0] [0]
  31] T [Read] [0x40001280]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [ACT] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    10]BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
    11]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    12]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    13]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    14]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    15]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    16]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    17]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    18]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    19]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    20]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    21]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    22]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    23]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    24]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    25]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    26]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    27]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    28]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    29]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    30]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [483] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c880] r[0] b[2] row[8194] col[228]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
== New Transaction - Mapping Address [0x20019280] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 201
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005dfc0] [0]
  1] T [Write] [0x4005e000] [0]
  2] T [Read] [0x20016580]
  3] T [Write] [0x4005bfc0] [0]
  4] T [Read] [0x200165c0]
  5] T [Read] [0x200178c0]
  6] T [Read] [0x20017900]
  7] T [Read] [0x20017940]
  8] T [Read] [0x20018700]
  9] T [Read] [0x4005bac0]
  10] T [Read] [0x20017980]
  11] T [Read] [0x200179c0]
  12] T [Write] [0x4005b900] [0]
  13] T [Write] [0x4005b940] [0]
  14] T [Write] [0x4005b980] [0]
  15] T [Write] [0x4005b9c0] [0]
  16] T [Write] [0x4005ba00] [0]
  17] T [Write] [0x4005ba40] [0]
  18] T [Write] [0x4005ba80] [0]
  19] T [Read] [0x20017a00]
  20] T [Read] [0x20017a40]
  21] T [Read] [0x20017a80]
  22] T [Read] [0x20016600]
  23] T [Read] [0x20016680]
  24] T [Read] [0x200166c0]
  25] T [Write] [0x4005c000] [0]
  26] T [Read] [0x40001400]
  27] T [Read] [0x20016040]
  28] T [Write] [0x4005d000] [0]
  29] T [Write] [0x4005cfc0] [0]
  30] T [Read] [0x40001280]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [4096] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    10]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    11]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    12]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    13]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    14]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    15]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    16]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    17]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    18]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    19]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    20]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    21]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    22]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    23]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    24]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    25]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    26]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    27]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    28]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    29]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    30]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200103c0] r[0] b[7] row[4096] col[129] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015f00] r[0] b[4] row[4096] col[175] data[0]=NO DATA

 ------------------------- [484] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015f80] r[0] b[6] row[4096] col[175]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200103c0] [0]
== Printing transaction queue
  0] T [Write] [0x4005dfc0] [0]
  1] T [Write] [0x4005e000] [0]
  2] T [Read] [0x20016580]
  3] T [Write] [0x4005bfc0] [0]
  4] T [Read] [0x200165c0]
  5] T [Read] [0x200178c0]
  6] T [Read] [0x20017900]
  7] T [Read] [0x20017940]
  8] T [Read] [0x20018700]
  9] T [Read] [0x4005bac0]
  10] T [Read] [0x20017980]
  11] T [Read] [0x200179c0]
  12] T [Write] [0x4005b900] [0]
  13] T [Write] [0x4005b940] [0]
  14] T [Write] [0x4005b980] [0]
  15] T [Write] [0x4005b9c0] [0]
  16] T [Write] [0x4005ba00] [0]
  17] T [Write] [0x4005ba40] [0]
  18] T [Write] [0x4005ba80] [0]
  19] T [Read] [0x20017a00]
  20] T [Read] [0x20017a40]
  21] T [Read] [0x20017a80]
  22] T [Read] [0x20016600]
  23] T [Read] [0x20016680]
  24] T [Read] [0x200166c0]
  25] T [Write] [0x4005c000] [0]
  26] T [Read] [0x40001400]
  27] T [Read] [0x20016040]
  28] T [Write] [0x4005d000] [0]
  29] T [Write] [0x4005cfc0] [0]
  30] T [Read] [0x40001280]
  31] T [Read] [0x20016700]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [ACT] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    10]BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
    11]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    12]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    13]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    14]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    15]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    16]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    17]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    18]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    19]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    20]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    21]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    22]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    23]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    24]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    25]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    26]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    27]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    28]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    29]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    30]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [485] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
== New Transaction - Mapping Address [0x4005dfc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 239
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e000] [0]
  1] T [Read] [0x20016580]
  2] T [Write] [0x4005bfc0] [0]
  3] T [Read] [0x200165c0]
  4] T [Read] [0x200178c0]
  5] T [Read] [0x20017900]
  6] T [Read] [0x20017940]
  7] T [Read] [0x20018700]
  8] T [Read] [0x4005bac0]
  9] T [Read] [0x20017980]
  10] T [Read] [0x200179c0]
  11] T [Write] [0x4005b900] [0]
  12] T [Write] [0x4005b940] [0]
  13] T [Write] [0x4005b980] [0]
  14] T [Write] [0x4005b9c0] [0]
  15] T [Write] [0x4005ba00] [0]
  16] T [Write] [0x4005ba40] [0]
  17] T [Write] [0x4005ba80] [0]
  18] T [Read] [0x20017a00]
  19] T [Read] [0x20017a40]
  20] T [Read] [0x20017a80]
  21] T [Read] [0x20016600]
  22] T [Read] [0x20016680]
  23] T [Read] [0x200166c0]
  24] T [Write] [0x4005c000] [0]
  25] T [Read] [0x40001400]
  26] T [Read] [0x20016040]
  27] T [Write] [0x4005d000] [0]
  28] T [Write] [0x4005cfc0] [0]
  29] T [Read] [0x40001280]
  30] T [Read] [0x20016700]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [pre] [4096] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    10]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    11]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    12]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    13]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    14]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    15]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    16]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    17]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    18]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    19]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    20]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    21]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    22]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    23]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    24]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    25]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    26]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    27]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    28]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    29]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    30]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015f00] r[0] b[4] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20002740] r[0] b[5] row[4096] col[19] data[0]=NO DATA

 ------------------------- [486] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015fc0] r[0] b[7] row[4096] col[175]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015f00] [0]
== Printing transaction queue
  0] T [Write] [0x4005e000] [0]
  1] T [Read] [0x20016580]
  2] T [Write] [0x4005bfc0] [0]
  3] T [Read] [0x200165c0]
  4] T [Read] [0x200178c0]
  5] T [Read] [0x20017900]
  6] T [Read] [0x20017940]
  7] T [Read] [0x20018700]
  8] T [Read] [0x4005bac0]
  9] T [Read] [0x20017980]
  10] T [Read] [0x200179c0]
  11] T [Write] [0x4005b900] [0]
  12] T [Write] [0x4005b940] [0]
  13] T [Write] [0x4005b980] [0]
  14] T [Write] [0x4005b9c0] [0]
  15] T [Write] [0x4005ba00] [0]
  16] T [Write] [0x4005ba40] [0]
  17] T [Write] [0x4005ba80] [0]
  18] T [Read] [0x20017a00]
  19] T [Read] [0x20017a40]
  20] T [Read] [0x20017a80]
  21] T [Read] [0x20016600]
  22] T [Read] [0x20016680]
  23] T [Read] [0x200166c0]
  24] T [Write] [0x4005c000] [0]
  25] T [Read] [0x40001400]
  26] T [Read] [0x20016040]
  27] T [Write] [0x4005d000] [0]
  28] T [Write] [0x4005cfc0] [0]
  29] T [Read] [0x40001280]
  30] T [Read] [0x20016700]
  31] T [Read] [0x20016740]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [pre] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
    10]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    11]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    12]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    13]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    14]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    15]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    16]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    17]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    18]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    19]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    20]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    21]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    22]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    23]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    24]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    25]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    26]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    27]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    28]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    29]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    30]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [487] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
== New Transaction - Mapping Address [0x4005e000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 240
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016580]
  1] T [Write] [0x4005bfc0] [0]
  2] T [Read] [0x200165c0]
  3] T [Read] [0x200178c0]
  4] T [Read] [0x20017900]
  5] T [Read] [0x20017940]
  6] T [Read] [0x20018700]
  7] T [Read] [0x4005bac0]
  8] T [Read] [0x20017980]
  9] T [Read] [0x200179c0]
  10] T [Write] [0x4005b900] [0]
  11] T [Write] [0x4005b940] [0]
  12] T [Write] [0x4005b980] [0]
  13] T [Write] [0x4005b9c0] [0]
  14] T [Write] [0x4005ba00] [0]
  15] T [Write] [0x4005ba40] [0]
  16] T [Write] [0x4005ba80] [0]
  17] T [Read] [0x20017a00]
  18] T [Read] [0x20017a40]
  19] T [Read] [0x20017a80]
  20] T [Read] [0x20016600]
  21] T [Read] [0x20016680]
  22] T [Read] [0x200166c0]
  23] T [Write] [0x4005c000] [0]
  24] T [Read] [0x40001400]
  25] T [Read] [0x20016040]
  26] T [Write] [0x4005d000] [0]
  27] T [Write] [0x4005cfc0] [0]
  28] T [Read] [0x40001280]
  29] T [Read] [0x20016700]
  30] T [Read] [0x20016740]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [pre] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    7]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    9]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    10]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    11]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    12]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    13]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    14]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    15]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    16]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    17]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    18]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    19]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    20]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    21]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    22]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    23]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    24]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    25]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    26]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    27]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    28]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    29]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    30]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    31]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20002740] r[0] b[5] row[4096] col[19] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015f80] r[0] b[6] row[4096] col[175] data[0]=NO DATA

 ------------------------- [488] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001240] r[0] b[1] row[8192] col[9]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20002740] [0]
== Printing transaction queue
  0] T [Read] [0x20016580]
  1] T [Write] [0x4005bfc0] [0]
  2] T [Read] [0x200165c0]
  3] T [Read] [0x200178c0]
  4] T [Read] [0x20017900]
  5] T [Read] [0x20017940]
  6] T [Read] [0x20018700]
  7] T [Read] [0x4005bac0]
  8] T [Read] [0x20017980]
  9] T [Read] [0x200179c0]
  10] T [Write] [0x4005b900] [0]
  11] T [Write] [0x4005b940] [0]
  12] T [Write] [0x4005b980] [0]
  13] T [Write] [0x4005b9c0] [0]
  14] T [Write] [0x4005ba00] [0]
  15] T [Write] [0x4005ba40] [0]
  16] T [Write] [0x4005ba80] [0]
  17] T [Read] [0x20017a00]
  18] T [Read] [0x20017a40]
  19] T [Read] [0x20017a80]
  20] T [Read] [0x20016600]
  21] T [Read] [0x20016680]
  22] T [Read] [0x200166c0]
  23] T [Write] [0x4005c000] [0]
  24] T [Read] [0x40001400]
  25] T [Read] [0x20016040]
  26] T [Write] [0x4005d000] [0]
  27] T [Write] [0x4005cfc0] [0]
  28] T [Read] [0x40001280]
  29] T [Read] [0x20016700]
  30] T [Read] [0x20016740]
  31] T [Read] [0x20010400]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [8192] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    10]BP [ACT] pa[0x20016000] r[0] b[0] row[4096] col[176]
    11]BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
    12]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    13]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    14]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    15]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    16]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    17]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    18]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    19]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    20]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    21]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    22]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    23]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    24]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    25]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    26]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    27]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    28]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    29]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    30]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [489] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001540] r[0] b[5] row[8192] col[10]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
== New Transaction - Mapping Address [0x20016580] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005bfc0] [0]
  1] T [Read] [0x200165c0]
  2] T [Read] [0x200178c0]
  3] T [Read] [0x20017900]
  4] T [Read] [0x20017940]
  5] T [Read] [0x20018700]
  6] T [Read] [0x4005bac0]
  7] T [Read] [0x20017980]
  8] T [Read] [0x200179c0]
  9] T [Write] [0x4005b900] [0]
  10] T [Write] [0x4005b940] [0]
  11] T [Write] [0x4005b980] [0]
  12] T [Write] [0x4005b9c0] [0]
  13] T [Write] [0x4005ba00] [0]
  14] T [Write] [0x4005ba40] [0]
  15] T [Write] [0x4005ba80] [0]
  16] T [Read] [0x20017a00]
  17] T [Read] [0x20017a40]
  18] T [Read] [0x20017a80]
  19] T [Read] [0x20016600]
  20] T [Read] [0x20016680]
  21] T [Read] [0x200166c0]
  22] T [Write] [0x4005c000] [0]
  23] T [Read] [0x40001400]
  24] T [Read] [0x20016040]
  25] T [Write] [0x4005d000] [0]
  26] T [Write] [0x4005cfc0] [0]
  27] T [Read] [0x40001280]
  28] T [Read] [0x20016700]
  29] T [Read] [0x20016740]
  30] T [Read] [0x20010400]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [8192] [pre] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    10]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    11]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    12]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    13]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    14]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    15]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    16]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    17]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    18]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    19]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    20]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    21]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    22]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    23]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    24]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    25]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    26]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    27]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    28]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    29]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    30]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015f80] r[0] b[6] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015fc0] r[0] b[7] row[4096] col[175] data[0]=NO DATA

 ------------------------- [490] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016000] r[0] b[0] row[4096] col[176]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015f80] [0]
== Printing transaction queue
  0] T [Write] [0x4005bfc0] [0]
  1] T [Read] [0x200165c0]
  2] T [Read] [0x200178c0]
  3] T [Read] [0x20017900]
  4] T [Read] [0x20017940]
  5] T [Read] [0x20018700]
  6] T [Read] [0x4005bac0]
  7] T [Read] [0x20017980]
  8] T [Read] [0x200179c0]
  9] T [Write] [0x4005b900] [0]
  10] T [Write] [0x4005b940] [0]
  11] T [Write] [0x4005b980] [0]
  12] T [Write] [0x4005b9c0] [0]
  13] T [Write] [0x4005ba00] [0]
  14] T [Write] [0x4005ba40] [0]
  15] T [Write] [0x4005ba80] [0]
  16] T [Read] [0x20017a00]
  17] T [Read] [0x20017a40]
  18] T [Read] [0x20017a80]
  19] T [Read] [0x20016600]
  20] T [Read] [0x20016680]
  21] T [Read] [0x200166c0]
  22] T [Write] [0x4005c000] [0]
  23] T [Read] [0x40001400]
  24] T [Read] [0x20016040]
  25] T [Write] [0x4005d000] [0]
  26] T [Write] [0x4005cfc0] [0]
  27] T [Read] [0x40001280]
  28] T [Read] [0x20016700]
  29] T [Read] [0x20016740]
  30] T [Read] [0x20010400]
  31] T [Read] [0x2000a400]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [8192] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    10]BP [ACT] pa[0x20016500] r[0] b[4] row[4096] col[178]
    11]BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
    12]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    13]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    14]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    15]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    16]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    17]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    18]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    19]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    20]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    21]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    22]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    23]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    24]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    25]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    26]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    27]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    28]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    29]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    30]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [491] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
== New Transaction - Mapping Address [0x4005bfc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 223
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200165c0]
  1] T [Read] [0x200178c0]
  2] T [Read] [0x20017900]
  3] T [Read] [0x20017940]
  4] T [Read] [0x20018700]
  5] T [Read] [0x4005bac0]
  6] T [Read] [0x20017980]
  7] T [Read] [0x200179c0]
  8] T [Write] [0x4005b900] [0]
  9] T [Write] [0x4005b940] [0]
  10] T [Write] [0x4005b980] [0]
  11] T [Write] [0x4005b9c0] [0]
  12] T [Write] [0x4005ba00] [0]
  13] T [Write] [0x4005ba40] [0]
  14] T [Write] [0x4005ba80] [0]
  15] T [Read] [0x20017a00]
  16] T [Read] [0x20017a40]
  17] T [Read] [0x20017a80]
  18] T [Read] [0x20016600]
  19] T [Read] [0x20016680]
  20] T [Read] [0x200166c0]
  21] T [Write] [0x4005c000] [0]
  22] T [Read] [0x40001400]
  23] T [Read] [0x20016040]
  24] T [Write] [0x4005d000] [0]
  25] T [Write] [0x4005cfc0] [0]
  26] T [Read] [0x40001280]
  27] T [Read] [0x20016700]
  28] T [Read] [0x20016740]
  29] T [Read] [0x20010400]
  30] T [Read] [0x2000a400]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [8192] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    10]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    11]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    12]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    13]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    14]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    15]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    16]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    17]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    18]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    19]BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
    20]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    21]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    22]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    23]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    24]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    25]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    26]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    27]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    28]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    29]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    30]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015fc0] r[0] b[7] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001240] r[0] b[1] row[8192] col[9] data[0]=NO DATA

 ------------------------- [492] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016500] r[0] b[4] row[4096] col[178]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
== New Transaction - Mapping Address [0x200165c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 178
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015fc0] [0]
== Printing transaction queue
  0] T [Read] [0x200178c0]
  1] T [Read] [0x20017900]
  2] T [Read] [0x20017940]
  3] T [Read] [0x20018700]
  4] T [Read] [0x4005bac0]
  5] T [Read] [0x20017980]
  6] T [Read] [0x200179c0]
  7] T [Write] [0x4005b900] [0]
  8] T [Write] [0x4005b940] [0]
  9] T [Write] [0x4005b980] [0]
  10] T [Write] [0x4005b9c0] [0]
  11] T [Write] [0x4005ba00] [0]
  12] T [Write] [0x4005ba40] [0]
  13] T [Write] [0x4005ba80] [0]
  14] T [Read] [0x20017a00]
  15] T [Read] [0x20017a40]
  16] T [Read] [0x20017a80]
  17] T [Read] [0x20016600]
  18] T [Read] [0x20016680]
  19] T [Read] [0x200166c0]
  20] T [Write] [0x4005c000] [0]
  21] T [Read] [0x40001400]
  22] T [Read] [0x20016040]
  23] T [Write] [0x4005d000] [0]
  24] T [Write] [0x4005cfc0] [0]
  25] T [Read] [0x40001280]
  26] T [Read] [0x20016700]
  27] T [Read] [0x20016740]
  28] T [Read] [0x20010400]
  29] T [Read] [0x2000a400]
  30] T [Read] [0x20010440]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [8192] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
    6]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    8]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    10]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    11]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    12]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    13]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    14]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    15]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    16]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    17]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    18]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    19]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    20]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    21]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    22]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    23]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    24]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    25]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    26]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    27]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    28]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    29]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    30]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    31]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [493] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20018980] r[0] b[6] row[4096] col[196]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200178c0]
  1] T [Read] [0x20017900]
  2] T [Read] [0x20017940]
  3] T [Read] [0x20018700]
  4] T [Read] [0x4005bac0]
  5] T [Read] [0x20017980]
  6] T [Read] [0x200179c0]
  7] T [Write] [0x4005b900] [0]
  8] T [Write] [0x4005b940] [0]
  9] T [Write] [0x4005b980] [0]
  10] T [Write] [0x4005b9c0] [0]
  11] T [Write] [0x4005ba00] [0]
  12] T [Write] [0x4005ba40] [0]
  13] T [Write] [0x4005ba80] [0]
  14] T [Read] [0x20017a00]
  15] T [Read] [0x20017a40]
  16] T [Read] [0x20017a80]
  17] T [Read] [0x20016600]
  18] T [Read] [0x20016680]
  19] T [Read] [0x200166c0]
  20] T [Write] [0x4005c000] [0]
  21] T [Read] [0x40001400]
  22] T [Read] [0x20016040]
  23] T [Write] [0x4005d000] [0]
  24] T [Write] [0x4005cfc0] [0]
  25] T [Read] [0x40001280]
  26] T [Read] [0x20016700]
  27] T [Read] [0x20016740]
  28] T [Read] [0x20010400]
  29] T [Read] [0x2000a400]
  30] T [Read] [0x20010440]
  31] T [Read] [0x40000ec0]
== Printing bank states (According to MC)
[4096] [8192] [8194] [8192] [4096] [8192] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    11]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    12]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    13]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    14]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    15]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    16]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    17]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    18]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    19]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    20]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    21]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    22]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    23]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    24]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    25]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    26]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    27]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    28]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    29]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    30]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001240] r[0] b[1] row[8192] col[9] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016000] r[0] b[0] row[4096] col[176] data[0]=NO DATA

 ------------------------- [494] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001540] r[0] b[5] row[8192] col[10]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001240] [0]
== Printing transaction queue
  0] T [Read] [0x200178c0]
  1] T [Read] [0x20017900]
  2] T [Read] [0x20017940]
  3] T [Read] [0x20018700]
  4] T [Read] [0x4005bac0]
  5] T [Read] [0x20017980]
  6] T [Read] [0x200179c0]
  7] T [Write] [0x4005b900] [0]
  8] T [Write] [0x4005b940] [0]
  9] T [Write] [0x4005b980] [0]
  10] T [Write] [0x4005b9c0] [0]
  11] T [Write] [0x4005ba00] [0]
  12] T [Write] [0x4005ba40] [0]
  13] T [Write] [0x4005ba80] [0]
  14] T [Read] [0x20017a00]
  15] T [Read] [0x20017a40]
  16] T [Read] [0x20017a80]
  17] T [Read] [0x20016600]
  18] T [Read] [0x20016680]
  19] T [Read] [0x200166c0]
  20] T [Write] [0x4005c000] [0]
  21] T [Read] [0x40001400]
  22] T [Read] [0x20016040]
  23] T [Write] [0x4005d000] [0]
  24] T [Write] [0x4005cfc0] [0]
  25] T [Read] [0x40001280]
  26] T [Read] [0x20016700]
  27] T [Read] [0x20016740]
  28] T [Read] [0x20010400]
  29] T [Read] [0x2000a400]
  30] T [Read] [0x20010440]
  31] T [Read] [0x40000ec0]
== Printing bank states (According to MC)
[pre] [8192] [8194] [8192] [4096] [8192] [4096] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    9]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    11]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    12]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    13]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    14]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    15]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    16]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    17]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    18]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    19]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    20]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    21]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    22]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    23]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    24]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    25]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    26]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    27]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    28]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    29]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    30]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [495] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
== New Transaction - Mapping Address [0x200178c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 188
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017900]
  1] T [Read] [0x20017940]
  2] T [Read] [0x20018700]
  3] T [Read] [0x4005bac0]
  4] T [Read] [0x20017980]
  5] T [Read] [0x200179c0]
  6] T [Write] [0x4005b900] [0]
  7] T [Write] [0x4005b940] [0]
  8] T [Write] [0x4005b980] [0]
  9] T [Write] [0x4005b9c0] [0]
  10] T [Write] [0x4005ba00] [0]
  11] T [Write] [0x4005ba40] [0]
  12] T [Write] [0x4005ba80] [0]
  13] T [Read] [0x20017a00]
  14] T [Read] [0x20017a40]
  15] T [Read] [0x20017a80]
  16] T [Read] [0x20016600]
  17] T [Read] [0x20016680]
  18] T [Read] [0x200166c0]
  19] T [Write] [0x4005c000] [0]
  20] T [Read] [0x40001400]
  21] T [Read] [0x20016040]
  22] T [Write] [0x4005d000] [0]
  23] T [Write] [0x4005cfc0] [0]
  24] T [Read] [0x40001280]
  25] T [Read] [0x20016700]
  26] T [Read] [0x20016740]
  27] T [Read] [0x20010400]
  28] T [Read] [0x2000a400]
  29] T [Read] [0x20010440]
  30] T [Read] [0x40000ec0]
== Printing bank states (According to MC)
[pre] [8192] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [ACT] pa[0x20002700] r[0] b[4] row[4096] col[19]
    11]BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
    12]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    13]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    14]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    15]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    16]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    17]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    18]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    19]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    20]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    21]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    22]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    23]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    24]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    25]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    26]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    27]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    28]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    29]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    30]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    31]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016000] r[0] b[0] row[4096] col[176] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016500] r[0] b[4] row[4096] col[178] data[0]=NO DATA

 ------------------------- [496] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400013c0] r[0] b[7] row[8192] col[9]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
== New Transaction - Mapping Address [0x20017900] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 188
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016000] [0]
== Printing transaction queue
  0] T [Read] [0x20017940]
  1] T [Read] [0x20018700]
  2] T [Read] [0x4005bac0]
  3] T [Read] [0x20017980]
  4] T [Read] [0x200179c0]
  5] T [Write] [0x4005b900] [0]
  6] T [Write] [0x4005b940] [0]
  7] T [Write] [0x4005b980] [0]
  8] T [Write] [0x4005b9c0] [0]
  9] T [Write] [0x4005ba00] [0]
  10] T [Write] [0x4005ba40] [0]
  11] T [Write] [0x4005ba80] [0]
  12] T [Read] [0x20017a00]
  13] T [Read] [0x20017a40]
  14] T [Read] [0x20017a80]
  15] T [Read] [0x20016600]
  16] T [Read] [0x20016680]
  17] T [Read] [0x200166c0]
  18] T [Write] [0x4005c000] [0]
  19] T [Read] [0x40001400]
  20] T [Read] [0x20016040]
  21] T [Write] [0x4005d000] [0]
  22] T [Write] [0x4005cfc0] [0]
  23] T [Read] [0x40001280]
  24] T [Read] [0x20016700]
  25] T [Read] [0x20016740]
  26] T [Read] [0x20010400]
  27] T [Read] [0x2000a400]
  28] T [Read] [0x20010440]
  29] T [Read] [0x40000ec0]
  30] T [Read] [0x400014c0]
== Printing bank states (According to MC)
[pre] [8192] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    12]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    14]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    15]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    16]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    17]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    18]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    19]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    20]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    21]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    22]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    23]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    24]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    25]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    26]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    27]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    28]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    29]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    30]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    31]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [497] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20002700] r[0] b[4] row[4096] col[19]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017940]
  1] T [Read] [0x20018700]
  2] T [Read] [0x4005bac0]
  3] T [Read] [0x20017980]
  4] T [Read] [0x200179c0]
  5] T [Write] [0x4005b900] [0]
  6] T [Write] [0x4005b940] [0]
  7] T [Write] [0x4005b980] [0]
  8] T [Write] [0x4005b9c0] [0]
  9] T [Write] [0x4005ba00] [0]
  10] T [Write] [0x4005ba40] [0]
  11] T [Write] [0x4005ba80] [0]
  12] T [Read] [0x20017a00]
  13] T [Read] [0x20017a40]
  14] T [Read] [0x20017a80]
  15] T [Read] [0x20016600]
  16] T [Read] [0x20016680]
  17] T [Read] [0x200166c0]
  18] T [Write] [0x4005c000] [0]
  19] T [Read] [0x40001400]
  20] T [Read] [0x20016040]
  21] T [Write] [0x4005d000] [0]
  22] T [Write] [0x4005cfc0] [0]
  23] T [Read] [0x40001280]
  24] T [Read] [0x20016700]
  25] T [Read] [0x20016740]
  26] T [Read] [0x20010400]
  27] T [Read] [0x2000a400]
  28] T [Read] [0x20010440]
  29] T [Read] [0x40000ec0]
  30] T [Read] [0x400014c0]
  31] T [Read] [0x40001040]
== Printing bank states (According to MC)
[pre] [pre] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    12]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    14]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    15]BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
    16]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    17]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    18]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    19]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    20]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    21]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    22]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    23]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    24]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    25]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    26]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    27]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    28]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    29]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    30]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    31]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016500] r[0] b[4] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001540] r[0] b[5] row[8192] col[10] data[0]=NO DATA

 ------------------------- [498] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016500] [0]
== Printing transaction queue
  0] T [Read] [0x20017940]
  1] T [Read] [0x20018700]
  2] T [Read] [0x4005bac0]
  3] T [Read] [0x20017980]
  4] T [Read] [0x200179c0]
  5] T [Write] [0x4005b900] [0]
  6] T [Write] [0x4005b940] [0]
  7] T [Write] [0x4005b980] [0]
  8] T [Write] [0x4005b9c0] [0]
  9] T [Write] [0x4005ba00] [0]
  10] T [Write] [0x4005ba40] [0]
  11] T [Write] [0x4005ba80] [0]
  12] T [Read] [0x20017a00]
  13] T [Read] [0x20017a40]
  14] T [Read] [0x20017a80]
  15] T [Read] [0x20016600]
  16] T [Read] [0x20016680]
  17] T [Read] [0x200166c0]
  18] T [Write] [0x4005c000] [0]
  19] T [Read] [0x40001400]
  20] T [Read] [0x20016040]
  21] T [Write] [0x4005d000] [0]
  22] T [Write] [0x4005cfc0] [0]
  23] T [Read] [0x40001280]
  24] T [Read] [0x20016700]
  25] T [Read] [0x20016740]
  26] T [Read] [0x20010400]
  27] T [Read] [0x2000a400]
  28] T [Read] [0x20010440]
  29] T [Read] [0x40000ec0]
  30] T [Read] [0x400014c0]
  31] T [Read] [0x40001040]
== Printing bank states (According to MC)
[idle] [pre] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    12]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    14]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    15]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    17]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    19]BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    20]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    21]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    22]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    23]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    24]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    25]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    26]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    27]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    28]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    29]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    30]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [499] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018980] r[0] b[6] row[4096] col[196]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
== New Transaction - Mapping Address [0x20017940] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 188
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018700]
  1] T [Read] [0x4005bac0]
  2] T [Read] [0x20017980]
  3] T [Read] [0x200179c0]
  4] T [Write] [0x4005b900] [0]
  5] T [Write] [0x4005b940] [0]
  6] T [Write] [0x4005b980] [0]
  7] T [Write] [0x4005b9c0] [0]
  8] T [Write] [0x4005ba00] [0]
  9] T [Write] [0x4005ba40] [0]
  10] T [Write] [0x4005ba80] [0]
  11] T [Read] [0x20017a00]
  12] T [Read] [0x20017a40]
  13] T [Read] [0x20017a80]
  14] T [Read] [0x20016600]
  15] T [Read] [0x20016680]
  16] T [Read] [0x200166c0]
  17] T [Write] [0x4005c000] [0]
  18] T [Read] [0x40001400]
  19] T [Read] [0x20016040]
  20] T [Write] [0x4005d000] [0]
  21] T [Write] [0x4005cfc0] [0]
  22] T [Read] [0x40001280]
  23] T [Read] [0x20016700]
  24] T [Read] [0x20016740]
  25] T [Read] [0x20010400]
  26] T [Read] [0x2000a400]
  27] T [Read] [0x20010440]
  28] T [Read] [0x40000ec0]
  29] T [Read] [0x400014c0]
  30] T [Read] [0x40001040]
== Printing bank states (According to MC)
[8194] [pre] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
    8]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    10]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    12]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    14]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    15]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    17]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    19]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    20]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    21]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    22]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    23]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    24]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    25]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    26]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    27]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    28]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    29]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
    30]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    31]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001540] r[0] b[5] row[8192] col[10] data[0]=NO DATA
 ------------------------- [500] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005e000] r[0] b[0] row[8194] col[240]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001540] [0]
== Printing transaction queue
  0] T [Read] [0x20018700]
  1] T [Read] [0x4005bac0]
  2] T [Read] [0x20017980]
  3] T [Read] [0x200179c0]
  4] T [Write] [0x4005b900] [0]
  5] T [Write] [0x4005b940] [0]
  6] T [Write] [0x4005b980] [0]
  7] T [Write] [0x4005b9c0] [0]
  8] T [Write] [0x4005ba00] [0]
  9] T [Write] [0x4005ba40] [0]
  10] T [Write] [0x4005ba80] [0]
  11] T [Read] [0x20017a00]
  12] T [Read] [0x20017a40]
  13] T [Read] [0x20017a80]
  14] T [Read] [0x20016600]
  15] T [Read] [0x20016680]
  16] T [Read] [0x200166c0]
  17] T [Write] [0x4005c000] [0]
  18] T [Read] [0x40001400]
  19] T [Read] [0x20016040]
  20] T [Write] [0x4005d000] [0]
  21] T [Write] [0x4005cfc0] [0]
  22] T [Read] [0x40001280]
  23] T [Read] [0x20016700]
  24] T [Read] [0x20016740]
  25] T [Read] [0x20010400]
  26] T [Read] [0x2000a400]
  27] T [Read] [0x20010440]
  28] T [Read] [0x40000ec0]
  29] T [Read] [0x400014c0]
  30] T [Read] [0x40001040]
  31] T [Read] [0x40001340]
== Printing bank states (According to MC)
[8194] [pre] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    20]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    21]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    22]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    23]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    24]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    25]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    26]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    27]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    28]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
    29]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    30]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20002700] r[0] b[4] row[4096] col[19] data[0]=NO DATA

 ------------------------- [501] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x400013c0] r[0] b[7] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20018700]
  1] T [Read] [0x4005bac0]
  2] T [Read] [0x20017980]
  3] T [Read] [0x200179c0]
  4] T [Write] [0x4005b900] [0]
  5] T [Write] [0x4005b940] [0]
  6] T [Write] [0x4005b980] [0]
  7] T [Write] [0x4005b9c0] [0]
  8] T [Write] [0x4005ba00] [0]
  9] T [Write] [0x4005ba40] [0]
  10] T [Write] [0x4005ba80] [0]
  11] T [Read] [0x20017a00]
  12] T [Read] [0x20017a40]
  13] T [Read] [0x20017a80]
  14] T [Read] [0x20016600]
  15] T [Read] [0x20016680]
  16] T [Read] [0x200166c0]
  17] T [Write] [0x4005c000] [0]
  18] T [Read] [0x40001400]
  19] T [Read] [0x20016040]
  20] T [Write] [0x4005d000] [0]
  21] T [Write] [0x4005cfc0] [0]
  22] T [Read] [0x40001280]
  23] T [Read] [0x20016700]
  24] T [Read] [0x20016740]
  25] T [Read] [0x20010400]
  26] T [Read] [0x2000a400]
  27] T [Read] [0x20010440]
  28] T [Read] [0x40000ec0]
  29] T [Read] [0x400014c0]
  30] T [Read] [0x40001040]
  31] T [Read] [0x40001340]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x20016580] r[0] b[6] row[4096] col[178]
    20]BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
    21]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    22]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    23]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    24]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    25]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    26]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    27]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    28]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
    29]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    30]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [502] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
== New Transaction - Mapping Address [0x20018700] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 195
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x4005bac0]
  1] T [Read] [0x20017980]
  2] T [Read] [0x200179c0]
  3] T [Write] [0x4005b900] [0]
  4] T [Write] [0x4005b940] [0]
  5] T [Write] [0x4005b980] [0]
  6] T [Write] [0x4005b9c0] [0]
  7] T [Write] [0x4005ba00] [0]
  8] T [Write] [0x4005ba40] [0]
  9] T [Write] [0x4005ba80] [0]
  10] T [Read] [0x20017a00]
  11] T [Read] [0x20017a40]
  12] T [Read] [0x20017a80]
  13] T [Read] [0x20016600]
  14] T [Read] [0x20016680]
  15] T [Read] [0x200166c0]
  16] T [Write] [0x4005c000] [0]
  17] T [Read] [0x40001400]
  18] T [Read] [0x20016040]
  19] T [Write] [0x4005d000] [0]
  20] T [Write] [0x4005cfc0] [0]
  21] T [Read] [0x40001280]
  22] T [Read] [0x20016700]
  23] T [Read] [0x20016740]
  24] T [Read] [0x20010400]
  25] T [Read] [0x2000a400]
  26] T [Read] [0x20010440]
  27] T [Read] [0x40000ec0]
  28] T [Read] [0x400014c0]
  29] T [Read] [0x40001040]
  30] T [Read] [0x40001340]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [8192] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    21]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    23]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    25]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    26]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
    27]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    28]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    29]BP [ACT] pa[0x20018700] r[0] b[4] row[4096] col[195]
    30]BP [READ] pa[0x20018700] r[0] b[4] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20002700] r[0] b[4] row[4096] col[19] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018980] r[0] b[6] row[4096] col[196] data[0]=NO DATA

 ------------------------- [503] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016580] r[0] b[6] row[4096] col[178]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20002700] [0]
== Printing transaction queue
  0] T [Read] [0x4005bac0]
  1] T [Read] [0x20017980]
  2] T [Read] [0x200179c0]
  3] T [Write] [0x4005b900] [0]
  4] T [Write] [0x4005b940] [0]
  5] T [Write] [0x4005b980] [0]
  6] T [Write] [0x4005b9c0] [0]
  7] T [Write] [0x4005ba00] [0]
  8] T [Write] [0x4005ba40] [0]
  9] T [Write] [0x4005ba80] [0]
  10] T [Read] [0x20017a00]
  11] T [Read] [0x20017a40]
  12] T [Read] [0x20017a80]
  13] T [Read] [0x20016600]
  14] T [Read] [0x20016680]
  15] T [Read] [0x200166c0]
  16] T [Write] [0x4005c000] [0]
  17] T [Read] [0x40001400]
  18] T [Read] [0x20016040]
  19] T [Write] [0x4005d000] [0]
  20] T [Write] [0x4005cfc0] [0]
  21] T [Read] [0x40001280]
  22] T [Read] [0x20016700]
  23] T [Read] [0x20016740]
  24] T [Read] [0x20010400]
  25] T [Read] [0x2000a400]
  26] T [Read] [0x20010440]
  27] T [Read] [0x40000ec0]
  28] T [Read] [0x400014c0]
  29] T [Read] [0x40001040]
  30] T [Read] [0x40001340]
  31] T [Read] [0x400011c0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [pre] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    21]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    23]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    25]BP [ACT] pa[0x20017900] r[0] b[4] row[4096] col[188]
    26]BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
    27]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    28]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    29]BP [ACT] pa[0x20018700] r[0] b[4] row[4096] col[195]
    30]BP [READ] pa[0x20018700] r[0] b[4] row[4096] col[195]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [504] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
== New Transaction - Mapping Address [0x4005bac0] (Read)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 221
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017980]
  1] T [Read] [0x200179c0]
  2] T [Write] [0x4005b900] [0]
  3] T [Write] [0x4005b940] [0]
  4] T [Write] [0x4005b980] [0]
  5] T [Write] [0x4005b9c0] [0]
  6] T [Write] [0x4005ba00] [0]
  7] T [Write] [0x4005ba40] [0]
  8] T [Write] [0x4005ba80] [0]
  9] T [Read] [0x20017a00]
  10] T [Read] [0x20017a40]
  11] T [Read] [0x20017a80]
  12] T [Read] [0x20016600]
  13] T [Read] [0x20016680]
  14] T [Read] [0x200166c0]
  15] T [Write] [0x4005c000] [0]
  16] T [Read] [0x40001400]
  17] T [Read] [0x20016040]
  18] T [Write] [0x4005d000] [0]
  19] T [Write] [0x4005cfc0] [0]
  20] T [Read] [0x40001280]
  21] T [Read] [0x20016700]
  22] T [Read] [0x20016740]
  23] T [Read] [0x20010400]
  24] T [Read] [0x2000a400]
  25] T [Read] [0x20010440]
  26] T [Read] [0x40000ec0]
  27] T [Read] [0x400014c0]
  28] T [Read] [0x40001040]
  29] T [Read] [0x40001340]
  30] T [Read] [0x400011c0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [pre] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    21]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    23]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    25]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    27]BP [ACT] pa[0x20018700] r[0] b[4] row[4096] col[195]
    28]BP [READ] pa[0x20018700] r[0] b[4] row[4096] col[195]
    29]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    30]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018980] r[0] b[6] row[4096] col[196] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x400013c0] r[0] b[7] row[8192] col[9] data[0]=NO DATA

 ------------------------- [505] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20017900] r[0] b[4] row[4096] col[188]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018980] [0]
== Printing transaction queue
  0] T [Read] [0x20017980]
  1] T [Read] [0x200179c0]
  2] T [Write] [0x4005b900] [0]
  3] T [Write] [0x4005b940] [0]
  4] T [Write] [0x4005b980] [0]
  5] T [Write] [0x4005b9c0] [0]
  6] T [Write] [0x4005ba00] [0]
  7] T [Write] [0x4005ba40] [0]
  8] T [Write] [0x4005ba80] [0]
  9] T [Read] [0x20017a00]
  10] T [Read] [0x20017a40]
  11] T [Read] [0x20017a80]
  12] T [Read] [0x20016600]
  13] T [Read] [0x20016680]
  14] T [Read] [0x200166c0]
  15] T [Write] [0x4005c000] [0]
  16] T [Read] [0x40001400]
  17] T [Read] [0x20016040]
  18] T [Write] [0x4005d000] [0]
  19] T [Write] [0x4005cfc0] [0]
  20] T [Read] [0x40001280]
  21] T [Read] [0x20016700]
  22] T [Read] [0x20016740]
  23] T [Read] [0x20010400]
  24] T [Read] [0x2000a400]
  25] T [Read] [0x20010440]
  26] T [Read] [0x40000ec0]
  27] T [Read] [0x400014c0]
  28] T [Read] [0x40001040]
  29] T [Read] [0x40001340]
  30] T [Read] [0x400011c0]
  31] T [Read] [0x400017c0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [pre] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    21]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    23]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    25]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    27]BP [ACT] pa[0x20018700] r[0] b[4] row[4096] col[195]
    28]BP [READ] pa[0x20018700] r[0] b[4] row[4096] col[195]
    29]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    30]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [506] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20018700] r[0] b[4] row[4096] col[195]
== New Transaction - Mapping Address [0x20017980] (Read)
  Rank : 0
  Bank : 6
  Row  : 4096
  Col  : 188
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200179c0]
  1] T [Write] [0x4005b900] [0]
  2] T [Write] [0x4005b940] [0]
  3] T [Write] [0x4005b980] [0]
  4] T [Write] [0x4005b9c0] [0]
  5] T [Write] [0x4005ba00] [0]
  6] T [Write] [0x4005ba40] [0]
  7] T [Write] [0x4005ba80] [0]
  8] T [Read] [0x20017a00]
  9] T [Read] [0x20017a40]
  10] T [Read] [0x20017a80]
  11] T [Read] [0x20016600]
  12] T [Read] [0x20016680]
  13] T [Read] [0x200166c0]
  14] T [Write] [0x4005c000] [0]
  15] T [Read] [0x40001400]
  16] T [Read] [0x20016040]
  17] T [Write] [0x4005d000] [0]
  18] T [Write] [0x4005cfc0] [0]
  19] T [Read] [0x40001280]
  20] T [Read] [0x20016700]
  21] T [Read] [0x20016740]
  22] T [Read] [0x20010400]
  23] T [Read] [0x2000a400]
  24] T [Read] [0x20010440]
  25] T [Read] [0x40000ec0]
  26] T [Read] [0x400014c0]
  27] T [Read] [0x40001040]
  28] T [Read] [0x40001340]
  29] T [Read] [0x400011c0]
  30] T [Read] [0x400017c0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [pre] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    7]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    9]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    11]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    13]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    14]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    16]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    18]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    19]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    21]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    23]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    25]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    27]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    28]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    29]BP [ACT] pa[0x20017980] r[0] b[6] row[4096] col[188]
    30]BP [READ] pa[0x20017980] r[0] b[6] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x400013c0] r[0] b[7] row[8192] col[9] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016580] r[0] b[6] row[4096] col[178] data[0]=NO DATA

 ------------------------- [507] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20018700] r[0] b[4] row[4096] col[195]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
== New Transaction - Mapping Address [0x200179c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 4096
  Col  : 188
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x400013c0] [0]
== Printing transaction queue
  0] T [Write] [0x4005b900] [0]
  1] T [Write] [0x4005b940] [0]
  2] T [Write] [0x4005b980] [0]
  3] T [Write] [0x4005b9c0] [0]
  4] T [Write] [0x4005ba00] [0]
  5] T [Write] [0x4005ba40] [0]
  6] T [Write] [0x4005ba80] [0]
  7] T [Read] [0x20017a00]
  8] T [Read] [0x20017a40]
  9] T [Read] [0x20017a80]
  10] T [Read] [0x20016600]
  11] T [Read] [0x20016680]
  12] T [Read] [0x200166c0]
  13] T [Write] [0x4005c000] [0]
  14] T [Read] [0x40001400]
  15] T [Read] [0x20016040]
  16] T [Write] [0x4005d000] [0]
  17] T [Write] [0x4005cfc0] [0]
  18] T [Read] [0x40001280]
  19] T [Read] [0x20016700]
  20] T [Read] [0x20016740]
  21] T [Read] [0x20010400]
  22] T [Read] [0x2000a400]
  23] T [Read] [0x20010440]
  24] T [Read] [0x40000ec0]
  25] T [Read] [0x400014c0]
  26] T [Read] [0x40001040]
  27] T [Read] [0x40001340]
  28] T [Read] [0x400011c0]
  29] T [Read] [0x400017c0]
  30] T [Read] [0x40001940]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [4096] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    7]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    9]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    11]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    13]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    14]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    16]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    18]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    19]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    21]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    23]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    25]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    27]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    28]BP [ACT] pa[0x20017980] r[0] b[6] row[4096] col[188]
    29]BP [READ] pa[0x20017980] r[0] b[6] row[4096] col[188]
    30]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    31]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [508] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20015f40] r[0] b[5] row[4096] col[175]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20017980] r[0] b[6] row[4096] col[188]
== New Transaction - Mapping Address [0x4005b900] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 220
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005b940] [0]
  1] T [Write] [0x4005b980] [0]
  2] T [Write] [0x4005b9c0] [0]
  3] T [Write] [0x4005ba00] [0]
  4] T [Write] [0x4005ba40] [0]
  5] T [Write] [0x4005ba80] [0]
  6] T [Read] [0x20017a00]
  7] T [Read] [0x20017a40]
  8] T [Read] [0x20017a80]
  9] T [Read] [0x20016600]
  10] T [Read] [0x20016680]
  11] T [Read] [0x200166c0]
  12] T [Write] [0x4005c000] [0]
  13] T [Read] [0x40001400]
  14] T [Read] [0x20016040]
  15] T [Write] [0x4005d000] [0]
  16] T [Write] [0x4005cfc0] [0]
  17] T [Read] [0x40001280]
  18] T [Read] [0x20016700]
  19] T [Read] [0x20016740]
  20] T [Read] [0x20010400]
  21] T [Read] [0x2000a400]
  22] T [Read] [0x20010440]
  23] T [Read] [0x40000ec0]
  24] T [Read] [0x400014c0]
  25] T [Read] [0x40001040]
  26] T [Read] [0x40001340]
  27] T [Read] [0x400011c0]
  28] T [Read] [0x400017c0]
  29] T [Read] [0x40001940]
  30] T [Write] [0x4005f7c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [4096] [4096] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    7]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    9]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    11]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    13]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    14]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    16]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    18]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    19]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    21]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    23]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    25]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    27]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    28]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    29]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    30]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016580] r[0] b[6] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20017900] r[0] b[4] row[4096] col[188] data[0]=NO DATA

 ------------------------- [509] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20017980] r[0] b[6] row[4096] col[188]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016580] [0]
== Printing transaction queue
  0] T [Write] [0x4005b940] [0]
  1] T [Write] [0x4005b980] [0]
  2] T [Write] [0x4005b9c0] [0]
  3] T [Write] [0x4005ba00] [0]
  4] T [Write] [0x4005ba40] [0]
  5] T [Write] [0x4005ba80] [0]
  6] T [Read] [0x20017a00]
  7] T [Read] [0x20017a40]
  8] T [Read] [0x20017a80]
  9] T [Read] [0x20016600]
  10] T [Read] [0x20016680]
  11] T [Read] [0x200166c0]
  12] T [Write] [0x4005c000] [0]
  13] T [Read] [0x40001400]
  14] T [Read] [0x20016040]
  15] T [Write] [0x4005d000] [0]
  16] T [Write] [0x4005cfc0] [0]
  17] T [Read] [0x40001280]
  18] T [Read] [0x20016700]
  19] T [Read] [0x20016740]
  20] T [Read] [0x20010400]
  21] T [Read] [0x2000a400]
  22] T [Read] [0x20010440]
  23] T [Read] [0x40000ec0]
  24] T [Read] [0x400014c0]
  25] T [Read] [0x40001040]
  26] T [Read] [0x40001340]
  27] T [Read] [0x400011c0]
  28] T [Read] [0x400017c0]
  29] T [Read] [0x40001940]
  30] T [Write] [0x4005f7c0] [0]
  31] T [Write] [0x4005f800] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [4096] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    7]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    9]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    11]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    13]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    14]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    16]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    18]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    19]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    21]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    23]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    25]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    27]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    28]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    29]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    30]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [510] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005b940] [0]
  1] T [Write] [0x4005b980] [0]
  2] T [Write] [0x4005b9c0] [0]
  3] T [Write] [0x4005ba00] [0]
  4] T [Write] [0x4005ba40] [0]
  5] T [Write] [0x4005ba80] [0]
  6] T [Read] [0x20017a00]
  7] T [Read] [0x20017a40]
  8] T [Read] [0x20017a80]
  9] T [Read] [0x20016600]
  10] T [Read] [0x20016680]
  11] T [Read] [0x200166c0]
  12] T [Write] [0x4005c000] [0]
  13] T [Read] [0x40001400]
  14] T [Read] [0x20016040]
  15] T [Write] [0x4005d000] [0]
  16] T [Write] [0x4005cfc0] [0]
  17] T [Read] [0x40001280]
  18] T [Read] [0x20016700]
  19] T [Read] [0x20016740]
  20] T [Read] [0x20010400]
  21] T [Read] [0x2000a400]
  22] T [Read] [0x20010440]
  23] T [Read] [0x40000ec0]
  24] T [Read] [0x400014c0]
  25] T [Read] [0x40001040]
  26] T [Read] [0x40001340]
  27] T [Read] [0x400011c0]
  28] T [Read] [0x400017c0]
  29] T [Read] [0x40001940]
  30] T [Write] [0x4005f7c0] [0]
  31] T [Write] [0x4005f800] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [pre] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
    6]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    7]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    8]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    9]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    10]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    11]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    12]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    13]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    14]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    15]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    16]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    17]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    18]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    19]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    20]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    21]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    22]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    23]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    24]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    25]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    26]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    27]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    28]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    29]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    30]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20017900] r[0] b[4] row[4096] col[188] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20018700] r[0] b[4] row[4096] col[195] data[0]=NO DATA

 ------------------------- [511] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20017900] [0]
== Printing transaction queue
  0] T [Write] [0x4005b940] [0]
  1] T [Write] [0x4005b980] [0]
  2] T [Write] [0x4005b9c0] [0]
  3] T [Write] [0x4005ba00] [0]
  4] T [Write] [0x4005ba40] [0]
  5] T [Write] [0x4005ba80] [0]
  6] T [Read] [0x20017a00]
  7] T [Read] [0x20017a40]
  8] T [Read] [0x20017a80]
  9] T [Read] [0x20016600]
  10] T [Read] [0x20016680]
  11] T [Read] [0x200166c0]
  12] T [Write] [0x4005c000] [0]
  13] T [Read] [0x40001400]
  14] T [Read] [0x20016040]
  15] T [Write] [0x4005d000] [0]
  16] T [Write] [0x4005cfc0] [0]
  17] T [Read] [0x40001280]
  18] T [Read] [0x20016700]
  19] T [Read] [0x20016740]
  20] T [Read] [0x20010400]
  21] T [Read] [0x2000a400]
  22] T [Read] [0x20010440]
  23] T [Read] [0x40000ec0]
  24] T [Read] [0x400014c0]
  25] T [Read] [0x40001040]
  26] T [Read] [0x40001340]
  27] T [Read] [0x400011c0]
  28] T [Read] [0x400017c0]
  29] T [Read] [0x40001940]
  30] T [Write] [0x4005f7c0] [0]
  31] T [Write] [0x4005f800] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [pre] [4096] [4096] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    6]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    7]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    8]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    9]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    10]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    11]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    12]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    13]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    14]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    15]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    16]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    17]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    18]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    19]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    20]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    21]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    22]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    23]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    24]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    25]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    26]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    27]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    28]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    29]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    30]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [512] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015f40] r[0] b[5] row[4096] col[175]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005b940] [0]
  1] T [Write] [0x4005b980] [0]
  2] T [Write] [0x4005b9c0] [0]
  3] T [Write] [0x4005ba00] [0]
  4] T [Write] [0x4005ba40] [0]
  5] T [Write] [0x4005ba80] [0]
  6] T [Read] [0x20017a00]
  7] T [Read] [0x20017a40]
  8] T [Read] [0x20017a80]
  9] T [Read] [0x20016600]
  10] T [Read] [0x20016680]
  11] T [Read] [0x200166c0]
  12] T [Write] [0x4005c000] [0]
  13] T [Read] [0x40001400]
  14] T [Read] [0x20016040]
  15] T [Write] [0x4005d000] [0]
  16] T [Write] [0x4005cfc0] [0]
  17] T [Read] [0x40001280]
  18] T [Read] [0x20016700]
  19] T [Read] [0x20016740]
  20] T [Read] [0x20010400]
  21] T [Read] [0x2000a400]
  22] T [Read] [0x20010440]
  23] T [Read] [0x40000ec0]
  24] T [Read] [0x400014c0]
  25] T [Read] [0x40001040]
  26] T [Read] [0x40001340]
  27] T [Read] [0x400011c0]
  28] T [Read] [0x400017c0]
  29] T [Read] [0x40001940]
  30] T [Write] [0x4005f7c0] [0]
  31] T [Write] [0x4005f800] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [pre] [4096] [pre] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x20016540] r[0] b[5] row[4096] col[178]
    6]BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
    7]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    8]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    9]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    10]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    11]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    12]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    13]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    14]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    15]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    16]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    17]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    18]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    19]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    20]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    21]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    22]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    23]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    24]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    25]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    26]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    27]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    28]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    29]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    30]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20018700] r[0] b[4] row[4096] col[195] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20017980] r[0] b[6] row[4096] col[188] data[0]=NO DATA

 ------------------------- [513] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
== New Transaction - Mapping Address [0x4005b940] (Write)
  Rank : 0
  Bank : 5
  Row  : 8194
  Col  : 220
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20018700] [0]
== Printing transaction queue
  0] T [Write] [0x4005b980] [0]
  1] T [Write] [0x4005b9c0] [0]
  2] T [Write] [0x4005ba00] [0]
  3] T [Write] [0x4005ba40] [0]
  4] T [Write] [0x4005ba80] [0]
  5] T [Read] [0x20017a00]
  6] T [Read] [0x20017a40]
  7] T [Read] [0x20017a80]
  8] T [Read] [0x20016600]
  9] T [Read] [0x20016680]
  10] T [Read] [0x200166c0]
  11] T [Write] [0x4005c000] [0]
  12] T [Read] [0x40001400]
  13] T [Read] [0x20016040]
  14] T [Write] [0x4005d000] [0]
  15] T [Write] [0x4005cfc0] [0]
  16] T [Read] [0x40001280]
  17] T [Read] [0x20016700]
  18] T [Read] [0x20016740]
  19] T [Read] [0x20010400]
  20] T [Read] [0x2000a400]
  21] T [Read] [0x20010440]
  22] T [Read] [0x40000ec0]
  23] T [Read] [0x400014c0]
  24] T [Read] [0x40001040]
  25] T [Read] [0x40001340]
  26] T [Read] [0x400011c0]
  27] T [Read] [0x400017c0]
  28] T [Read] [0x40001940]
  29] T [Write] [0x4005f7c0] [0]
  30] T [Write] [0x4005f800] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [pre] [4096] [pre] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    7]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    9]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    10]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    12]BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    13]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    14]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    15]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    16]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    17]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    18]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    19]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    20]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    21]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    22]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    23]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    24]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    25]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    26]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    27]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    28]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    29]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    30]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [514] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016540] r[0] b[5] row[4096] col[178]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
== New Transaction - Mapping Address [0x4005b980] (Write)
  Rank : 0
  Bank : 6
  Row  : 8194
  Col  : 220
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005b9c0] [0]
  1] T [Write] [0x4005ba00] [0]
  2] T [Write] [0x4005ba40] [0]
  3] T [Write] [0x4005ba80] [0]
  4] T [Read] [0x20017a00]
  5] T [Read] [0x20017a40]
  6] T [Read] [0x20017a80]
  7] T [Read] [0x20016600]
  8] T [Read] [0x20016680]
  9] T [Read] [0x200166c0]
  10] T [Write] [0x4005c000] [0]
  11] T [Read] [0x40001400]
  12] T [Read] [0x20016040]
  13] T [Write] [0x4005d000] [0]
  14] T [Write] [0x4005cfc0] [0]
  15] T [Read] [0x40001280]
  16] T [Read] [0x20016700]
  17] T [Read] [0x20016740]
  18] T [Read] [0x20010400]
  19] T [Read] [0x2000a400]
  20] T [Read] [0x20010440]
  21] T [Read] [0x40000ec0]
  22] T [Read] [0x400014c0]
  23] T [Read] [0x40001040]
  24] T [Read] [0x40001340]
  25] T [Read] [0x400011c0]
  26] T [Read] [0x400017c0]
  27] T [Read] [0x40001940]
  28] T [Write] [0x4005f7c0] [0]
  29] T [Write] [0x4005f800] [0]
  30] T [Read] [0x40001380]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [idle] [4096] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    7]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    9]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    10]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    12]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    13]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    14]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    16]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    18]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    20]BP [ACT] pa[0x20017940] r[0] b[5] row[4096] col[188]
    21]BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
    22]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    23]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    24]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    25]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    26]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    28]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    29]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    30]BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20017980] r[0] b[6] row[4096] col[188] data[0]=NO DATA
 ------------------------- [515] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
== New Transaction - Mapping Address [0x4005b9c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 220
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20017980] [0]
== Printing transaction queue
  0] T [Write] [0x4005ba00] [0]
  1] T [Write] [0x4005ba40] [0]
  2] T [Write] [0x4005ba80] [0]
  3] T [Read] [0x20017a00]
  4] T [Read] [0x20017a40]
  5] T [Read] [0x20017a80]
  6] T [Read] [0x20016600]
  7] T [Read] [0x20016680]
  8] T [Read] [0x200166c0]
  9] T [Write] [0x4005c000] [0]
  10] T [Read] [0x40001400]
  11] T [Read] [0x20016040]
  12] T [Write] [0x4005d000] [0]
  13] T [Write] [0x4005cfc0] [0]
  14] T [Read] [0x40001280]
  15] T [Read] [0x20016700]
  16] T [Read] [0x20016740]
  17] T [Read] [0x20010400]
  18] T [Read] [0x2000a400]
  19] T [Read] [0x20010440]
  20] T [Read] [0x40000ec0]
  21] T [Read] [0x400014c0]
  22] T [Read] [0x40001040]
  23] T [Read] [0x40001340]
  24] T [Read] [0x400011c0]
  25] T [Read] [0x400017c0]
  26] T [Read] [0x40001940]
  27] T [Write] [0x4005f7c0] [0]
  28] T [Write] [0x4005f800] [0]
  29] T [Read] [0x40001380]
  30] T [Write] [0x4005ec00] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [idle] [4096] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    7]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    9]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    10]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    12]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    13]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    14]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    16]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    18]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    20]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    21]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    22]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    23]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    24]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    26]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    28]BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    29]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    30]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015f40] r[0] b[5] row[4096] col[175] data[0]=NO DATA

 ------------------------- [516] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20017940] r[0] b[5] row[4096] col[188]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ba00] [0]
  1] T [Write] [0x4005ba40] [0]
  2] T [Write] [0x4005ba80] [0]
  3] T [Read] [0x20017a00]
  4] T [Read] [0x20017a40]
  5] T [Read] [0x20017a80]
  6] T [Read] [0x20016600]
  7] T [Read] [0x20016680]
  8] T [Read] [0x200166c0]
  9] T [Write] [0x4005c000] [0]
  10] T [Read] [0x40001400]
  11] T [Read] [0x20016040]
  12] T [Write] [0x4005d000] [0]
  13] T [Write] [0x4005cfc0] [0]
  14] T [Read] [0x40001280]
  15] T [Read] [0x20016700]
  16] T [Read] [0x20016740]
  17] T [Read] [0x20010400]
  18] T [Read] [0x2000a400]
  19] T [Read] [0x20010440]
  20] T [Read] [0x40000ec0]
  21] T [Read] [0x400014c0]
  22] T [Read] [0x40001040]
  23] T [Read] [0x40001340]
  24] T [Read] [0x400011c0]
  25] T [Read] [0x400017c0]
  26] T [Read] [0x40001940]
  27] T [Write] [0x4005f7c0] [0]
  28] T [Write] [0x4005f800] [0]
  29] T [Read] [0x40001380]
  30] T [Write] [0x4005ec00] [0]
  31] T [Read] [0x40001200]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [idle] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    7]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    9]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    10]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    12]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    13]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    14]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    16]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    18]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    20]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    21]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    22]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    23]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    24]BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    26]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    28]BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    29]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    30]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    31]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [517] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ba00] [0]
  1] T [Write] [0x4005ba40] [0]
  2] T [Write] [0x4005ba80] [0]
  3] T [Read] [0x20017a00]
  4] T [Read] [0x20017a40]
  5] T [Read] [0x20017a80]
  6] T [Read] [0x20016600]
  7] T [Read] [0x20016680]
  8] T [Read] [0x200166c0]
  9] T [Write] [0x4005c000] [0]
  10] T [Read] [0x40001400]
  11] T [Read] [0x20016040]
  12] T [Write] [0x4005d000] [0]
  13] T [Write] [0x4005cfc0] [0]
  14] T [Read] [0x40001280]
  15] T [Read] [0x20016700]
  16] T [Read] [0x20016740]
  17] T [Read] [0x20010400]
  18] T [Read] [0x2000a400]
  19] T [Read] [0x20010440]
  20] T [Read] [0x40000ec0]
  21] T [Read] [0x400014c0]
  22] T [Read] [0x40001040]
  23] T [Read] [0x40001340]
  24] T [Read] [0x400011c0]
  25] T [Read] [0x400017c0]
  26] T [Read] [0x40001940]
  27] T [Write] [0x4005f7c0] [0]
  28] T [Write] [0x4005f800] [0]
  29] T [Read] [0x40001380]
  30] T [Write] [0x4005ec00] [0]
  31] T [Read] [0x40001200]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    7]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    9]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    10]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    12]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    13]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    14]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    16]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    18]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    20]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    21]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    22]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    23]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    24]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    25]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    27]BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    28]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    29]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    30]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015f40] r[0] b[5] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016540] r[0] b[5] row[4096] col[178] data[0]=NO DATA

 ------------------------- [518] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015f40] [0]
== Printing transaction queue
  0] T [Write] [0x4005ba00] [0]
  1] T [Write] [0x4005ba40] [0]
  2] T [Write] [0x4005ba80] [0]
  3] T [Read] [0x20017a00]
  4] T [Read] [0x20017a40]
  5] T [Read] [0x20017a80]
  6] T [Read] [0x20016600]
  7] T [Read] [0x20016680]
  8] T [Read] [0x200166c0]
  9] T [Write] [0x4005c000] [0]
  10] T [Read] [0x40001400]
  11] T [Read] [0x20016040]
  12] T [Write] [0x4005d000] [0]
  13] T [Write] [0x4005cfc0] [0]
  14] T [Read] [0x40001280]
  15] T [Read] [0x20016700]
  16] T [Read] [0x20016740]
  17] T [Read] [0x20010400]
  18] T [Read] [0x2000a400]
  19] T [Read] [0x20010440]
  20] T [Read] [0x40000ec0]
  21] T [Read] [0x400014c0]
  22] T [Read] [0x40001040]
  23] T [Read] [0x40001340]
  24] T [Read] [0x400011c0]
  25] T [Read] [0x400017c0]
  26] T [Read] [0x40001940]
  27] T [Write] [0x4005f7c0] [0]
  28] T [Write] [0x4005f800] [0]
  29] T [Read] [0x40001380]
  30] T [Write] [0x4005ec00] [0]
  31] T [Read] [0x40001200]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
    1]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    3]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    5]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    7]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    9]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    10]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    12]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    13]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    14]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    16]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    18]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    20]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    21]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    22]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    23]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    24]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    25]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    27]BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    28]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    29]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    30]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [519] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
== New Transaction - Mapping Address [0x4005ba00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 221
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ba40] [0]
  1] T [Write] [0x4005ba80] [0]
  2] T [Read] [0x20017a00]
  3] T [Read] [0x20017a40]
  4] T [Read] [0x20017a80]
  5] T [Read] [0x20016600]
  6] T [Read] [0x20016680]
  7] T [Read] [0x200166c0]
  8] T [Write] [0x4005c000] [0]
  9] T [Read] [0x40001400]
  10] T [Read] [0x20016040]
  11] T [Write] [0x4005d000] [0]
  12] T [Write] [0x4005cfc0] [0]
  13] T [Read] [0x40001280]
  14] T [Read] [0x20016700]
  15] T [Read] [0x20016740]
  16] T [Read] [0x20010400]
  17] T [Read] [0x2000a400]
  18] T [Read] [0x20010440]
  19] T [Read] [0x40000ec0]
  20] T [Read] [0x400014c0]
  21] T [Read] [0x40001040]
  22] T [Read] [0x40001340]
  23] T [Read] [0x400011c0]
  24] T [Read] [0x400017c0]
  25] T [Read] [0x40001940]
  26] T [Write] [0x4005f7c0] [0]
  27] T [Write] [0x4005f800] [0]
  28] T [Read] [0x40001380]
  29] T [Write] [0x4005ec00] [0]
  30] T [Read] [0x40001200]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    9]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    12]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    13]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    14]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    16]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    18]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    20]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    21]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    22]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    23]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    24]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    26]BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    28]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    29]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    30]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    31]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016540] r[0] b[5] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20017940] r[0] b[5] row[4096] col[188] data[0]=NO DATA

 ------------------------- [520] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400108c0] r[0] b[3] row[8192] col[132]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016540] [0]
== Printing transaction queue
  0] T [Write] [0x4005ba40] [0]
  1] T [Write] [0x4005ba80] [0]
  2] T [Read] [0x20017a00]
  3] T [Read] [0x20017a40]
  4] T [Read] [0x20017a80]
  5] T [Read] [0x20016600]
  6] T [Read] [0x20016680]
  7] T [Read] [0x200166c0]
  8] T [Write] [0x4005c000] [0]
  9] T [Read] [0x40001400]
  10] T [Read] [0x20016040]
  11] T [Write] [0x4005d000] [0]
  12] T [Write] [0x4005cfc0] [0]
  13] T [Read] [0x40001280]
  14] T [Read] [0x20016700]
  15] T [Read] [0x20016740]
  16] T [Read] [0x20010400]
  17] T [Read] [0x2000a400]
  18] T [Read] [0x20010440]
  19] T [Read] [0x40000ec0]
  20] T [Read] [0x400014c0]
  21] T [Read] [0x40001040]
  22] T [Read] [0x40001340]
  23] T [Read] [0x400011c0]
  24] T [Read] [0x400017c0]
  25] T [Read] [0x40001940]
  26] T [Write] [0x4005f7c0] [0]
  27] T [Write] [0x4005f800] [0]
  28] T [Read] [0x40001380]
  29] T [Write] [0x4005ec00] [0]
  30] T [Read] [0x40001200]
  31] T [Write] [0x4005ebc0] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [4096] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
    9]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    11]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    12]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    13]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    14]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    15]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    16]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    17]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    18]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    19]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    20]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    21]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    22]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    23]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    24]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    27]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    28]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    29]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    30]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [521] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005b980] r[0] b[6] row[8194] col[220]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
== New Transaction - Mapping Address [0x4005ba40] (Write)
  Rank : 0
  Bank : 1
  Row  : 8194
  Col  : 221
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ba80] [0]
  1] T [Read] [0x20017a00]
  2] T [Read] [0x20017a40]
  3] T [Read] [0x20017a80]
  4] T [Read] [0x20016600]
  5] T [Read] [0x20016680]
  6] T [Read] [0x200166c0]
  7] T [Write] [0x4005c000] [0]
  8] T [Read] [0x40001400]
  9] T [Read] [0x20016040]
  10] T [Write] [0x4005d000] [0]
  11] T [Write] [0x4005cfc0] [0]
  12] T [Read] [0x40001280]
  13] T [Read] [0x20016700]
  14] T [Read] [0x20016740]
  15] T [Read] [0x20010400]
  16] T [Read] [0x2000a400]
  17] T [Read] [0x20010440]
  18] T [Read] [0x40000ec0]
  19] T [Read] [0x400014c0]
  20] T [Read] [0x40001040]
  21] T [Read] [0x40001340]
  22] T [Read] [0x400011c0]
  23] T [Read] [0x400017c0]
  24] T [Read] [0x40001940]
  25] T [Write] [0x4005f7c0] [0]
  26] T [Write] [0x4005f800] [0]
  27] T [Read] [0x40001380]
  28] T [Write] [0x4005ec00] [0]
  29] T [Read] [0x40001200]
  30] T [Write] [0x4005ebc0] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [4096] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    11]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    12]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    13]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    14]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    15]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    16]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    17]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    18]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    19]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    20]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    21]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    22]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    23]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    26]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    28]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    29]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    30]BP [ACT] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    31]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20017940] r[0] b[5] row[4096] col[188] data[0]=NO DATA
 ------------------------- [522] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c880] r[0] b[2] row[8194] col[228]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400108c0] r[0] b[3] row[8192] col[132] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20017940] [0]
== Printing transaction queue
  0] T [Write] [0x4005ba80] [0]
  1] T [Read] [0x20017a00]
  2] T [Read] [0x20017a40]
  3] T [Read] [0x20017a80]
  4] T [Read] [0x20016600]
  5] T [Read] [0x20016680]
  6] T [Read] [0x200166c0]
  7] T [Write] [0x4005c000] [0]
  8] T [Read] [0x40001400]
  9] T [Read] [0x20016040]
  10] T [Write] [0x4005d000] [0]
  11] T [Write] [0x4005cfc0] [0]
  12] T [Read] [0x40001280]
  13] T [Read] [0x20016700]
  14] T [Read] [0x20016740]
  15] T [Read] [0x20010400]
  16] T [Read] [0x2000a400]
  17] T [Read] [0x20010440]
  18] T [Read] [0x40000ec0]
  19] T [Read] [0x400014c0]
  20] T [Read] [0x40001040]
  21] T [Read] [0x40001340]
  22] T [Read] [0x400011c0]
  23] T [Read] [0x400017c0]
  24] T [Read] [0x40001940]
  25] T [Write] [0x4005f7c0] [0]
  26] T [Write] [0x4005f800] [0]
  27] T [Read] [0x40001380]
  28] T [Write] [0x4005ec00] [0]
  29] T [Read] [0x40001200]
  30] T [Write] [0x4005ebc0] [0]
  31] T [Write] [0x4005e600] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [pre] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
    11]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    12]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    13]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    14]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    15]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    16]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    17]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    18]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    19]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    20]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    21]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    22]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    23]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    26]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    27]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    28]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    29]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    30]BP [ACT] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    31]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [523] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ba80] [0]
  1] T [Read] [0x20017a00]
  2] T [Read] [0x20017a40]
  3] T [Read] [0x20017a80]
  4] T [Read] [0x20016600]
  5] T [Read] [0x20016680]
  6] T [Read] [0x200166c0]
  7] T [Write] [0x4005c000] [0]
  8] T [Read] [0x40001400]
  9] T [Read] [0x20016040]
  10] T [Write] [0x4005d000] [0]
  11] T [Write] [0x4005cfc0] [0]
  12] T [Read] [0x40001280]
  13] T [Read] [0x20016700]
  14] T [Read] [0x20016740]
  15] T [Read] [0x20010400]
  16] T [Read] [0x2000a400]
  17] T [Read] [0x20010440]
  18] T [Read] [0x40000ec0]
  19] T [Read] [0x400014c0]
  20] T [Read] [0x40001040]
  21] T [Read] [0x40001340]
  22] T [Read] [0x400011c0]
  23] T [Read] [0x400017c0]
  24] T [Read] [0x40001940]
  25] T [Write] [0x4005f7c0] [0]
  26] T [Write] [0x4005f800] [0]
  27] T [Read] [0x40001380]
  28] T [Write] [0x4005ec00] [0]
  29] T [Read] [0x40001200]
  30] T [Write] [0x4005ebc0] [0]
  31] T [Write] [0x4005e600] [0]
== Printing bank states (According to MC)
[8194] [idle] [8194] [8192] [8194] [pre] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    11]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    12]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    13]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    14]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    15]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    16]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    17]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    18]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    19]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    20]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    21]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    22]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    23]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    25]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    27]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    28]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    29]BP [ACT] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    30]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [524] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005dfc0] r[0] b[7] row[8194] col[239]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400108c0] r[0] b[3] row[8192] col[132] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c880] r[0] b[2] row[8194] col[228] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
== New Transaction - Mapping Address [0x4005ba80] (Write)
  Rank : 0
  Bank : 2
  Row  : 8194
  Col  : 221
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a00]
  1] T [Read] [0x20017a40]
  2] T [Read] [0x20017a80]
  3] T [Read] [0x20016600]
  4] T [Read] [0x20016680]
  5] T [Read] [0x200166c0]
  6] T [Write] [0x4005c000] [0]
  7] T [Read] [0x40001400]
  8] T [Read] [0x20016040]
  9] T [Write] [0x4005d000] [0]
  10] T [Write] [0x4005cfc0] [0]
  11] T [Read] [0x40001280]
  12] T [Read] [0x20016700]
  13] T [Read] [0x20016740]
  14] T [Read] [0x20010400]
  15] T [Read] [0x2000a400]
  16] T [Read] [0x20010440]
  17] T [Read] [0x40000ec0]
  18] T [Read] [0x400014c0]
  19] T [Read] [0x40001040]
  20] T [Read] [0x40001340]
  21] T [Read] [0x400011c0]
  22] T [Read] [0x400017c0]
  23] T [Read] [0x40001940]
  24] T [Write] [0x4005f7c0] [0]
  25] T [Write] [0x4005f800] [0]
  26] T [Read] [0x40001380]
  27] T [Write] [0x4005ec00] [0]
  28] T [Read] [0x40001200]
  29] T [Write] [0x4005ebc0] [0]
  30] T [Write] [0x4005e600] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8192] [8194] [pre] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
    11]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    12]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    13]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    14]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    15]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    16]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    17]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    18]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    19]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    20]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    21]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    22]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    23]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    25]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    26]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    27]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    28]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    29]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    30]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    31]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [525] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a00]
  1] T [Read] [0x20017a40]
  2] T [Read] [0x20017a80]
  3] T [Read] [0x20016600]
  4] T [Read] [0x20016680]
  5] T [Read] [0x200166c0]
  6] T [Write] [0x4005c000] [0]
  7] T [Read] [0x40001400]
  8] T [Read] [0x20016040]
  9] T [Write] [0x4005d000] [0]
  10] T [Write] [0x4005cfc0] [0]
  11] T [Read] [0x40001280]
  12] T [Read] [0x20016700]
  13] T [Read] [0x20016740]
  14] T [Read] [0x20010400]
  15] T [Read] [0x2000a400]
  16] T [Read] [0x20010440]
  17] T [Read] [0x40000ec0]
  18] T [Read] [0x400014c0]
  19] T [Read] [0x40001040]
  20] T [Read] [0x40001340]
  21] T [Read] [0x400011c0]
  22] T [Read] [0x400017c0]
  23] T [Read] [0x40001940]
  24] T [Write] [0x4005f7c0] [0]
  25] T [Write] [0x4005f800] [0]
  26] T [Read] [0x40001380]
  27] T [Write] [0x4005ec00] [0]
  28] T [Read] [0x40001200]
  29] T [Write] [0x4005ebc0] [0]
  30] T [Write] [0x4005e600] [0]
  31] T [Read] [0x40001080]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8192] [8194] [pre] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    11]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    12]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    13]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    14]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    15]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    16]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    17]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    18]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    19]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    20]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    21]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    23]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    24]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    26]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    27]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    28]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    29]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    30]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [526] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e000] r[0] b[0] row[8194] col[240]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c880] r[0] b[2] row[8194] col[228] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005dfc0] r[0] b[7] row[8194] col[239] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a00]
  1] T [Read] [0x20017a40]
  2] T [Read] [0x20017a80]
  3] T [Read] [0x20016600]
  4] T [Read] [0x20016680]
  5] T [Read] [0x200166c0]
  6] T [Write] [0x4005c000] [0]
  7] T [Read] [0x40001400]
  8] T [Read] [0x20016040]
  9] T [Write] [0x4005d000] [0]
  10] T [Write] [0x4005cfc0] [0]
  11] T [Read] [0x40001280]
  12] T [Read] [0x20016700]
  13] T [Read] [0x20016740]
  14] T [Read] [0x20010400]
  15] T [Read] [0x2000a400]
  16] T [Read] [0x20010440]
  17] T [Read] [0x40000ec0]
  18] T [Read] [0x400014c0]
  19] T [Read] [0x40001040]
  20] T [Read] [0x40001340]
  21] T [Read] [0x400011c0]
  22] T [Read] [0x400017c0]
  23] T [Read] [0x40001940]
  24] T [Write] [0x4005f7c0] [0]
  25] T [Write] [0x4005f800] [0]
  26] T [Read] [0x40001380]
  27] T [Write] [0x4005ec00] [0]
  28] T [Read] [0x40001200]
  29] T [Write] [0x4005ebc0] [0]
  30] T [Write] [0x4005e600] [0]
  31] T [Read] [0x40001080]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8192] [8194] [idle] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    8]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    10]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    11]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    12]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    13]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    14]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    15]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    16]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    17]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    18]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    19]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    20]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    21]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    23]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    24]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    25]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    26]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    27]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    28]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    29]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    30]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [527] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
== New Transaction - Mapping Address [0x20017a00] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 189
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a40]
  1] T [Read] [0x20017a80]
  2] T [Read] [0x20016600]
  3] T [Read] [0x20016680]
  4] T [Read] [0x200166c0]
  5] T [Write] [0x4005c000] [0]
  6] T [Read] [0x40001400]
  7] T [Read] [0x20016040]
  8] T [Write] [0x4005d000] [0]
  9] T [Write] [0x4005cfc0] [0]
  10] T [Read] [0x40001280]
  11] T [Read] [0x20016700]
  12] T [Read] [0x20016740]
  13] T [Read] [0x20010400]
  14] T [Read] [0x2000a400]
  15] T [Read] [0x20010440]
  16] T [Read] [0x40000ec0]
  17] T [Read] [0x400014c0]
  18] T [Read] [0x40001040]
  19] T [Read] [0x40001340]
  20] T [Read] [0x400011c0]
  21] T [Read] [0x400017c0]
  22] T [Read] [0x40001940]
  23] T [Write] [0x4005f7c0] [0]
  24] T [Write] [0x4005f800] [0]
  25] T [Read] [0x40001380]
  26] T [Write] [0x4005ec00] [0]
  27] T [Read] [0x40001200]
  28] T [Write] [0x4005ebc0] [0]
  29] T [Write] [0x4005e600] [0]
  30] T [Read] [0x40001080]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8192] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    8]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [ACT] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    10]BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
    11]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    12]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    13]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    14]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    15]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    16]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    17]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    18]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    19]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    20]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    21]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    23]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    24]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    25]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    26]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    27]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    28]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    29]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    30]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    31]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [528] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005dfc0] r[0] b[7] row[8194] col[239] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e000] r[0] b[0] row[8194] col[240] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
== New Transaction - Mapping Address [0x20017a40] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 189
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a80]
  1] T [Read] [0x20016600]
  2] T [Read] [0x20016680]
  3] T [Read] [0x200166c0]
  4] T [Write] [0x4005c000] [0]
  5] T [Read] [0x40001400]
  6] T [Read] [0x20016040]
  7] T [Write] [0x4005d000] [0]
  8] T [Write] [0x4005cfc0] [0]
  9] T [Read] [0x40001280]
  10] T [Read] [0x20016700]
  11] T [Read] [0x20016740]
  12] T [Read] [0x20010400]
  13] T [Read] [0x2000a400]
  14] T [Read] [0x20010440]
  15] T [Read] [0x40000ec0]
  16] T [Read] [0x400014c0]
  17] T [Read] [0x40001040]
  18] T [Read] [0x40001340]
  19] T [Read] [0x400011c0]
  20] T [Read] [0x400017c0]
  21] T [Read] [0x40001940]
  22] T [Write] [0x4005f7c0] [0]
  23] T [Write] [0x4005f800] [0]
  24] T [Read] [0x40001380]
  25] T [Write] [0x4005ec00] [0]
  26] T [Read] [0x40001200]
  27] T [Write] [0x4005ebc0] [0]
  28] T [Write] [0x4005e600] [0]
  29] T [Read] [0x40001080]
  30] T [Write] [0x4005e5c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8192] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    8]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    10]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    11]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    12]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    13]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    14]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    15]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    16]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    17]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    18]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    19]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    20]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    21]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    23]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    24]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    25]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    26]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    27]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    28]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    29]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    30]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    31]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [529] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005bfc0] r[0] b[7] row[8194] col[223]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a80]
  1] T [Read] [0x20016600]
  2] T [Read] [0x20016680]
  3] T [Read] [0x200166c0]
  4] T [Write] [0x4005c000] [0]
  5] T [Read] [0x40001400]
  6] T [Read] [0x20016040]
  7] T [Write] [0x4005d000] [0]
  8] T [Write] [0x4005cfc0] [0]
  9] T [Read] [0x40001280]
  10] T [Read] [0x20016700]
  11] T [Read] [0x20016740]
  12] T [Read] [0x20010400]
  13] T [Read] [0x2000a400]
  14] T [Read] [0x20010440]
  15] T [Read] [0x40000ec0]
  16] T [Read] [0x400014c0]
  17] T [Read] [0x40001040]
  18] T [Read] [0x40001340]
  19] T [Read] [0x400011c0]
  20] T [Read] [0x400017c0]
  21] T [Read] [0x40001940]
  22] T [Write] [0x4005f7c0] [0]
  23] T [Write] [0x4005f800] [0]
  24] T [Read] [0x40001380]
  25] T [Write] [0x4005ec00] [0]
  26] T [Read] [0x40001200]
  27] T [Write] [0x4005ebc0] [0]
  28] T [Write] [0x4005e600] [0]
  29] T [Read] [0x40001080]
  30] T [Write] [0x4005e5c0] [0]
  31] T [Write] [0x4005e300] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [pre] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    8]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    10]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    11]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    12]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    13]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    14]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    15]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    16]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    17]BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
    18]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    19]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    20]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    21]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    22]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    23]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    24]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    25]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    26]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    27]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    28]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    29]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    30]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    31]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [530] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e000] r[0] b[0] row[8194] col[240] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a80]
  1] T [Read] [0x20016600]
  2] T [Read] [0x20016680]
  3] T [Read] [0x200166c0]
  4] T [Write] [0x4005c000] [0]
  5] T [Read] [0x40001400]
  6] T [Read] [0x20016040]
  7] T [Write] [0x4005d000] [0]
  8] T [Write] [0x4005cfc0] [0]
  9] T [Read] [0x40001280]
  10] T [Read] [0x20016700]
  11] T [Read] [0x20016740]
  12] T [Read] [0x20010400]
  13] T [Read] [0x2000a400]
  14] T [Read] [0x20010440]
  15] T [Read] [0x40000ec0]
  16] T [Read] [0x400014c0]
  17] T [Read] [0x40001040]
  18] T [Read] [0x40001340]
  19] T [Read] [0x400011c0]
  20] T [Read] [0x400017c0]
  21] T [Read] [0x40001940]
  22] T [Write] [0x4005f7c0] [0]
  23] T [Write] [0x4005f800] [0]
  24] T [Read] [0x40001380]
  25] T [Write] [0x4005ec00] [0]
  26] T [Read] [0x40001200]
  27] T [Write] [0x4005ebc0] [0]
  28] T [Write] [0x4005e600] [0]
  29] T [Read] [0x40001080]
  30] T [Write] [0x4005e5c0] [0]
  31] T [Write] [0x4005e300] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [pre] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    8]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    10]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    11]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    12]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    13]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    14]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    15]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    16]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    17]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    19]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    20]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    21]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    22]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    23]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    24]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    25]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    26]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    27]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    28]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    29]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    30]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [531] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005b900] r[0] b[4] row[8194] col[220]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005bfc0] r[0] b[7] row[8194] col[223] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20017a80]
  1] T [Read] [0x20016600]
  2] T [Read] [0x20016680]
  3] T [Read] [0x200166c0]
  4] T [Write] [0x4005c000] [0]
  5] T [Read] [0x40001400]
  6] T [Read] [0x20016040]
  7] T [Write] [0x4005d000] [0]
  8] T [Write] [0x4005cfc0] [0]
  9] T [Read] [0x40001280]
  10] T [Read] [0x20016700]
  11] T [Read] [0x20016740]
  12] T [Read] [0x20010400]
  13] T [Read] [0x2000a400]
  14] T [Read] [0x20010440]
  15] T [Read] [0x40000ec0]
  16] T [Read] [0x400014c0]
  17] T [Read] [0x40001040]
  18] T [Read] [0x40001340]
  19] T [Read] [0x400011c0]
  20] T [Read] [0x400017c0]
  21] T [Read] [0x40001940]
  22] T [Write] [0x4005f7c0] [0]
  23] T [Write] [0x4005f800] [0]
  24] T [Read] [0x40001380]
  25] T [Write] [0x4005ec00] [0]
  26] T [Read] [0x40001200]
  27] T [Write] [0x4005ebc0] [0]
  28] T [Write] [0x4005e600] [0]
  29] T [Read] [0x40001080]
  30] T [Write] [0x4005e5c0] [0]
  31] T [Write] [0x4005e300] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [pre] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
    7]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    8]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    9]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    10]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    11]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    12]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    13]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    14]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    15]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    16]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    17]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    19]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    20]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    21]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    22]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    23]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    24]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    25]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    26]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    27]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    28]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    29]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    30]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [532] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
== New Transaction - Mapping Address [0x20017a80] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 189
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016600]
  1] T [Read] [0x20016680]
  2] T [Read] [0x200166c0]
  3] T [Write] [0x4005c000] [0]
  4] T [Read] [0x40001400]
  5] T [Read] [0x20016040]
  6] T [Write] [0x4005d000] [0]
  7] T [Write] [0x4005cfc0] [0]
  8] T [Read] [0x40001280]
  9] T [Read] [0x20016700]
  10] T [Read] [0x20016740]
  11] T [Read] [0x20010400]
  12] T [Read] [0x2000a400]
  13] T [Read] [0x20010440]
  14] T [Read] [0x40000ec0]
  15] T [Read] [0x400014c0]
  16] T [Read] [0x40001040]
  17] T [Read] [0x40001340]
  18] T [Read] [0x400011c0]
  19] T [Read] [0x400017c0]
  20] T [Read] [0x40001940]
  21] T [Write] [0x4005f7c0] [0]
  22] T [Write] [0x4005f800] [0]
  23] T [Read] [0x40001380]
  24] T [Write] [0x4005ec00] [0]
  25] T [Read] [0x40001200]
  26] T [Write] [0x4005ebc0] [0]
  27] T [Write] [0x4005e600] [0]
  28] T [Read] [0x40001080]
  29] T [Write] [0x4005e5c0] [0]
  30] T [Write] [0x4005e300] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [pre] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    2]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    4]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    6]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    7]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    8]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    9]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    10]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    11]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    12]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    13]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    14]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    15]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    16]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    17]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    19]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    20]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    21]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    22]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    23]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    24]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    25]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    26]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    27]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    28]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    29]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    30]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    31]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [533] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x1ff96d40] r[0] b[5] row[4092] col[182]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005bfc0] r[0] b[7] row[8194] col[223] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005b900] r[0] b[4] row[8194] col[220] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016600]
  1] T [Read] [0x20016680]
  2] T [Read] [0x200166c0]
  3] T [Write] [0x4005c000] [0]
  4] T [Read] [0x40001400]
  5] T [Read] [0x20016040]
  6] T [Write] [0x4005d000] [0]
  7] T [Write] [0x4005cfc0] [0]
  8] T [Read] [0x40001280]
  9] T [Read] [0x20016700]
  10] T [Read] [0x20016740]
  11] T [Read] [0x20010400]
  12] T [Read] [0x2000a400]
  13] T [Read] [0x20010440]
  14] T [Read] [0x40000ec0]
  15] T [Read] [0x400014c0]
  16] T [Read] [0x40001040]
  17] T [Read] [0x40001340]
  18] T [Read] [0x400011c0]
  19] T [Read] [0x400017c0]
  20] T [Read] [0x40001940]
  21] T [Write] [0x4005f7c0] [0]
  22] T [Write] [0x4005f800] [0]
  23] T [Read] [0x40001380]
  24] T [Write] [0x4005ec00] [0]
  25] T [Read] [0x40001200]
  26] T [Write] [0x4005ebc0] [0]
  27] T [Write] [0x4005e600] [0]
  28] T [Read] [0x40001080]
  29] T [Write] [0x4005e5c0] [0]
  30] T [Write] [0x4005e300] [0]
  31] T [Read] [0x40000f00]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    7]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    9]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    11]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    13]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    15]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    17]BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
    18]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    19]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    20]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    21]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    22]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    23]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    24]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    25]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    26]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    27]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    28]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    29]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    30]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [534] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
== New Transaction - Mapping Address [0x20016600] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 179
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016680]
  1] T [Read] [0x200166c0]
  2] T [Write] [0x4005c000] [0]
  3] T [Read] [0x40001400]
  4] T [Read] [0x20016040]
  5] T [Write] [0x4005d000] [0]
  6] T [Write] [0x4005cfc0] [0]
  7] T [Read] [0x40001280]
  8] T [Read] [0x20016700]
  9] T [Read] [0x20016740]
  10] T [Read] [0x20010400]
  11] T [Read] [0x2000a400]
  12] T [Read] [0x20010440]
  13] T [Read] [0x40000ec0]
  14] T [Read] [0x400014c0]
  15] T [Read] [0x40001040]
  16] T [Read] [0x40001340]
  17] T [Read] [0x400011c0]
  18] T [Read] [0x400017c0]
  19] T [Read] [0x40001940]
  20] T [Write] [0x4005f7c0] [0]
  21] T [Write] [0x4005f800] [0]
  22] T [Read] [0x40001380]
  23] T [Write] [0x4005ec00] [0]
  24] T [Read] [0x40001200]
  25] T [Write] [0x4005ebc0] [0]
  26] T [Write] [0x4005e600] [0]
  27] T [Read] [0x40001080]
  28] T [Write] [0x4005e5c0] [0]
  29] T [Write] [0x4005e300] [0]
  30] T [Read] [0x40000f00]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    7]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    9]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    11]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    13]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    15]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    17]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    19]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    20]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    21]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    22]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    23]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    24]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    25]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    26]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    27]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    28]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    29]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    30]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    31]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [535] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005b980] r[0] b[6] row[8194] col[220]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005b900] r[0] b[4] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x1ff96d40] r[0] b[5] row[4092] col[182] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016680]
  1] T [Read] [0x200166c0]
  2] T [Write] [0x4005c000] [0]
  3] T [Read] [0x40001400]
  4] T [Read] [0x20016040]
  5] T [Write] [0x4005d000] [0]
  6] T [Write] [0x4005cfc0] [0]
  7] T [Read] [0x40001280]
  8] T [Read] [0x20016700]
  9] T [Read] [0x20016740]
  10] T [Read] [0x20010400]
  11] T [Read] [0x2000a400]
  12] T [Read] [0x20010440]
  13] T [Read] [0x40000ec0]
  14] T [Read] [0x400014c0]
  15] T [Read] [0x40001040]
  16] T [Read] [0x40001340]
  17] T [Read] [0x400011c0]
  18] T [Read] [0x400017c0]
  19] T [Read] [0x40001940]
  20] T [Write] [0x4005f7c0] [0]
  21] T [Write] [0x4005f800] [0]
  22] T [Read] [0x40001380]
  23] T [Write] [0x4005ec00] [0]
  24] T [Read] [0x40001200]
  25] T [Write] [0x4005ebc0] [0]
  26] T [Write] [0x4005e600] [0]
  27] T [Read] [0x40001080]
  28] T [Write] [0x4005e5c0] [0]
  29] T [Write] [0x4005e300] [0]
  30] T [Read] [0x40000f00]
  31] T [Write] [0x4005e2c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    7]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    9]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    11]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    13]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    15]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    17]BP [ACT] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    18]BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
    19]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    20]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    21]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    22]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    23]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    24]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    25]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    26]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    27]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    28]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    29]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    30]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    31]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [536] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
== New Transaction - Mapping Address [0x20016680] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 179
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200166c0]
  1] T [Write] [0x4005c000] [0]
  2] T [Read] [0x40001400]
  3] T [Read] [0x20016040]
  4] T [Write] [0x4005d000] [0]
  5] T [Write] [0x4005cfc0] [0]
  6] T [Read] [0x40001280]
  7] T [Read] [0x20016700]
  8] T [Read] [0x20016740]
  9] T [Read] [0x20010400]
  10] T [Read] [0x2000a400]
  11] T [Read] [0x20010440]
  12] T [Read] [0x40000ec0]
  13] T [Read] [0x400014c0]
  14] T [Read] [0x40001040]
  15] T [Read] [0x40001340]
  16] T [Read] [0x400011c0]
  17] T [Read] [0x400017c0]
  18] T [Read] [0x40001940]
  19] T [Write] [0x4005f7c0] [0]
  20] T [Write] [0x4005f800] [0]
  21] T [Read] [0x40001380]
  22] T [Write] [0x4005ec00] [0]
  23] T [Read] [0x40001200]
  24] T [Write] [0x4005ebc0] [0]
  25] T [Write] [0x4005e600] [0]
  26] T [Read] [0x40001080]
  27] T [Write] [0x4005e5c0] [0]
  28] T [Write] [0x4005e300] [0]
  29] T [Read] [0x40000f00]
  30] T [Write] [0x4005e2c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    7]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    9]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    11]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    13]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    15]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    17]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    18]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    19]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    20]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    21]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    22]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    23]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    24]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    25]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    26]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    27]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    28]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    29]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    30]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    31]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [537] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005b9c0] r[0] b[7] row[8194] col[220]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x1ff96d40] r[0] b[5] row[4092] col[182] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005b980] r[0] b[6] row[8194] col[220] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200166c0]
  1] T [Write] [0x4005c000] [0]
  2] T [Read] [0x40001400]
  3] T [Read] [0x20016040]
  4] T [Write] [0x4005d000] [0]
  5] T [Write] [0x4005cfc0] [0]
  6] T [Read] [0x40001280]
  7] T [Read] [0x20016700]
  8] T [Read] [0x20016740]
  9] T [Read] [0x20010400]
  10] T [Read] [0x2000a400]
  11] T [Read] [0x20010440]
  12] T [Read] [0x40000ec0]
  13] T [Read] [0x400014c0]
  14] T [Read] [0x40001040]
  15] T [Read] [0x40001340]
  16] T [Read] [0x400011c0]
  17] T [Read] [0x400017c0]
  18] T [Read] [0x40001940]
  19] T [Write] [0x4005f7c0] [0]
  20] T [Write] [0x4005f800] [0]
  21] T [Read] [0x40001380]
  22] T [Write] [0x4005ec00] [0]
  23] T [Read] [0x40001200]
  24] T [Write] [0x4005ebc0] [0]
  25] T [Write] [0x4005e600] [0]
  26] T [Read] [0x40001080]
  27] T [Write] [0x4005e5c0] [0]
  28] T [Write] [0x4005e300] [0]
  29] T [Read] [0x40000f00]
  30] T [Write] [0x4005e2c0] [0]
  31] T [Read] [0x20010480]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
    1]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    3]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    5]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    7]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    9]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    11]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    13]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    15]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    17]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    18]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    19]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    20]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    21]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    22]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    23]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    24]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    25]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    26]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    27]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    28]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    29]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    30]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    31]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [538] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200166c0]
  1] T [Write] [0x4005c000] [0]
  2] T [Read] [0x40001400]
  3] T [Read] [0x20016040]
  4] T [Write] [0x4005d000] [0]
  5] T [Write] [0x4005cfc0] [0]
  6] T [Read] [0x40001280]
  7] T [Read] [0x20016700]
  8] T [Read] [0x20016740]
  9] T [Read] [0x20010400]
  10] T [Read] [0x2000a400]
  11] T [Read] [0x20010440]
  12] T [Read] [0x40000ec0]
  13] T [Read] [0x400014c0]
  14] T [Read] [0x40001040]
  15] T [Read] [0x40001340]
  16] T [Read] [0x400011c0]
  17] T [Read] [0x400017c0]
  18] T [Read] [0x40001940]
  19] T [Write] [0x4005f7c0] [0]
  20] T [Write] [0x4005f800] [0]
  21] T [Read] [0x40001380]
  22] T [Write] [0x4005ec00] [0]
  23] T [Read] [0x40001200]
  24] T [Write] [0x4005ebc0] [0]
  25] T [Write] [0x4005e600] [0]
  26] T [Read] [0x40001080]
  27] T [Write] [0x4005e5c0] [0]
  28] T [Write] [0x4005e300] [0]
  29] T [Read] [0x40000f00]
  30] T [Write] [0x4005e2c0] [0]
  31] T [Read] [0x20010480]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    17]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    18]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    19]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    20]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    21]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    22]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    23]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    24]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    25]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    26]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    27]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    28]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    29]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    30]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [539] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005b8c0] r[0] b[3] row[8194] col[220]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005b980] r[0] b[6] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005b9c0] r[0] b[7] row[8194] col[220] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200166c0]
  1] T [Write] [0x4005c000] [0]
  2] T [Read] [0x40001400]
  3] T [Read] [0x20016040]
  4] T [Write] [0x4005d000] [0]
  5] T [Write] [0x4005cfc0] [0]
  6] T [Read] [0x40001280]
  7] T [Read] [0x20016700]
  8] T [Read] [0x20016740]
  9] T [Read] [0x20010400]
  10] T [Read] [0x2000a400]
  11] T [Read] [0x20010440]
  12] T [Read] [0x40000ec0]
  13] T [Read] [0x400014c0]
  14] T [Read] [0x40001040]
  15] T [Read] [0x40001340]
  16] T [Read] [0x400011c0]
  17] T [Read] [0x400017c0]
  18] T [Read] [0x40001940]
  19] T [Write] [0x4005f7c0] [0]
  20] T [Write] [0x4005f800] [0]
  21] T [Read] [0x40001380]
  22] T [Write] [0x4005ec00] [0]
  23] T [Read] [0x40001200]
  24] T [Write] [0x4005ebc0] [0]
  25] T [Write] [0x4005e600] [0]
  26] T [Read] [0x40001080]
  27] T [Write] [0x4005e5c0] [0]
  28] T [Write] [0x4005e300] [0]
  29] T [Read] [0x40000f00]
  30] T [Write] [0x4005e2c0] [0]
  31] T [Read] [0x20010480]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    17]BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
    18]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    19]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    20]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    21]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    22]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    23]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    24]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    25]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    26]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    27]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    28]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    29]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    30]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [540] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
== New Transaction - Mapping Address [0x200166c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 179
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c000] [0]
  1] T [Read] [0x40001400]
  2] T [Read] [0x20016040]
  3] T [Write] [0x4005d000] [0]
  4] T [Write] [0x4005cfc0] [0]
  5] T [Read] [0x40001280]
  6] T [Read] [0x20016700]
  7] T [Read] [0x20016740]
  8] T [Read] [0x20010400]
  9] T [Read] [0x2000a400]
  10] T [Read] [0x20010440]
  11] T [Read] [0x40000ec0]
  12] T [Read] [0x400014c0]
  13] T [Read] [0x40001040]
  14] T [Read] [0x40001340]
  15] T [Read] [0x400011c0]
  16] T [Read] [0x400017c0]
  17] T [Read] [0x40001940]
  18] T [Write] [0x4005f7c0] [0]
  19] T [Write] [0x4005f800] [0]
  20] T [Read] [0x40001380]
  21] T [Write] [0x4005ec00] [0]
  22] T [Read] [0x40001200]
  23] T [Write] [0x4005ebc0] [0]
  24] T [Write] [0x4005e600] [0]
  25] T [Read] [0x40001080]
  26] T [Write] [0x4005e5c0] [0]
  27] T [Write] [0x4005e300] [0]
  28] T [Read] [0x40000f00]
  29] T [Write] [0x4005e2c0] [0]
  30] T [Read] [0x20010480]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [8194] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    17]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    18]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    19]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    20]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    21]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    22]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    23]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    24]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    25]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    26]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    27]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    28]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    29]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    30]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [541] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005ba00] r[0] b[0] row[8194] col[221]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005b9c0] r[0] b[7] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005b8c0] r[0] b[3] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c000] [0]
  1] T [Read] [0x40001400]
  2] T [Read] [0x20016040]
  3] T [Write] [0x4005d000] [0]
  4] T [Write] [0x4005cfc0] [0]
  5] T [Read] [0x40001280]
  6] T [Read] [0x20016700]
  7] T [Read] [0x20016740]
  8] T [Read] [0x20010400]
  9] T [Read] [0x2000a400]
  10] T [Read] [0x20010440]
  11] T [Read] [0x40000ec0]
  12] T [Read] [0x400014c0]
  13] T [Read] [0x40001040]
  14] T [Read] [0x40001340]
  15] T [Read] [0x400011c0]
  16] T [Read] [0x400017c0]
  17] T [Read] [0x40001940]
  18] T [Write] [0x4005f7c0] [0]
  19] T [Write] [0x4005f800] [0]
  20] T [Read] [0x40001380]
  21] T [Write] [0x4005ec00] [0]
  22] T [Read] [0x40001200]
  23] T [Write] [0x4005ebc0] [0]
  24] T [Write] [0x4005e600] [0]
  25] T [Read] [0x40001080]
  26] T [Write] [0x4005e5c0] [0]
  27] T [Write] [0x4005e300] [0]
  28] T [Read] [0x40000f00]
  29] T [Write] [0x4005e2c0] [0]
  30] T [Read] [0x20010480]
  31] T [Read] [0x200104c0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [pre] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
    17]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    18]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    19]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    20]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    21]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    22]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    23]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    24]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    25]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    26]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    27]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    28]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    29]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    30]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [542] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
== New Transaction - Mapping Address [0x4005c000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001400]
  1] T [Read] [0x20016040]
  2] T [Write] [0x4005d000] [0]
  3] T [Write] [0x4005cfc0] [0]
  4] T [Read] [0x40001280]
  5] T [Read] [0x20016700]
  6] T [Read] [0x20016740]
  7] T [Read] [0x20010400]
  8] T [Read] [0x2000a400]
  9] T [Read] [0x20010440]
  10] T [Read] [0x40000ec0]
  11] T [Read] [0x400014c0]
  12] T [Read] [0x40001040]
  13] T [Read] [0x40001340]
  14] T [Read] [0x400011c0]
  15] T [Read] [0x400017c0]
  16] T [Read] [0x40001940]
  17] T [Write] [0x4005f7c0] [0]
  18] T [Write] [0x4005f800] [0]
  19] T [Read] [0x40001380]
  20] T [Write] [0x4005ec00] [0]
  21] T [Read] [0x40001200]
  22] T [Write] [0x4005ebc0] [0]
  23] T [Write] [0x4005e600] [0]
  24] T [Read] [0x40001080]
  25] T [Write] [0x4005e5c0] [0]
  26] T [Write] [0x4005e300] [0]
  27] T [Read] [0x40000f00]
  28] T [Write] [0x4005e2c0] [0]
  29] T [Read] [0x20010480]
  30] T [Read] [0x200104c0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [pre] [4092] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    17]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    18]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    19]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    20]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    21]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    22]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    23]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    24]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    25]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    26]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    27]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    28]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    29]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    30]BP [ACT] pa[0x4005c000] r[0] b[0] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c000] r[0] b[0] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [543] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005ba40] r[0] b[1] row[8194] col[221]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005b8c0] r[0] b[3] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005ba00] r[0] b[0] row[8194] col[221] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001400]
  1] T [Read] [0x20016040]
  2] T [Write] [0x4005d000] [0]
  3] T [Write] [0x4005cfc0] [0]
  4] T [Read] [0x40001280]
  5] T [Read] [0x20016700]
  6] T [Read] [0x20016740]
  7] T [Read] [0x20010400]
  8] T [Read] [0x2000a400]
  9] T [Read] [0x20010440]
  10] T [Read] [0x40000ec0]
  11] T [Read] [0x400014c0]
  12] T [Read] [0x40001040]
  13] T [Read] [0x40001340]
  14] T [Read] [0x400011c0]
  15] T [Read] [0x400017c0]
  16] T [Read] [0x40001940]
  17] T [Write] [0x4005f7c0] [0]
  18] T [Write] [0x4005f800] [0]
  19] T [Read] [0x40001380]
  20] T [Write] [0x4005ec00] [0]
  21] T [Read] [0x40001200]
  22] T [Write] [0x4005ebc0] [0]
  23] T [Write] [0x4005e600] [0]
  24] T [Read] [0x40001080]
  25] T [Write] [0x4005e5c0] [0]
  26] T [Write] [0x4005e300] [0]
  27] T [Read] [0x40000f00]
  28] T [Write] [0x4005e2c0] [0]
  29] T [Read] [0x20010480]
  30] T [Read] [0x200104c0]
  31] T [Read] [0x200026c0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [pre] [pre] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    17]BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
    18]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    19]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    20]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    21]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    22]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    23]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    24]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    25]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    26]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    27]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    28]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    29]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    30]BP [ACT] pa[0x4005c000] r[0] b[0] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c000] r[0] b[0] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [544] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
== New Transaction - Mapping Address [0x40001400] (Read)
  Rank : 0
  Bank : 0
  Row  : 8192
  Col  : 10
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016040]
  1] T [Write] [0x4005d000] [0]
  2] T [Write] [0x4005cfc0] [0]
  3] T [Read] [0x40001280]
  4] T [Read] [0x20016700]
  5] T [Read] [0x20016740]
  6] T [Read] [0x20010400]
  7] T [Read] [0x2000a400]
  8] T [Read] [0x20010440]
  9] T [Read] [0x40000ec0]
  10] T [Read] [0x400014c0]
  11] T [Read] [0x40001040]
  12] T [Read] [0x40001340]
  13] T [Read] [0x400011c0]
  14] T [Read] [0x400017c0]
  15] T [Read] [0x40001940]
  16] T [Write] [0x4005f7c0] [0]
  17] T [Write] [0x4005f800] [0]
  18] T [Read] [0x40001380]
  19] T [Write] [0x4005ec00] [0]
  20] T [Read] [0x40001200]
  21] T [Write] [0x4005ebc0] [0]
  22] T [Write] [0x4005e600] [0]
  23] T [Read] [0x40001080]
  24] T [Write] [0x4005e5c0] [0]
  25] T [Write] [0x4005e300] [0]
  26] T [Read] [0x40000f00]
  27] T [Write] [0x4005e2c0] [0]
  28] T [Read] [0x20010480]
  29] T [Read] [0x200104c0]
  30] T [Read] [0x200026c0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [pre] [pre] [8194] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    18]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    20]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    22]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    24]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    26]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    28]BP [ACT] pa[0x4005c000] r[0] b[0] row[8194] col[224]
    29]BP [WRITE] pa[0x4005c000] r[0] b[0] row[8194] col[224]
    30]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    31]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [545] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005ba80] r[0] b[2] row[8194] col[221]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005ba00] r[0] b[0] row[8194] col[221] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005ba40] r[0] b[1] row[8194] col[221] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016040]
  1] T [Write] [0x4005d000] [0]
  2] T [Write] [0x4005cfc0] [0]
  3] T [Read] [0x40001280]
  4] T [Read] [0x20016700]
  5] T [Read] [0x20016740]
  6] T [Read] [0x20010400]
  7] T [Read] [0x2000a400]
  8] T [Read] [0x20010440]
  9] T [Read] [0x40000ec0]
  10] T [Read] [0x400014c0]
  11] T [Read] [0x40001040]
  12] T [Read] [0x40001340]
  13] T [Read] [0x400011c0]
  14] T [Read] [0x400017c0]
  15] T [Read] [0x40001940]
  16] T [Write] [0x4005f7c0] [0]
  17] T [Write] [0x4005f800] [0]
  18] T [Read] [0x40001380]
  19] T [Write] [0x4005ec00] [0]
  20] T [Read] [0x40001200]
  21] T [Write] [0x4005ebc0] [0]
  22] T [Write] [0x4005e600] [0]
  23] T [Read] [0x40001080]
  24] T [Write] [0x4005e5c0] [0]
  25] T [Write] [0x4005e300] [0]
  26] T [Read] [0x40000f00]
  27] T [Write] [0x4005e2c0] [0]
  28] T [Read] [0x20010480]
  29] T [Read] [0x200104c0]
  30] T [Read] [0x200026c0]
  31] T [Write] [0x4005e900] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [pre] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    18]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    20]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    22]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    24]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    26]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    28]BP [ACT] pa[0x4005c000] r[0] b[0] row[8194] col[224]
    29]BP [WRITE] pa[0x4005c000] r[0] b[0] row[8194] col[224]
    30]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    31]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [546] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c000] r[0] b[0] row[8194] col[224]
== New Transaction - Mapping Address [0x20016040] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 176
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005d000] [0]
  1] T [Write] [0x4005cfc0] [0]
  2] T [Read] [0x40001280]
  3] T [Read] [0x20016700]
  4] T [Read] [0x20016740]
  5] T [Read] [0x20010400]
  6] T [Read] [0x2000a400]
  7] T [Read] [0x20010440]
  8] T [Read] [0x40000ec0]
  9] T [Read] [0x400014c0]
  10] T [Read] [0x40001040]
  11] T [Read] [0x40001340]
  12] T [Read] [0x400011c0]
  13] T [Read] [0x400017c0]
  14] T [Read] [0x40001940]
  15] T [Write] [0x4005f7c0] [0]
  16] T [Write] [0x4005f800] [0]
  17] T [Read] [0x40001380]
  18] T [Write] [0x4005ec00] [0]
  19] T [Read] [0x40001200]
  20] T [Write] [0x4005ebc0] [0]
  21] T [Write] [0x4005e600] [0]
  22] T [Read] [0x40001080]
  23] T [Write] [0x4005e5c0] [0]
  24] T [Write] [0x4005e300] [0]
  25] T [Read] [0x40000f00]
  26] T [Write] [0x4005e2c0] [0]
  27] T [Read] [0x20010480]
  28] T [Read] [0x200104c0]
  29] T [Read] [0x200026c0]
  30] T [Write] [0x4005e900] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [pre] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    16]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    18]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    20]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    22]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    24]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    26]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    28]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    29]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    30]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    31]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [547] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c000] r[0] b[0] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005ba40] r[0] b[1] row[8194] col[221] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005ba80] r[0] b[2] row[8194] col[221] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005d000] [0]
  1] T [Write] [0x4005cfc0] [0]
  2] T [Read] [0x40001280]
  3] T [Read] [0x20016700]
  4] T [Read] [0x20016740]
  5] T [Read] [0x20010400]
  6] T [Read] [0x2000a400]
  7] T [Read] [0x20010440]
  8] T [Read] [0x40000ec0]
  9] T [Read] [0x400014c0]
  10] T [Read] [0x40001040]
  11] T [Read] [0x40001340]
  12] T [Read] [0x400011c0]
  13] T [Read] [0x400017c0]
  14] T [Read] [0x40001940]
  15] T [Write] [0x4005f7c0] [0]
  16] T [Write] [0x4005f800] [0]
  17] T [Read] [0x40001380]
  18] T [Write] [0x4005ec00] [0]
  19] T [Read] [0x40001200]
  20] T [Write] [0x4005ebc0] [0]
  21] T [Write] [0x4005e600] [0]
  22] T [Read] [0x40001080]
  23] T [Write] [0x4005e5c0] [0]
  24] T [Write] [0x4005e300] [0]
  25] T [Read] [0x40000f00]
  26] T [Write] [0x4005e2c0] [0]
  27] T [Read] [0x20010480]
  28] T [Read] [0x200104c0]
  29] T [Read] [0x200026c0]
  30] T [Write] [0x4005e900] [0]
  31] T [Write] [0x4005e8c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    16]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    18]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    20]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    22]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    24]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    26]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    28]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    29]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    30]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [548] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005b940] r[0] b[5] row[8194] col[220]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005d000] [0]
  1] T [Write] [0x4005cfc0] [0]
  2] T [Read] [0x40001280]
  3] T [Read] [0x20016700]
  4] T [Read] [0x20016740]
  5] T [Read] [0x20010400]
  6] T [Read] [0x2000a400]
  7] T [Read] [0x20010440]
  8] T [Read] [0x40000ec0]
  9] T [Read] [0x400014c0]
  10] T [Read] [0x40001040]
  11] T [Read] [0x40001340]
  12] T [Read] [0x400011c0]
  13] T [Read] [0x400017c0]
  14] T [Read] [0x40001940]
  15] T [Write] [0x4005f7c0] [0]
  16] T [Write] [0x4005f800] [0]
  17] T [Read] [0x40001380]
  18] T [Write] [0x4005ec00] [0]
  19] T [Read] [0x40001200]
  20] T [Write] [0x4005ebc0] [0]
  21] T [Write] [0x4005e600] [0]
  22] T [Read] [0x40001080]
  23] T [Write] [0x4005e5c0] [0]
  24] T [Write] [0x4005e300] [0]
  25] T [Read] [0x40000f00]
  26] T [Write] [0x4005e2c0] [0]
  27] T [Read] [0x20010480]
  28] T [Read] [0x200104c0]
  29] T [Read] [0x200026c0]
  30] T [Write] [0x4005e900] [0]
  31] T [Write] [0x4005e8c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [pre] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    16]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    18]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    20]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    22]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    24]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    26]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    28]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    29]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    30]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [549] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005ba80] r[0] b[2] row[8194] col[221] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c000] r[0] b[0] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005d000] [0]
  1] T [Write] [0x4005cfc0] [0]
  2] T [Read] [0x40001280]
  3] T [Read] [0x20016700]
  4] T [Read] [0x20016740]
  5] T [Read] [0x20010400]
  6] T [Read] [0x2000a400]
  7] T [Read] [0x20010440]
  8] T [Read] [0x40000ec0]
  9] T [Read] [0x400014c0]
  10] T [Read] [0x40001040]
  11] T [Read] [0x40001340]
  12] T [Read] [0x400011c0]
  13] T [Read] [0x400017c0]
  14] T [Read] [0x40001940]
  15] T [Write] [0x4005f7c0] [0]
  16] T [Write] [0x4005f800] [0]
  17] T [Read] [0x40001380]
  18] T [Write] [0x4005ec00] [0]
  19] T [Read] [0x40001200]
  20] T [Write] [0x4005ebc0] [0]
  21] T [Write] [0x4005e600] [0]
  22] T [Read] [0x40001080]
  23] T [Write] [0x4005e5c0] [0]
  24] T [Write] [0x4005e300] [0]
  25] T [Read] [0x40000f00]
  26] T [Write] [0x4005e2c0] [0]
  27] T [Read] [0x20010480]
  28] T [Read] [0x200104c0]
  29] T [Read] [0x200026c0]
  30] T [Write] [0x4005e900] [0]
  31] T [Write] [0x4005e8c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    16]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    18]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    20]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    22]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    24]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    26]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    28]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    29]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    30]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [550] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005d000] [0]
  1] T [Write] [0x4005cfc0] [0]
  2] T [Read] [0x40001280]
  3] T [Read] [0x20016700]
  4] T [Read] [0x20016740]
  5] T [Read] [0x20010400]
  6] T [Read] [0x2000a400]
  7] T [Read] [0x20010440]
  8] T [Read] [0x40000ec0]
  9] T [Read] [0x400014c0]
  10] T [Read] [0x40001040]
  11] T [Read] [0x40001340]
  12] T [Read] [0x400011c0]
  13] T [Read] [0x400017c0]
  14] T [Read] [0x40001940]
  15] T [Write] [0x4005f7c0] [0]
  16] T [Write] [0x4005f800] [0]
  17] T [Read] [0x40001380]
  18] T [Write] [0x4005ec00] [0]
  19] T [Read] [0x40001200]
  20] T [Write] [0x4005ebc0] [0]
  21] T [Write] [0x4005e600] [0]
  22] T [Read] [0x40001080]
  23] T [Write] [0x4005e5c0] [0]
  24] T [Write] [0x4005e300] [0]
  25] T [Read] [0x40000f00]
  26] T [Write] [0x4005e2c0] [0]
  27] T [Read] [0x20010480]
  28] T [Read] [0x200104c0]
  29] T [Read] [0x200026c0]
  30] T [Write] [0x4005e900] [0]
  31] T [Write] [0x4005e8c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
    15]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    16]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    17]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    18]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    19]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    20]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    21]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    22]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    23]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    24]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    25]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    26]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    27]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    28]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    29]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    30]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [551] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c000] r[0] b[0] row[8194] col[224] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
== New Transaction - Mapping Address [0x4005d000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 232
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005cfc0] [0]
  1] T [Read] [0x40001280]
  2] T [Read] [0x20016700]
  3] T [Read] [0x20016740]
  4] T [Read] [0x20010400]
  5] T [Read] [0x2000a400]
  6] T [Read] [0x20010440]
  7] T [Read] [0x40000ec0]
  8] T [Read] [0x400014c0]
  9] T [Read] [0x40001040]
  10] T [Read] [0x40001340]
  11] T [Read] [0x400011c0]
  12] T [Read] [0x400017c0]
  13] T [Read] [0x40001940]
  14] T [Write] [0x4005f7c0] [0]
  15] T [Write] [0x4005f800] [0]
  16] T [Read] [0x40001380]
  17] T [Write] [0x4005ec00] [0]
  18] T [Read] [0x40001200]
  19] T [Write] [0x4005ebc0] [0]
  20] T [Write] [0x4005e600] [0]
  21] T [Read] [0x40001080]
  22] T [Write] [0x4005e5c0] [0]
  23] T [Write] [0x4005e300] [0]
  24] T [Read] [0x40000f00]
  25] T [Write] [0x4005e2c0] [0]
  26] T [Read] [0x20010480]
  27] T [Read] [0x200104c0]
  28] T [Read] [0x200026c0]
  29] T [Write] [0x4005e900] [0]
  30] T [Write] [0x4005e8c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    8]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    10]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    12]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    14]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    16]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    18]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    20]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    22]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    24]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    26]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    28]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    30]BP [ACT] pa[0x4005d000] r[0] b[0] row[8194] col[232]
    31]BP [WRITE] pa[0x4005d000] r[0] b[0] row[8194] col[232]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [552] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005b940] r[0] b[5] row[8194] col[220]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005cfc0] [0]
  1] T [Read] [0x40001280]
  2] T [Read] [0x20016700]
  3] T [Read] [0x20016740]
  4] T [Read] [0x20010400]
  5] T [Read] [0x2000a400]
  6] T [Read] [0x20010440]
  7] T [Read] [0x40000ec0]
  8] T [Read] [0x400014c0]
  9] T [Read] [0x40001040]
  10] T [Read] [0x40001340]
  11] T [Read] [0x400011c0]
  12] T [Read] [0x400017c0]
  13] T [Read] [0x40001940]
  14] T [Write] [0x4005f7c0] [0]
  15] T [Write] [0x4005f800] [0]
  16] T [Read] [0x40001380]
  17] T [Write] [0x4005ec00] [0]
  18] T [Read] [0x40001200]
  19] T [Write] [0x4005ebc0] [0]
  20] T [Write] [0x4005e600] [0]
  21] T [Read] [0x40001080]
  22] T [Write] [0x4005e5c0] [0]
  23] T [Write] [0x4005e300] [0]
  24] T [Read] [0x40000f00]
  25] T [Write] [0x4005e2c0] [0]
  26] T [Read] [0x20010480]
  27] T [Read] [0x200104c0]
  28] T [Read] [0x200026c0]
  29] T [Write] [0x4005e900] [0]
  30] T [Write] [0x4005e8c0] [0]
  31] T [Write] [0x4005f200] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [ACT] pa[0x4005d000] r[0] b[0] row[8194] col[232]
    30]BP [WRITE] pa[0x4005d000] r[0] b[0] row[8194] col[232]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [553] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200165c0] r[0] b[7] row[4096] col[178]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005d000] r[0] b[0] row[8194] col[232]
== New Transaction - Mapping Address [0x4005cfc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 231
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001280]
  1] T [Read] [0x20016700]
  2] T [Read] [0x20016740]
  3] T [Read] [0x20010400]
  4] T [Read] [0x2000a400]
  5] T [Read] [0x20010440]
  6] T [Read] [0x40000ec0]
  7] T [Read] [0x400014c0]
  8] T [Read] [0x40001040]
  9] T [Read] [0x40001340]
  10] T [Read] [0x400011c0]
  11] T [Read] [0x400017c0]
  12] T [Read] [0x40001940]
  13] T [Write] [0x4005f7c0] [0]
  14] T [Write] [0x4005f800] [0]
  15] T [Read] [0x40001380]
  16] T [Write] [0x4005ec00] [0]
  17] T [Read] [0x40001200]
  18] T [Write] [0x4005ebc0] [0]
  19] T [Write] [0x4005e600] [0]
  20] T [Read] [0x40001080]
  21] T [Write] [0x4005e5c0] [0]
  22] T [Write] [0x4005e300] [0]
  23] T [Read] [0x40000f00]
  24] T [Write] [0x4005e2c0] [0]
  25] T [Read] [0x20010480]
  26] T [Read] [0x200104c0]
  27] T [Read] [0x200026c0]
  28] T [Write] [0x4005e900] [0]
  29] T [Write] [0x4005e8c0] [0]
  30] T [Write] [0x4005f200] [0]
== Printing bank states (According to MC)
[8194] [8194] [8194] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [554] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005d000] r[0] b[0] row[8194] col[232]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005b940] r[0] b[5] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001280]
  1] T [Read] [0x20016700]
  2] T [Read] [0x20016740]
  3] T [Read] [0x20010400]
  4] T [Read] [0x2000a400]
  5] T [Read] [0x20010440]
  6] T [Read] [0x40000ec0]
  7] T [Read] [0x400014c0]
  8] T [Read] [0x40001040]
  9] T [Read] [0x40001340]
  10] T [Read] [0x400011c0]
  11] T [Read] [0x400017c0]
  12] T [Read] [0x40001940]
  13] T [Write] [0x4005f7c0] [0]
  14] T [Write] [0x4005f800] [0]
  15] T [Read] [0x40001380]
  16] T [Write] [0x4005ec00] [0]
  17] T [Read] [0x40001200]
  18] T [Write] [0x4005ebc0] [0]
  19] T [Write] [0x4005e600] [0]
  20] T [Read] [0x40001080]
  21] T [Write] [0x4005e5c0] [0]
  22] T [Write] [0x4005e300] [0]
  23] T [Read] [0x40000f00]
  24] T [Write] [0x4005e2c0] [0]
  25] T [Read] [0x20010480]
  26] T [Read] [0x200104c0]
  27] T [Read] [0x200026c0]
  28] T [Write] [0x4005e900] [0]
  29] T [Write] [0x4005e8c0] [0]
  30] T [Write] [0x4005f200] [0]
  31] T [Write] [0x4005f1c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [8194] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [555] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001280]
  1] T [Read] [0x20016700]
  2] T [Read] [0x20016740]
  3] T [Read] [0x20010400]
  4] T [Read] [0x2000a400]
  5] T [Read] [0x20010440]
  6] T [Read] [0x40000ec0]
  7] T [Read] [0x400014c0]
  8] T [Read] [0x40001040]
  9] T [Read] [0x40001340]
  10] T [Read] [0x400011c0]
  11] T [Read] [0x400017c0]
  12] T [Read] [0x40001940]
  13] T [Write] [0x4005f7c0] [0]
  14] T [Write] [0x4005f800] [0]
  15] T [Read] [0x40001380]
  16] T [Write] [0x4005ec00] [0]
  17] T [Read] [0x40001200]
  18] T [Write] [0x4005ebc0] [0]
  19] T [Write] [0x4005e600] [0]
  20] T [Read] [0x40001080]
  21] T [Write] [0x4005e5c0] [0]
  22] T [Write] [0x4005e300] [0]
  23] T [Read] [0x40000f00]
  24] T [Write] [0x4005e2c0] [0]
  25] T [Read] [0x20010480]
  26] T [Read] [0x200104c0]
  27] T [Read] [0x200026c0]
  28] T [Write] [0x4005e900] [0]
  29] T [Write] [0x4005e8c0] [0]
  30] T [Write] [0x4005f200] [0]
  31] T [Write] [0x4005f1c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [pre] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [556] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005b940] r[0] b[5] row[8194] col[220] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005d000] r[0] b[0] row[8194] col[232] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001280]
  1] T [Read] [0x20016700]
  2] T [Read] [0x20016740]
  3] T [Read] [0x20010400]
  4] T [Read] [0x2000a400]
  5] T [Read] [0x20010440]
  6] T [Read] [0x40000ec0]
  7] T [Read] [0x400014c0]
  8] T [Read] [0x40001040]
  9] T [Read] [0x40001340]
  10] T [Read] [0x400011c0]
  11] T [Read] [0x400017c0]
  12] T [Read] [0x40001940]
  13] T [Write] [0x4005f7c0] [0]
  14] T [Write] [0x4005f800] [0]
  15] T [Read] [0x40001380]
  16] T [Write] [0x4005ec00] [0]
  17] T [Read] [0x40001200]
  18] T [Write] [0x4005ebc0] [0]
  19] T [Write] [0x4005e600] [0]
  20] T [Read] [0x40001080]
  21] T [Write] [0x4005e5c0] [0]
  22] T [Write] [0x4005e300] [0]
  23] T [Read] [0x40000f00]
  24] T [Write] [0x4005e2c0] [0]
  25] T [Read] [0x20010480]
  26] T [Read] [0x200104c0]
  27] T [Read] [0x200026c0]
  28] T [Write] [0x4005e900] [0]
  29] T [Write] [0x4005e8c0] [0]
  30] T [Write] [0x4005f200] [0]
  31] T [Write] [0x4005f1c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [pre] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [557] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001280]
  1] T [Read] [0x20016700]
  2] T [Read] [0x20016740]
  3] T [Read] [0x20010400]
  4] T [Read] [0x2000a400]
  5] T [Read] [0x20010440]
  6] T [Read] [0x40000ec0]
  7] T [Read] [0x400014c0]
  8] T [Read] [0x40001040]
  9] T [Read] [0x40001340]
  10] T [Read] [0x400011c0]
  11] T [Read] [0x400017c0]
  12] T [Read] [0x40001940]
  13] T [Write] [0x4005f7c0] [0]
  14] T [Write] [0x4005f800] [0]
  15] T [Read] [0x40001380]
  16] T [Write] [0x4005ec00] [0]
  17] T [Read] [0x40001200]
  18] T [Write] [0x4005ebc0] [0]
  19] T [Write] [0x4005e600] [0]
  20] T [Read] [0x40001080]
  21] T [Write] [0x4005e5c0] [0]
  22] T [Write] [0x4005e300] [0]
  23] T [Read] [0x40000f00]
  24] T [Write] [0x4005e2c0] [0]
  25] T [Read] [0x20010480]
  26] T [Read] [0x200104c0]
  27] T [Read] [0x200026c0]
  28] T [Write] [0x4005e900] [0]
  29] T [Write] [0x4005e8c0] [0]
  30] T [Write] [0x4005f200] [0]
  31] T [Write] [0x4005f1c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [pre] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    17]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    19]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    21]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    23]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    25]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    27]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    29]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [558] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005d000] r[0] b[0] row[8194] col[232] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
== New Transaction - Mapping Address [0x40001280] (Read)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016700]
  1] T [Read] [0x20016740]
  2] T [Read] [0x20010400]
  3] T [Read] [0x2000a400]
  4] T [Read] [0x20010440]
  5] T [Read] [0x40000ec0]
  6] T [Read] [0x400014c0]
  7] T [Read] [0x40001040]
  8] T [Read] [0x40001340]
  9] T [Read] [0x400011c0]
  10] T [Read] [0x400017c0]
  11] T [Read] [0x40001940]
  12] T [Write] [0x4005f7c0] [0]
  13] T [Write] [0x4005f800] [0]
  14] T [Read] [0x40001380]
  15] T [Write] [0x4005ec00] [0]
  16] T [Read] [0x40001200]
  17] T [Write] [0x4005ebc0] [0]
  18] T [Write] [0x4005e600] [0]
  19] T [Read] [0x40001080]
  20] T [Write] [0x4005e5c0] [0]
  21] T [Write] [0x4005e300] [0]
  22] T [Read] [0x40000f00]
  23] T [Write] [0x4005e2c0] [0]
  24] T [Read] [0x20010480]
  25] T [Read] [0x200104c0]
  26] T [Read] [0x200026c0]
  27] T [Write] [0x4005e900] [0]
  28] T [Write] [0x4005e8c0] [0]
  29] T [Write] [0x4005f200] [0]
  30] T [Write] [0x4005f1c0] [0]
== Printing bank states (According to MC)
[8194] [4096] [pre] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    17]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    19]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    21]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    23]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    25]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    27]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    29]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    31]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [559] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20017a40] r[0] b[1] row[4096] col[189]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016700]
  1] T [Read] [0x20016740]
  2] T [Read] [0x20010400]
  3] T [Read] [0x2000a400]
  4] T [Read] [0x20010440]
  5] T [Read] [0x40000ec0]
  6] T [Read] [0x400014c0]
  7] T [Read] [0x40001040]
  8] T [Read] [0x40001340]
  9] T [Read] [0x400011c0]
  10] T [Read] [0x400017c0]
  11] T [Read] [0x40001940]
  12] T [Write] [0x4005f7c0] [0]
  13] T [Write] [0x4005f800] [0]
  14] T [Read] [0x40001380]
  15] T [Write] [0x4005ec00] [0]
  16] T [Read] [0x40001200]
  17] T [Write] [0x4005ebc0] [0]
  18] T [Write] [0x4005e600] [0]
  19] T [Read] [0x40001080]
  20] T [Write] [0x4005e5c0] [0]
  21] T [Write] [0x4005e300] [0]
  22] T [Read] [0x40000f00]
  23] T [Write] [0x4005e2c0] [0]
  24] T [Read] [0x20010480]
  25] T [Read] [0x200104c0]
  26] T [Read] [0x200026c0]
  27] T [Write] [0x4005e900] [0]
  28] T [Write] [0x4005e8c0] [0]
  29] T [Write] [0x4005f200] [0]
  30] T [Write] [0x4005f1c0] [0]
  31] T [Write] [0x4005ef00] [0]
== Printing bank states (According to MC)
[8194] [4096] [idle] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    17]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    19]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    21]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    23]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    25]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    27]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    29]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    31]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [560] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016700]
  1] T [Read] [0x20016740]
  2] T [Read] [0x20010400]
  3] T [Read] [0x2000a400]
  4] T [Read] [0x20010440]
  5] T [Read] [0x40000ec0]
  6] T [Read] [0x400014c0]
  7] T [Read] [0x40001040]
  8] T [Read] [0x40001340]
  9] T [Read] [0x400011c0]
  10] T [Read] [0x400017c0]
  11] T [Read] [0x40001940]
  12] T [Write] [0x4005f7c0] [0]
  13] T [Write] [0x4005f800] [0]
  14] T [Read] [0x40001380]
  15] T [Write] [0x4005ec00] [0]
  16] T [Read] [0x40001200]
  17] T [Write] [0x4005ebc0] [0]
  18] T [Write] [0x4005e600] [0]
  19] T [Read] [0x40001080]
  20] T [Write] [0x4005e5c0] [0]
  21] T [Write] [0x4005e300] [0]
  22] T [Read] [0x40000f00]
  23] T [Write] [0x4005e2c0] [0]
  24] T [Read] [0x20010480]
  25] T [Read] [0x200104c0]
  26] T [Read] [0x200026c0]
  27] T [Write] [0x4005e900] [0]
  28] T [Write] [0x4005e8c0] [0]
  29] T [Write] [0x4005f200] [0]
  30] T [Write] [0x4005f1c0] [0]
  31] T [Write] [0x4005ef00] [0]
== Printing bank states (According to MC)
[8194] [4096] [idle] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    6]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    7]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    9]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    11]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    13]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    15]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    16]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    17]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    18]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    19]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    20]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    21]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    22]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    23]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    24]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    25]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    26]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    27]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    28]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    29]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    30]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    31]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [561] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016700]
  1] T [Read] [0x20016740]
  2] T [Read] [0x20010400]
  3] T [Read] [0x2000a400]
  4] T [Read] [0x20010440]
  5] T [Read] [0x40000ec0]
  6] T [Read] [0x400014c0]
  7] T [Read] [0x40001040]
  8] T [Read] [0x40001340]
  9] T [Read] [0x400011c0]
  10] T [Read] [0x400017c0]
  11] T [Read] [0x40001940]
  12] T [Write] [0x4005f7c0] [0]
  13] T [Write] [0x4005f800] [0]
  14] T [Read] [0x40001380]
  15] T [Write] [0x4005ec00] [0]
  16] T [Read] [0x40001200]
  17] T [Write] [0x4005ebc0] [0]
  18] T [Write] [0x4005e600] [0]
  19] T [Read] [0x40001080]
  20] T [Write] [0x4005e5c0] [0]
  21] T [Write] [0x4005e300] [0]
  22] T [Read] [0x40000f00]
  23] T [Write] [0x4005e2c0] [0]
  24] T [Read] [0x20010480]
  25] T [Read] [0x200104c0]
  26] T [Read] [0x200026c0]
  27] T [Write] [0x4005e900] [0]
  28] T [Write] [0x4005e8c0] [0]
  29] T [Write] [0x4005f200] [0]
  30] T [Write] [0x4005f1c0] [0]
  31] T [Write] [0x4005ef00] [0]
== Printing bank states (According to MC)
[8194] [4096] [4096] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
    6]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    7]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    8]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    9]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    10]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    11]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    12]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    13]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    14]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    15]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    16]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    17]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    18]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    19]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    20]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    21]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    22]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    23]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    24]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    25]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    26]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    27]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    28]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    29]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    30]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [562] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20019280] r[0] b[2] row[4096] col[201]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
== New Transaction - Mapping Address [0x20016700] (Read)
  Rank : 0
  Bank : 4
  Row  : 4096
  Col  : 179
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016740]
  1] T [Read] [0x20010400]
  2] T [Read] [0x2000a400]
  3] T [Read] [0x20010440]
  4] T [Read] [0x40000ec0]
  5] T [Read] [0x400014c0]
  6] T [Read] [0x40001040]
  7] T [Read] [0x40001340]
  8] T [Read] [0x400011c0]
  9] T [Read] [0x400017c0]
  10] T [Read] [0x40001940]
  11] T [Write] [0x4005f7c0] [0]
  12] T [Write] [0x4005f800] [0]
  13] T [Read] [0x40001380]
  14] T [Write] [0x4005ec00] [0]
  15] T [Read] [0x40001200]
  16] T [Write] [0x4005ebc0] [0]
  17] T [Write] [0x4005e600] [0]
  18] T [Read] [0x40001080]
  19] T [Write] [0x4005e5c0] [0]
  20] T [Write] [0x4005e300] [0]
  21] T [Read] [0x40000f00]
  22] T [Write] [0x4005e2c0] [0]
  23] T [Read] [0x20010480]
  24] T [Read] [0x200104c0]
  25] T [Read] [0x200026c0]
  26] T [Write] [0x4005e900] [0]
  27] T [Write] [0x4005e8c0] [0]
  28] T [Write] [0x4005f200] [0]
  29] T [Write] [0x4005f1c0] [0]
  30] T [Write] [0x4005ef00] [0]
== Printing bank states (According to MC)
[8194] [4096] [4096] [8194] [idle] [8194] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    7]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    8]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    9]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    10]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    11]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    12]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    13]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    14]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    15]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    16]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    17]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    18]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    19]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    20]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    21]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    22]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    23]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    24]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    25]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    26]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    27]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    28]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    29]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    30]BP [ACT] pa[0x20016700] r[0] b[4] row[4096] col[179]
    31]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [563] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200165c0] r[0] b[7] row[4096] col[178]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20016740]
  1] T [Read] [0x20010400]
  2] T [Read] [0x2000a400]
  3] T [Read] [0x20010440]
  4] T [Read] [0x40000ec0]
  5] T [Read] [0x400014c0]
  6] T [Read] [0x40001040]
  7] T [Read] [0x40001340]
  8] T [Read] [0x400011c0]
  9] T [Read] [0x400017c0]
  10] T [Read] [0x40001940]
  11] T [Write] [0x4005f7c0] [0]
  12] T [Write] [0x4005f800] [0]
  13] T [Read] [0x40001380]
  14] T [Write] [0x4005ec00] [0]
  15] T [Read] [0x40001200]
  16] T [Write] [0x4005ebc0] [0]
  17] T [Write] [0x4005e600] [0]
  18] T [Read] [0x40001080]
  19] T [Write] [0x4005e5c0] [0]
  20] T [Write] [0x4005e300] [0]
  21] T [Read] [0x40000f00]
  22] T [Write] [0x4005e2c0] [0]
  23] T [Read] [0x20010480]
  24] T [Read] [0x200104c0]
  25] T [Read] [0x200026c0]
  26] T [Write] [0x4005e900] [0]
  27] T [Write] [0x4005e8c0] [0]
  28] T [Write] [0x4005f200] [0]
  29] T [Write] [0x4005f1c0] [0]
  30] T [Write] [0x4005ef00] [0]
  31] T [Write] [0x4005eec0] [0]
== Printing bank states (According to MC)
[8194] [4096] [4096] [8194] [idle] [pre] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    7]BP [ACT] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    8]BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
    9]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    10]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    11]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    12]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    13]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    14]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    15]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    16]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    17]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    18]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    19]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    20]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    21]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    22]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    23]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    24]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    25]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    26]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    27]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    28]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    29]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    30]BP [ACT] pa[0x20016700] r[0] b[4] row[4096] col[179]
    31]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [564] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
== New Transaction - Mapping Address [0x20016740] (Read)
  Rank : 0
  Bank : 5
  Row  : 4096
  Col  : 179
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010400]
  1] T [Read] [0x2000a400]
  2] T [Read] [0x20010440]
  3] T [Read] [0x40000ec0]
  4] T [Read] [0x400014c0]
  5] T [Read] [0x40001040]
  6] T [Read] [0x40001340]
  7] T [Read] [0x400011c0]
  8] T [Read] [0x400017c0]
  9] T [Read] [0x40001940]
  10] T [Write] [0x4005f7c0] [0]
  11] T [Write] [0x4005f800] [0]
  12] T [Read] [0x40001380]
  13] T [Write] [0x4005ec00] [0]
  14] T [Read] [0x40001200]
  15] T [Write] [0x4005ebc0] [0]
  16] T [Write] [0x4005e600] [0]
  17] T [Read] [0x40001080]
  18] T [Write] [0x4005e5c0] [0]
  19] T [Write] [0x4005e300] [0]
  20] T [Read] [0x40000f00]
  21] T [Write] [0x4005e2c0] [0]
  22] T [Read] [0x20010480]
  23] T [Read] [0x200104c0]
  24] T [Read] [0x200026c0]
  25] T [Write] [0x4005e900] [0]
  26] T [Write] [0x4005e8c0] [0]
  27] T [Write] [0x4005f200] [0]
  28] T [Write] [0x4005f1c0] [0]
  29] T [Write] [0x4005ef00] [0]
  30] T [Write] [0x4005eec0] [0]
== Printing bank states (According to MC)
[8194] [4096] [4096] [8194] [idle] [pre] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    7]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    8]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    9]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    10]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    11]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    12]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    13]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    14]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    15]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    16]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    17]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    18]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    19]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    20]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    21]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    22]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    23]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    24]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    25]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    26]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    27]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    28]BP [ACT] pa[0x20016700] r[0] b[4] row[4096] col[179]
    29]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    30]BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
    31]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [565] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x4005bac0] r[0] b[3] row[8194] col[221]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20016700] r[0] b[4] row[4096] col[179]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010400]
  1] T [Read] [0x2000a400]
  2] T [Read] [0x20010440]
  3] T [Read] [0x40000ec0]
  4] T [Read] [0x400014c0]
  5] T [Read] [0x40001040]
  6] T [Read] [0x40001340]
  7] T [Read] [0x400011c0]
  8] T [Read] [0x400017c0]
  9] T [Read] [0x40001940]
  10] T [Write] [0x4005f7c0] [0]
  11] T [Write] [0x4005f800] [0]
  12] T [Read] [0x40001380]
  13] T [Write] [0x4005ec00] [0]
  14] T [Read] [0x40001200]
  15] T [Write] [0x4005ebc0] [0]
  16] T [Write] [0x4005e600] [0]
  17] T [Read] [0x40001080]
  18] T [Write] [0x4005e5c0] [0]
  19] T [Write] [0x4005e300] [0]
  20] T [Read] [0x40000f00]
  21] T [Write] [0x4005e2c0] [0]
  22] T [Read] [0x20010480]
  23] T [Read] [0x200104c0]
  24] T [Read] [0x200026c0]
  25] T [Write] [0x4005e900] [0]
  26] T [Write] [0x4005e8c0] [0]
  27] T [Write] [0x4005f200] [0]
  28] T [Write] [0x4005f1c0] [0]
  29] T [Write] [0x4005ef00] [0]
  30] T [Write] [0x4005eec0] [0]
  31] T [Write] [0x4005f500] [0]
== Printing bank states (According to MC)
[8194] [4096] [4096] [8194] [4096] [pre] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
    5]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    7]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    8]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    9]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    10]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    11]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    12]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    13]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    14]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    15]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    16]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    17]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    18]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    19]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    20]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    21]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    22]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    23]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    24]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    25]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    26]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    27]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    28]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    29]BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
    30]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [566] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20016700] r[0] b[4] row[4096] col[179]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
== New Transaction - Mapping Address [0x20010400] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 130
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a400]
  1] T [Read] [0x20010440]
  2] T [Read] [0x40000ec0]
  3] T [Read] [0x400014c0]
  4] T [Read] [0x40001040]
  5] T [Read] [0x40001340]
  6] T [Read] [0x400011c0]
  7] T [Read] [0x400017c0]
  8] T [Read] [0x40001940]
  9] T [Write] [0x4005f7c0] [0]
  10] T [Write] [0x4005f800] [0]
  11] T [Read] [0x40001380]
  12] T [Write] [0x4005ec00] [0]
  13] T [Read] [0x40001200]
  14] T [Write] [0x4005ebc0] [0]
  15] T [Write] [0x4005e600] [0]
  16] T [Read] [0x40001080]
  17] T [Write] [0x4005e5c0] [0]
  18] T [Write] [0x4005e300] [0]
  19] T [Read] [0x40000f00]
  20] T [Write] [0x4005e2c0] [0]
  21] T [Read] [0x20010480]
  22] T [Read] [0x200104c0]
  23] T [Read] [0x200026c0]
  24] T [Write] [0x4005e900] [0]
  25] T [Write] [0x4005e8c0] [0]
  26] T [Write] [0x4005f200] [0]
  27] T [Write] [0x4005f1c0] [0]
  28] T [Write] [0x4005ef00] [0]
  29] T [Write] [0x4005eec0] [0]
  30] T [Write] [0x4005f500] [0]
== Printing bank states (According to MC)
[8194] [4096] [4096] [8194] [4096] [pre] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    7]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    8]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    9]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    10]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    11]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    12]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    13]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    14]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    15]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    16]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    17]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    18]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    19]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    20]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    21]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    22]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    23]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    24]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    25]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    26]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    27]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    28]BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
    29]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    30]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    31]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200165c0] r[0] b[7] row[4096] col[178] data[0]=NO DATA

 ------------------------- [567] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20019280] r[0] b[2] row[4096] col[201]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x2000a400]
  1] T [Read] [0x20010440]
  2] T [Read] [0x40000ec0]
  3] T [Read] [0x400014c0]
  4] T [Read] [0x40001040]
  5] T [Read] [0x40001340]
  6] T [Read] [0x400011c0]
  7] T [Read] [0x400017c0]
  8] T [Read] [0x40001940]
  9] T [Write] [0x4005f7c0] [0]
  10] T [Write] [0x4005f800] [0]
  11] T [Read] [0x40001380]
  12] T [Write] [0x4005ec00] [0]
  13] T [Read] [0x40001200]
  14] T [Write] [0x4005ebc0] [0]
  15] T [Write] [0x4005e600] [0]
  16] T [Read] [0x40001080]
  17] T [Write] [0x4005e5c0] [0]
  18] T [Write] [0x4005e300] [0]
  19] T [Read] [0x40000f00]
  20] T [Write] [0x4005e2c0] [0]
  21] T [Read] [0x20010480]
  22] T [Read] [0x200104c0]
  23] T [Read] [0x200026c0]
  24] T [Write] [0x4005e900] [0]
  25] T [Write] [0x4005e8c0] [0]
  26] T [Write] [0x4005f200] [0]
  27] T [Write] [0x4005f1c0] [0]
  28] T [Write] [0x4005ef00] [0]
  29] T [Write] [0x4005eec0] [0]
  30] T [Write] [0x4005f500] [0]
  31] T [Write] [0x4005f4c0] [0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8194] [4096] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [ACT] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    7]BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
    8]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    9]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    10]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    11]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    12]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    13]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    14]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    15]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    16]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    17]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    18]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    19]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    20]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    21]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    22]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    23]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    24]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    25]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    26]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    27]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    28]BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
    29]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    30]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    31]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [568] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
== New Transaction - Mapping Address [0x2000a400] (Read)
  Rank : 0
  Bank : 0
  Row  : 4096
  Col  : 82
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010440]
  1] T [Read] [0x40000ec0]
  2] T [Read] [0x400014c0]
  3] T [Read] [0x40001040]
  4] T [Read] [0x40001340]
  5] T [Read] [0x400011c0]
  6] T [Read] [0x400017c0]
  7] T [Read] [0x40001940]
  8] T [Write] [0x4005f7c0] [0]
  9] T [Write] [0x4005f800] [0]
  10] T [Read] [0x40001380]
  11] T [Write] [0x4005ec00] [0]
  12] T [Read] [0x40001200]
  13] T [Write] [0x4005ebc0] [0]
  14] T [Write] [0x4005e600] [0]
  15] T [Read] [0x40001080]
  16] T [Write] [0x4005e5c0] [0]
  17] T [Write] [0x4005e300] [0]
  18] T [Read] [0x40000f00]
  19] T [Write] [0x4005e2c0] [0]
  20] T [Read] [0x20010480]
  21] T [Read] [0x200104c0]
  22] T [Read] [0x200026c0]
  23] T [Write] [0x4005e900] [0]
  24] T [Write] [0x4005e8c0] [0]
  25] T [Write] [0x4005f200] [0]
  26] T [Write] [0x4005f1c0] [0]
  27] T [Write] [0x4005ef00] [0]
  28] T [Write] [0x4005eec0] [0]
  29] T [Write] [0x4005f500] [0]
  30] T [Write] [0x4005f4c0] [0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8194] [4096] [idle] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    8]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    9]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    10]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    11]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    12]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    13]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    14]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    15]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    16]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    17]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    18]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    19]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    20]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    21]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    22]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    23]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    24]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    25]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    26]BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
    27]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    28]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    29]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    30]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    31]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200165c0] r[0] b[7] row[4096] col[178] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x4005bac0] r[0] b[3] row[8194] col[221] data[0]=NO DATA

 ------------------------- [569] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200179c0] r[0] b[7] row[4096] col[188]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200165c0] [0]
== Printing transaction queue
  0] T [Read] [0x20010440]
  1] T [Read] [0x40000ec0]
  2] T [Read] [0x400014c0]
  3] T [Read] [0x40001040]
  4] T [Read] [0x40001340]
  5] T [Read] [0x400011c0]
  6] T [Read] [0x400017c0]
  7] T [Read] [0x40001940]
  8] T [Write] [0x4005f7c0] [0]
  9] T [Write] [0x4005f800] [0]
  10] T [Read] [0x40001380]
  11] T [Write] [0x4005ec00] [0]
  12] T [Read] [0x40001200]
  13] T [Write] [0x4005ebc0] [0]
  14] T [Write] [0x4005e600] [0]
  15] T [Read] [0x40001080]
  16] T [Write] [0x4005e5c0] [0]
  17] T [Write] [0x4005e300] [0]
  18] T [Read] [0x40000f00]
  19] T [Write] [0x4005e2c0] [0]
  20] T [Read] [0x20010480]
  21] T [Read] [0x200104c0]
  22] T [Read] [0x200026c0]
  23] T [Write] [0x4005e900] [0]
  24] T [Write] [0x4005e8c0] [0]
  25] T [Write] [0x4005f200] [0]
  26] T [Write] [0x4005f1c0] [0]
  27] T [Write] [0x4005ef00] [0]
  28] T [Write] [0x4005eec0] [0]
  29] T [Write] [0x4005f500] [0]
  30] T [Write] [0x4005f4c0] [0]
  31] T [Write] [0x40060fc0] [0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8194] [4096] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    8]BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
    9]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    10]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    11]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    12]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    13]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    14]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    15]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    16]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    17]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    18]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    19]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    20]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    21]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    22]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    23]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    24]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    25]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    26]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    27]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    28]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    29]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    30]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [570] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20016740] r[0] b[5] row[4096] col[179]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
== New Transaction - Mapping Address [0x20010440] (Read)
  Rank : 0
  Bank : 1
  Row  : 4096
  Col  : 130
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40000ec0]
  1] T [Read] [0x400014c0]
  2] T [Read] [0x40001040]
  3] T [Read] [0x40001340]
  4] T [Read] [0x400011c0]
  5] T [Read] [0x400017c0]
  6] T [Read] [0x40001940]
  7] T [Write] [0x4005f7c0] [0]
  8] T [Write] [0x4005f800] [0]
  9] T [Read] [0x40001380]
  10] T [Write] [0x4005ec00] [0]
  11] T [Read] [0x40001200]
  12] T [Write] [0x4005ebc0] [0]
  13] T [Write] [0x4005e600] [0]
  14] T [Read] [0x40001080]
  15] T [Write] [0x4005e5c0] [0]
  16] T [Write] [0x4005e300] [0]
  17] T [Read] [0x40000f00]
  18] T [Write] [0x4005e2c0] [0]
  19] T [Read] [0x20010480]
  20] T [Read] [0x200104c0]
  21] T [Read] [0x200026c0]
  22] T [Write] [0x4005e900] [0]
  23] T [Write] [0x4005e8c0] [0]
  24] T [Write] [0x4005f200] [0]
  25] T [Write] [0x4005f1c0] [0]
  26] T [Write] [0x4005ef00] [0]
  27] T [Write] [0x4005eec0] [0]
  28] T [Write] [0x4005f500] [0]
  29] T [Write] [0x4005f4c0] [0]
  30] T [Write] [0x40060fc0] [0]
== Printing bank states (According to MC)
[pre] [4096] [4096] [8194] [4096] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    8]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    9]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    10]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    11]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    12]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    13]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    14]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    15]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    16]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    17]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    18]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    19]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    20]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    21]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    22]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    23]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    24]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    25]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    26]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    27]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    28]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    29]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    30]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    31]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x4005bac0] r[0] b[3] row[8194] col[221] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20019280] r[0] b[2] row[4096] col[201] data[0]=NO DATA

 ------------------------- [571] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20017a40] r[0] b[1] row[4096] col[189]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x4005bac0] [0]
== Printing transaction queue
  0] T [Read] [0x40000ec0]
  1] T [Read] [0x400014c0]
  2] T [Read] [0x40001040]
  3] T [Read] [0x40001340]
  4] T [Read] [0x400011c0]
  5] T [Read] [0x400017c0]
  6] T [Read] [0x40001940]
  7] T [Write] [0x4005f7c0] [0]
  8] T [Write] [0x4005f800] [0]
  9] T [Read] [0x40001380]
  10] T [Write] [0x4005ec00] [0]
  11] T [Read] [0x40001200]
  12] T [Write] [0x4005ebc0] [0]
  13] T [Write] [0x4005e600] [0]
  14] T [Read] [0x40001080]
  15] T [Write] [0x4005e5c0] [0]
  16] T [Write] [0x4005e300] [0]
  17] T [Read] [0x40000f00]
  18] T [Write] [0x4005e2c0] [0]
  19] T [Read] [0x20010480]
  20] T [Read] [0x200104c0]
  21] T [Read] [0x200026c0]
  22] T [Write] [0x4005e900] [0]
  23] T [Write] [0x4005e8c0] [0]
  24] T [Write] [0x4005f200] [0]
  25] T [Write] [0x4005f1c0] [0]
  26] T [Write] [0x4005ef00] [0]
  27] T [Write] [0x4005eec0] [0]
  28] T [Write] [0x4005f500] [0]
  29] T [Write] [0x4005f4c0] [0]
  30] T [Write] [0x40060fc0] [0]
  31] T [Write] [0x40061000] [0]
== Printing bank states (According to MC)
[idle] [4096] [4096] [pre] [4096] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    8]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    9]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    10]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    11]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    12]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    13]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    14]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    15]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    16]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    17]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    18]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    19]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    20]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    21]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    22]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    23]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    24]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    25]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    26]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    27]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    28]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    29]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    30]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    31]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [572] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40000ec0]
  1] T [Read] [0x400014c0]
  2] T [Read] [0x40001040]
  3] T [Read] [0x40001340]
  4] T [Read] [0x400011c0]
  5] T [Read] [0x400017c0]
  6] T [Read] [0x40001940]
  7] T [Write] [0x4005f7c0] [0]
  8] T [Write] [0x4005f800] [0]
  9] T [Read] [0x40001380]
  10] T [Write] [0x4005ec00] [0]
  11] T [Read] [0x40001200]
  12] T [Write] [0x4005ebc0] [0]
  13] T [Write] [0x4005e600] [0]
  14] T [Read] [0x40001080]
  15] T [Write] [0x4005e5c0] [0]
  16] T [Write] [0x4005e300] [0]
  17] T [Read] [0x40000f00]
  18] T [Write] [0x4005e2c0] [0]
  19] T [Read] [0x20010480]
  20] T [Read] [0x200104c0]
  21] T [Read] [0x200026c0]
  22] T [Write] [0x4005e900] [0]
  23] T [Write] [0x4005e8c0] [0]
  24] T [Write] [0x4005f200] [0]
  25] T [Write] [0x4005f1c0] [0]
  26] T [Write] [0x4005ef00] [0]
  27] T [Write] [0x4005eec0] [0]
  28] T [Write] [0x4005f500] [0]
  29] T [Write] [0x4005f4c0] [0]
  30] T [Write] [0x40060fc0] [0]
  31] T [Write] [0x40061000] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [ACT] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    8]BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
    9]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    10]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    11]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    12]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    13]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    14]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    15]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    16]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    17]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    18]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    19]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    20]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    21]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    22]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    23]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    24]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    25]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    26]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    27]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    28]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    29]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    30]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20019280] r[0] b[2] row[4096] col[201] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200179c0] r[0] b[7] row[4096] col[188] data[0]=NO DATA

 ------------------------- [573] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20017a00] r[0] b[0] row[4096] col[189]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
== New Transaction - Mapping Address [0x40000ec0] (Read)
  Rank : 0
  Bank : 3
  Row  : 8192
  Col  : 7
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20019280] [0]
== Printing transaction queue
  0] T [Read] [0x400014c0]
  1] T [Read] [0x40001040]
  2] T [Read] [0x40001340]
  3] T [Read] [0x400011c0]
  4] T [Read] [0x400017c0]
  5] T [Read] [0x40001940]
  6] T [Write] [0x4005f7c0] [0]
  7] T [Write] [0x4005f800] [0]
  8] T [Read] [0x40001380]
  9] T [Write] [0x4005ec00] [0]
  10] T [Read] [0x40001200]
  11] T [Write] [0x4005ebc0] [0]
  12] T [Write] [0x4005e600] [0]
  13] T [Read] [0x40001080]
  14] T [Write] [0x4005e5c0] [0]
  15] T [Write] [0x4005e300] [0]
  16] T [Read] [0x40000f00]
  17] T [Write] [0x4005e2c0] [0]
  18] T [Read] [0x20010480]
  19] T [Read] [0x200104c0]
  20] T [Read] [0x200026c0]
  21] T [Write] [0x4005e900] [0]
  22] T [Write] [0x4005e8c0] [0]
  23] T [Write] [0x4005f200] [0]
  24] T [Write] [0x4005f1c0] [0]
  25] T [Write] [0x4005ef00] [0]
  26] T [Write] [0x4005eec0] [0]
  27] T [Write] [0x4005f500] [0]
  28] T [Write] [0x4005f4c0] [0]
  29] T [Write] [0x40060fc0] [0]
  30] T [Write] [0x40061000] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [idle] [4096] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    8]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    9]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    10]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    11]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    12]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    13]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    14]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    15]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    16]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    17]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    18]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    19]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    20]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    21]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    22]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    23]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    24]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    25]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    26]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    27]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    28]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    29]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    30]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [574] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20017a80] r[0] b[2] row[4096] col[189]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x400014c0]
  1] T [Read] [0x40001040]
  2] T [Read] [0x40001340]
  3] T [Read] [0x400011c0]
  4] T [Read] [0x400017c0]
  5] T [Read] [0x40001940]
  6] T [Write] [0x4005f7c0] [0]
  7] T [Write] [0x4005f800] [0]
  8] T [Read] [0x40001380]
  9] T [Write] [0x4005ec00] [0]
  10] T [Read] [0x40001200]
  11] T [Write] [0x4005ebc0] [0]
  12] T [Write] [0x4005e600] [0]
  13] T [Read] [0x40001080]
  14] T [Write] [0x4005e5c0] [0]
  15] T [Write] [0x4005e300] [0]
  16] T [Read] [0x40000f00]
  17] T [Write] [0x4005e2c0] [0]
  18] T [Read] [0x20010480]
  19] T [Read] [0x200104c0]
  20] T [Read] [0x200026c0]
  21] T [Write] [0x4005e900] [0]
  22] T [Write] [0x4005e8c0] [0]
  23] T [Write] [0x4005f200] [0]
  24] T [Write] [0x4005f1c0] [0]
  25] T [Write] [0x4005ef00] [0]
  26] T [Write] [0x4005eec0] [0]
  27] T [Write] [0x4005f500] [0]
  28] T [Write] [0x4005f4c0] [0]
  29] T [Write] [0x40060fc0] [0]
  30] T [Write] [0x40061000] [0]
  31] T [Write] [0x40060400] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [pre] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    2]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    4]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    6]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    7]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    8]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    9]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    10]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    11]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    12]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    13]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    14]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    15]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    16]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    17]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    18]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    19]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    20]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    21]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    22]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    23]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    24]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    25]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    26]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    27]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    28]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    29]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    30]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200179c0] r[0] b[7] row[4096] col[188] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20017a40] r[0] b[1] row[4096] col[189] data[0]=NO DATA

 ------------------------- [575] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
== New Transaction - Mapping Address [0x400014c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 8192
  Col  : 10
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200179c0] [0]
== Printing transaction queue
  0] T [Read] [0x40001040]
  1] T [Read] [0x40001340]
  2] T [Read] [0x400011c0]
  3] T [Read] [0x400017c0]
  4] T [Read] [0x40001940]
  5] T [Write] [0x4005f7c0] [0]
  6] T [Write] [0x4005f800] [0]
  7] T [Read] [0x40001380]
  8] T [Write] [0x4005ec00] [0]
  9] T [Read] [0x40001200]
  10] T [Write] [0x4005ebc0] [0]
  11] T [Write] [0x4005e600] [0]
  12] T [Read] [0x40001080]
  13] T [Write] [0x4005e5c0] [0]
  14] T [Write] [0x4005e300] [0]
  15] T [Read] [0x40000f00]
  16] T [Write] [0x4005e2c0] [0]
  17] T [Read] [0x20010480]
  18] T [Read] [0x200104c0]
  19] T [Read] [0x200026c0]
  20] T [Write] [0x4005e900] [0]
  21] T [Write] [0x4005e8c0] [0]
  22] T [Write] [0x4005f200] [0]
  23] T [Write] [0x4005f1c0] [0]
  24] T [Write] [0x4005ef00] [0]
  25] T [Write] [0x4005eec0] [0]
  26] T [Write] [0x4005f500] [0]
  27] T [Write] [0x4005f4c0] [0]
  28] T [Write] [0x40060fc0] [0]
  29] T [Write] [0x40061000] [0]
  30] T [Write] [0x40060400] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
    6]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    7]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    8]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    9]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    10]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    11]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    12]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    13]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    14]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    15]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    16]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    17]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    18]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    19]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    20]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    21]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    22]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    23]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    24]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    25]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    26]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    27]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    28]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    29]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    30]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    31]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [576] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001040]
  1] T [Read] [0x40001340]
  2] T [Read] [0x400011c0]
  3] T [Read] [0x400017c0]
  4] T [Read] [0x40001940]
  5] T [Write] [0x4005f7c0] [0]
  6] T [Write] [0x4005f800] [0]
  7] T [Read] [0x40001380]
  8] T [Write] [0x4005ec00] [0]
  9] T [Read] [0x40001200]
  10] T [Write] [0x4005ebc0] [0]
  11] T [Write] [0x4005e600] [0]
  12] T [Read] [0x40001080]
  13] T [Write] [0x4005e5c0] [0]
  14] T [Write] [0x4005e300] [0]
  15] T [Read] [0x40000f00]
  16] T [Write] [0x4005e2c0] [0]
  17] T [Read] [0x20010480]
  18] T [Read] [0x200104c0]
  19] T [Read] [0x200026c0]
  20] T [Write] [0x4005e900] [0]
  21] T [Write] [0x4005e8c0] [0]
  22] T [Write] [0x4005f200] [0]
  23] T [Write] [0x4005f1c0] [0]
  24] T [Write] [0x4005ef00] [0]
  25] T [Write] [0x4005eec0] [0]
  26] T [Write] [0x4005f500] [0]
  27] T [Write] [0x4005f4c0] [0]
  28] T [Write] [0x40060fc0] [0]
  29] T [Write] [0x40061000] [0]
  30] T [Write] [0x40060400] [0]
  31] T [Write] [0x400603c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    6]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    7]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    8]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    9]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    10]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    11]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    12]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    13]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    14]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    15]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    16]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    17]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    18]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    19]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    20]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    21]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    22]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    23]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    24]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    25]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    26]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    27]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    28]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    29]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    30]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20017a40] r[0] b[1] row[4096] col[189] data[0]=NO DATA
 ------------------------- [577] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20017a00] r[0] b[0] row[4096] col[189]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20017a40] [0]
== Printing transaction queue
  0] T [Read] [0x40001040]
  1] T [Read] [0x40001340]
  2] T [Read] [0x400011c0]
  3] T [Read] [0x400017c0]
  4] T [Read] [0x40001940]
  5] T [Write] [0x4005f7c0] [0]
  6] T [Write] [0x4005f800] [0]
  7] T [Read] [0x40001380]
  8] T [Write] [0x4005ec00] [0]
  9] T [Read] [0x40001200]
  10] T [Write] [0x4005ebc0] [0]
  11] T [Write] [0x4005e600] [0]
  12] T [Read] [0x40001080]
  13] T [Write] [0x4005e5c0] [0]
  14] T [Write] [0x4005e300] [0]
  15] T [Read] [0x40000f00]
  16] T [Write] [0x4005e2c0] [0]
  17] T [Read] [0x20010480]
  18] T [Read] [0x200104c0]
  19] T [Read] [0x200026c0]
  20] T [Write] [0x4005e900] [0]
  21] T [Write] [0x4005e8c0] [0]
  22] T [Write] [0x4005f200] [0]
  23] T [Write] [0x4005f1c0] [0]
  24] T [Write] [0x4005ef00] [0]
  25] T [Write] [0x4005eec0] [0]
  26] T [Write] [0x4005f500] [0]
  27] T [Write] [0x4005f4c0] [0]
  28] T [Write] [0x40060fc0] [0]
  29] T [Write] [0x40061000] [0]
  30] T [Write] [0x40060400] [0]
  31] T [Write] [0x400603c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [ACT] pa[0x20016600] r[0] b[0] row[4096] col[179]
    6]BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
    7]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    8]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    9]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    10]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    11]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    12]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    13]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    14]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    15]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    16]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    17]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    18]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    19]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    20]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    21]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    22]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    23]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    24]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    25]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    26]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    27]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    28]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    29]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    30]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20017a80] r[0] b[2] row[4096] col[189] data[0]=NO DATA

 ------------------------- [578] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
== New Transaction - Mapping Address [0x40001040] (Read)
  Rank : 0
  Bank : 1
  Row  : 8192
  Col  : 8
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001340]
  1] T [Read] [0x400011c0]
  2] T [Read] [0x400017c0]
  3] T [Read] [0x40001940]
  4] T [Write] [0x4005f7c0] [0]
  5] T [Write] [0x4005f800] [0]
  6] T [Read] [0x40001380]
  7] T [Write] [0x4005ec00] [0]
  8] T [Read] [0x40001200]
  9] T [Write] [0x4005ebc0] [0]
  10] T [Write] [0x4005e600] [0]
  11] T [Read] [0x40001080]
  12] T [Write] [0x4005e5c0] [0]
  13] T [Write] [0x4005e300] [0]
  14] T [Read] [0x40000f00]
  15] T [Write] [0x4005e2c0] [0]
  16] T [Read] [0x20010480]
  17] T [Read] [0x200104c0]
  18] T [Read] [0x200026c0]
  19] T [Write] [0x4005e900] [0]
  20] T [Write] [0x4005e8c0] [0]
  21] T [Write] [0x4005f200] [0]
  22] T [Write] [0x4005f1c0] [0]
  23] T [Write] [0x4005ef00] [0]
  24] T [Write] [0x4005eec0] [0]
  25] T [Write] [0x4005f500] [0]
  26] T [Write] [0x4005f4c0] [0]
  27] T [Write] [0x40060fc0] [0]
  28] T [Write] [0x40061000] [0]
  29] T [Write] [0x40060400] [0]
  30] T [Write] [0x400603c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    6]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    7]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    8]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    9]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    10]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    11]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    12]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    13]BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    14]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    15]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    16]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    17]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    18]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    19]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    20]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    21]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    22]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    23]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    24]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    25]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    26]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    27]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    28]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    29]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    30]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [579] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016600] r[0] b[0] row[4096] col[179]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
== New Transaction - Mapping Address [0x40001340] (Read)
  Rank : 0
  Bank : 5
  Row  : 8192
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x400011c0]
  1] T [Read] [0x400017c0]
  2] T [Read] [0x40001940]
  3] T [Write] [0x4005f7c0] [0]
  4] T [Write] [0x4005f800] [0]
  5] T [Read] [0x40001380]
  6] T [Write] [0x4005ec00] [0]
  7] T [Read] [0x40001200]
  8] T [Write] [0x4005ebc0] [0]
  9] T [Write] [0x4005e600] [0]
  10] T [Read] [0x40001080]
  11] T [Write] [0x4005e5c0] [0]
  12] T [Write] [0x4005e300] [0]
  13] T [Read] [0x40000f00]
  14] T [Write] [0x4005e2c0] [0]
  15] T [Read] [0x20010480]
  16] T [Read] [0x200104c0]
  17] T [Read] [0x200026c0]
  18] T [Write] [0x4005e900] [0]
  19] T [Write] [0x4005e8c0] [0]
  20] T [Write] [0x4005f200] [0]
  21] T [Write] [0x4005f1c0] [0]
  22] T [Write] [0x4005ef00] [0]
  23] T [Write] [0x4005eec0] [0]
  24] T [Write] [0x4005f500] [0]
  25] T [Write] [0x4005f4c0] [0]
  26] T [Write] [0x40060fc0] [0]
  27] T [Write] [0x40061000] [0]
  28] T [Write] [0x40060400] [0]
  29] T [Write] [0x400603c0] [0]
  30] T [Write] [0x4005fe00] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
    1]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    3]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    5]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    6]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    7]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    8]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    9]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    10]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    11]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    12]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    13]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    14]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    15]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    16]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    17]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    18]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    19]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    20]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    21]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    22]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    23]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    24]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    25]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    26]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    27]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    28]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    29]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    30]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    31]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20017a80] r[0] b[2] row[4096] col[189] data[0]=NO DATA
 ------------------------- [580] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20017a80] [0]
== Printing transaction queue
  0] T [Read] [0x400011c0]
  1] T [Read] [0x400017c0]
  2] T [Read] [0x40001940]
  3] T [Write] [0x4005f7c0] [0]
  4] T [Write] [0x4005f800] [0]
  5] T [Read] [0x40001380]
  6] T [Write] [0x4005ec00] [0]
  7] T [Read] [0x40001200]
  8] T [Write] [0x4005ebc0] [0]
  9] T [Write] [0x4005e600] [0]
  10] T [Read] [0x40001080]
  11] T [Write] [0x4005e5c0] [0]
  12] T [Write] [0x4005e300] [0]
  13] T [Read] [0x40000f00]
  14] T [Write] [0x4005e2c0] [0]
  15] T [Read] [0x20010480]
  16] T [Read] [0x200104c0]
  17] T [Read] [0x200026c0]
  18] T [Write] [0x4005e900] [0]
  19] T [Write] [0x4005e8c0] [0]
  20] T [Write] [0x4005f200] [0]
  21] T [Write] [0x4005f1c0] [0]
  22] T [Write] [0x4005ef00] [0]
  23] T [Write] [0x4005eec0] [0]
  24] T [Write] [0x4005f500] [0]
  25] T [Write] [0x4005f4c0] [0]
  26] T [Write] [0x40060fc0] [0]
  27] T [Write] [0x40061000] [0]
  28] T [Write] [0x40060400] [0]
  29] T [Write] [0x400603c0] [0]
  30] T [Write] [0x4005fe00] [0]
  31] T [Write] [0x4005fdc0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    1]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    3]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    5]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    6]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    7]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    8]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    9]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    10]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    11]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    12]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    13]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    14]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    15]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    16]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    17]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    18]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    19]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    20]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    21]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    22]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    23]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    24]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    25]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    26]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    27]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    28]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    29]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    30]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20017a00] r[0] b[0] row[4096] col[189] data[0]=NO DATA

 ------------------------- [581] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20015ec0] r[0] b[3] row[4096] col[175]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x400011c0]
  1] T [Read] [0x400017c0]
  2] T [Read] [0x40001940]
  3] T [Write] [0x4005f7c0] [0]
  4] T [Write] [0x4005f800] [0]
  5] T [Read] [0x40001380]
  6] T [Write] [0x4005ec00] [0]
  7] T [Read] [0x40001200]
  8] T [Write] [0x4005ebc0] [0]
  9] T [Write] [0x4005e600] [0]
  10] T [Read] [0x40001080]
  11] T [Write] [0x4005e5c0] [0]
  12] T [Write] [0x4005e300] [0]
  13] T [Read] [0x40000f00]
  14] T [Write] [0x4005e2c0] [0]
  15] T [Read] [0x20010480]
  16] T [Read] [0x200104c0]
  17] T [Read] [0x200026c0]
  18] T [Write] [0x4005e900] [0]
  19] T [Write] [0x4005e8c0] [0]
  20] T [Write] [0x4005f200] [0]
  21] T [Write] [0x4005f1c0] [0]
  22] T [Write] [0x4005ef00] [0]
  23] T [Write] [0x4005eec0] [0]
  24] T [Write] [0x4005f500] [0]
  25] T [Write] [0x4005f4c0] [0]
  26] T [Write] [0x40060fc0] [0]
  27] T [Write] [0x40061000] [0]
  28] T [Write] [0x40060400] [0]
  29] T [Write] [0x400603c0] [0]
  30] T [Write] [0x4005fe00] [0]
  31] T [Write] [0x4005fdc0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    1]BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
    2]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    3]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    4]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    5]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    6]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    7]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    8]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    9]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    10]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    11]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    12]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    13]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    14]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    15]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    16]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    17]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    18]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    19]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    20]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    21]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    22]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    23]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    24]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    25]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    26]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    27]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    28]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    29]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    30]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [582] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
== New Transaction - Mapping Address [0x400011c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 8192
  Col  : 8
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x400017c0]
  1] T [Read] [0x40001940]
  2] T [Write] [0x4005f7c0] [0]
  3] T [Write] [0x4005f800] [0]
  4] T [Read] [0x40001380]
  5] T [Write] [0x4005ec00] [0]
  6] T [Read] [0x40001200]
  7] T [Write] [0x4005ebc0] [0]
  8] T [Write] [0x4005e600] [0]
  9] T [Read] [0x40001080]
  10] T [Write] [0x4005e5c0] [0]
  11] T [Write] [0x4005e300] [0]
  12] T [Read] [0x40000f00]
  13] T [Write] [0x4005e2c0] [0]
  14] T [Read] [0x20010480]
  15] T [Read] [0x200104c0]
  16] T [Read] [0x200026c0]
  17] T [Write] [0x4005e900] [0]
  18] T [Write] [0x4005e8c0] [0]
  19] T [Write] [0x4005f200] [0]
  20] T [Write] [0x4005f1c0] [0]
  21] T [Write] [0x4005ef00] [0]
  22] T [Write] [0x4005eec0] [0]
  23] T [Write] [0x4005f500] [0]
  24] T [Write] [0x4005f4c0] [0]
  25] T [Write] [0x40060fc0] [0]
  26] T [Write] [0x40061000] [0]
  27] T [Write] [0x40060400] [0]
  28] T [Write] [0x400603c0] [0]
  29] T [Write] [0x4005fe00] [0]
  30] T [Write] [0x4005fdc0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    1]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    2]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    3]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    4]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    5]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    6]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    7]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    8]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    9]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    10]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    11]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    12]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    13]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    14]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    15]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    16]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    17]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    18]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    19]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    20]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    21]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    22]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    23]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    24]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    25]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    26]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    27]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    28]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    29]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    30]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20017a00] r[0] b[0] row[4096] col[189] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016600] r[0] b[0] row[4096] col[179] data[0]=NO DATA

 ------------------------- [583] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200184c0] r[0] b[3] row[4096] col[194]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20017a00] [0]
== Printing transaction queue
  0] T [Read] [0x400017c0]
  1] T [Read] [0x40001940]
  2] T [Write] [0x4005f7c0] [0]
  3] T [Write] [0x4005f800] [0]
  4] T [Read] [0x40001380]
  5] T [Write] [0x4005ec00] [0]
  6] T [Read] [0x40001200]
  7] T [Write] [0x4005ebc0] [0]
  8] T [Write] [0x4005e600] [0]
  9] T [Read] [0x40001080]
  10] T [Write] [0x4005e5c0] [0]
  11] T [Write] [0x4005e300] [0]
  12] T [Read] [0x40000f00]
  13] T [Write] [0x4005e2c0] [0]
  14] T [Read] [0x20010480]
  15] T [Read] [0x200104c0]
  16] T [Read] [0x200026c0]
  17] T [Write] [0x4005e900] [0]
  18] T [Write] [0x4005e8c0] [0]
  19] T [Write] [0x4005f200] [0]
  20] T [Write] [0x4005f1c0] [0]
  21] T [Write] [0x4005ef00] [0]
  22] T [Write] [0x4005eec0] [0]
  23] T [Write] [0x4005f500] [0]
  24] T [Write] [0x4005f4c0] [0]
  25] T [Write] [0x40060fc0] [0]
  26] T [Write] [0x40061000] [0]
  27] T [Write] [0x40060400] [0]
  28] T [Write] [0x400603c0] [0]
  29] T [Write] [0x4005fe00] [0]
  30] T [Write] [0x4005fdc0] [0]
  31] T [Write] [0x4005fb00] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    1]BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
    2]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    3]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    4]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    5]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    6]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    7]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    8]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    9]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    10]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    11]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    12]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    13]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    14]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    15]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    16]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    17]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    18]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    19]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    20]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    21]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    22]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    23]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    24]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    25]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    26]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    27]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    28]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    29]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    30]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [584] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
== New Transaction - Mapping Address [0x400017c0] (Read)
  Rank : 0
  Bank : 7
  Row  : 8192
  Col  : 11
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001940]
  1] T [Write] [0x4005f7c0] [0]
  2] T [Write] [0x4005f800] [0]
  3] T [Read] [0x40001380]
  4] T [Write] [0x4005ec00] [0]
  5] T [Read] [0x40001200]
  6] T [Write] [0x4005ebc0] [0]
  7] T [Write] [0x4005e600] [0]
  8] T [Read] [0x40001080]
  9] T [Write] [0x4005e5c0] [0]
  10] T [Write] [0x4005e300] [0]
  11] T [Read] [0x40000f00]
  12] T [Write] [0x4005e2c0] [0]
  13] T [Read] [0x20010480]
  14] T [Read] [0x200104c0]
  15] T [Read] [0x200026c0]
  16] T [Write] [0x4005e900] [0]
  17] T [Write] [0x4005e8c0] [0]
  18] T [Write] [0x4005f200] [0]
  19] T [Write] [0x4005f1c0] [0]
  20] T [Write] [0x4005ef00] [0]
  21] T [Write] [0x4005eec0] [0]
  22] T [Write] [0x4005f500] [0]
  23] T [Write] [0x4005f4c0] [0]
  24] T [Write] [0x40060fc0] [0]
  25] T [Write] [0x40061000] [0]
  26] T [Write] [0x40060400] [0]
  27] T [Write] [0x400603c0] [0]
  28] T [Write] [0x4005fe00] [0]
  29] T [Write] [0x4005fdc0] [0]
  30] T [Write] [0x4005fb00] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    1]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    2]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    3]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    4]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    5]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    6]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    7]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    8]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    9]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    10]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    11]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    12]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    13]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    14]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    15]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    16]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    17]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    18]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    19]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    20]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    21]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    22]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    23]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    24]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    25]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    26]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    27]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    28]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    29]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    30]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016600] r[0] b[0] row[4096] col[179] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20015ec0] r[0] b[3] row[4096] col[175] data[0]=NO DATA

 ------------------------- [585] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200178c0] r[0] b[3] row[4096] col[188]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016600] [0]
== Printing transaction queue
  0] T [Read] [0x40001940]
  1] T [Write] [0x4005f7c0] [0]
  2] T [Write] [0x4005f800] [0]
  3] T [Read] [0x40001380]
  4] T [Write] [0x4005ec00] [0]
  5] T [Read] [0x40001200]
  6] T [Write] [0x4005ebc0] [0]
  7] T [Write] [0x4005e600] [0]
  8] T [Read] [0x40001080]
  9] T [Write] [0x4005e5c0] [0]
  10] T [Write] [0x4005e300] [0]
  11] T [Read] [0x40000f00]
  12] T [Write] [0x4005e2c0] [0]
  13] T [Read] [0x20010480]
  14] T [Read] [0x200104c0]
  15] T [Read] [0x200026c0]
  16] T [Write] [0x4005e900] [0]
  17] T [Write] [0x4005e8c0] [0]
  18] T [Write] [0x4005f200] [0]
  19] T [Write] [0x4005f1c0] [0]
  20] T [Write] [0x4005ef00] [0]
  21] T [Write] [0x4005eec0] [0]
  22] T [Write] [0x4005f500] [0]
  23] T [Write] [0x4005f4c0] [0]
  24] T [Write] [0x40060fc0] [0]
  25] T [Write] [0x40061000] [0]
  26] T [Write] [0x40060400] [0]
  27] T [Write] [0x400603c0] [0]
  28] T [Write] [0x4005fe00] [0]
  29] T [Write] [0x4005fdc0] [0]
  30] T [Write] [0x4005fb00] [0]
  31] T [Write] [0x4005fac0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x20016680] r[0] b[2] row[4096] col[179]
    1]BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
    2]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    3]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    4]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    5]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    6]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    7]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    8]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    9]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    10]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    11]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    12]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    13]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    14]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    15]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    16]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    17]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    18]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    19]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    20]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    21]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    22]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    23]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    24]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    25]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    26]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    27]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    28]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    29]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    30]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [586] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
== New Transaction - Mapping Address [0x40001940] (Read)
  Rank : 0
  Bank : 5
  Row  : 8192
  Col  : 12
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f7c0] [0]
  1] T [Write] [0x4005f800] [0]
  2] T [Read] [0x40001380]
  3] T [Write] [0x4005ec00] [0]
  4] T [Read] [0x40001200]
  5] T [Write] [0x4005ebc0] [0]
  6] T [Write] [0x4005e600] [0]
  7] T [Read] [0x40001080]
  8] T [Write] [0x4005e5c0] [0]
  9] T [Write] [0x4005e300] [0]
  10] T [Read] [0x40000f00]
  11] T [Write] [0x4005e2c0] [0]
  12] T [Read] [0x20010480]
  13] T [Read] [0x200104c0]
  14] T [Read] [0x200026c0]
  15] T [Write] [0x4005e900] [0]
  16] T [Write] [0x4005e8c0] [0]
  17] T [Write] [0x4005f200] [0]
  18] T [Write] [0x4005f1c0] [0]
  19] T [Write] [0x4005ef00] [0]
  20] T [Write] [0x4005eec0] [0]
  21] T [Write] [0x4005f500] [0]
  22] T [Write] [0x4005f4c0] [0]
  23] T [Write] [0x40060fc0] [0]
  24] T [Write] [0x40061000] [0]
  25] T [Write] [0x40060400] [0]
  26] T [Write] [0x400603c0] [0]
  27] T [Write] [0x4005fe00] [0]
  28] T [Write] [0x4005fdc0] [0]
  29] T [Write] [0x4005fb00] [0]
  30] T [Write] [0x4005fac0] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    1]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    2]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    3]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    4]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    5]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    6]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    7]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    8]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    9]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    10]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    11]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    12]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    13]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    14]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    15]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    16]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    17]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    18]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    19]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    20]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    21]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    22]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    23]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    24]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    25]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    26]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    27]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    28]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    29]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    30]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20015ec0] r[0] b[3] row[4096] col[175] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200184c0] r[0] b[3] row[4096] col[194] data[0]=NO DATA

 ------------------------- [587] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016680] r[0] b[2] row[4096] col[179]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20015ec0] [0]
== Printing transaction queue
  0] T [Write] [0x4005f7c0] [0]
  1] T [Write] [0x4005f800] [0]
  2] T [Read] [0x40001380]
  3] T [Write] [0x4005ec00] [0]
  4] T [Read] [0x40001200]
  5] T [Write] [0x4005ebc0] [0]
  6] T [Write] [0x4005e600] [0]
  7] T [Read] [0x40001080]
  8] T [Write] [0x4005e5c0] [0]
  9] T [Write] [0x4005e300] [0]
  10] T [Read] [0x40000f00]
  11] T [Write] [0x4005e2c0] [0]
  12] T [Read] [0x20010480]
  13] T [Read] [0x200104c0]
  14] T [Read] [0x200026c0]
  15] T [Write] [0x4005e900] [0]
  16] T [Write] [0x4005e8c0] [0]
  17] T [Write] [0x4005f200] [0]
  18] T [Write] [0x4005f1c0] [0]
  19] T [Write] [0x4005ef00] [0]
  20] T [Write] [0x4005eec0] [0]
  21] T [Write] [0x4005f500] [0]
  22] T [Write] [0x4005f4c0] [0]
  23] T [Write] [0x40060fc0] [0]
  24] T [Write] [0x40061000] [0]
  25] T [Write] [0x40060400] [0]
  26] T [Write] [0x400603c0] [0]
  27] T [Write] [0x4005fe00] [0]
  28] T [Write] [0x4005fdc0] [0]
  29] T [Write] [0x4005fb00] [0]
  30] T [Write] [0x4005fac0] [0]
  31] T [Write] [0x4005c040] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    1]BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
    2]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    3]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    4]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    5]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    6]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    7]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    8]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    9]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    10]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    11]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    12]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    13]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    14]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    15]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    16]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    17]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    18]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    19]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    20]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    21]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    22]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    23]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    24]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    25]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    26]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    27]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    28]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    29]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    30]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [588] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
== New Transaction - Mapping Address [0x4005f7c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 251
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f800] [0]
  1] T [Read] [0x40001380]
  2] T [Write] [0x4005ec00] [0]
  3] T [Read] [0x40001200]
  4] T [Write] [0x4005ebc0] [0]
  5] T [Write] [0x4005e600] [0]
  6] T [Read] [0x40001080]
  7] T [Write] [0x4005e5c0] [0]
  8] T [Write] [0x4005e300] [0]
  9] T [Read] [0x40000f00]
  10] T [Write] [0x4005e2c0] [0]
  11] T [Read] [0x20010480]
  12] T [Read] [0x200104c0]
  13] T [Read] [0x200026c0]
  14] T [Write] [0x4005e900] [0]
  15] T [Write] [0x4005e8c0] [0]
  16] T [Write] [0x4005f200] [0]
  17] T [Write] [0x4005f1c0] [0]
  18] T [Write] [0x4005ef00] [0]
  19] T [Write] [0x4005eec0] [0]
  20] T [Write] [0x4005f500] [0]
  21] T [Write] [0x4005f4c0] [0]
  22] T [Write] [0x40060fc0] [0]
  23] T [Write] [0x40061000] [0]
  24] T [Write] [0x40060400] [0]
  25] T [Write] [0x400603c0] [0]
  26] T [Write] [0x4005fe00] [0]
  27] T [Write] [0x4005fdc0] [0]
  28] T [Write] [0x4005fb00] [0]
  29] T [Write] [0x4005fac0] [0]
  30] T [Write] [0x4005c040] [0]
== Printing bank states (According to MC)
[4096] [4096] [4096] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    3]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    4]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    5]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    6]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    7]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    8]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    9]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    10]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    11]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    12]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    13]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    14]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    15]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    16]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    17]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    18]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    19]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    20]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    21]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    22]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    23]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    24]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    25]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    26]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    27]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    28]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    29]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    30]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200184c0] r[0] b[3] row[4096] col[194] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200178c0] r[0] b[3] row[4096] col[188] data[0]=NO DATA

 ------------------------- [589] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200166c0] r[0] b[3] row[4096] col[179]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200184c0] [0]
== Printing transaction queue
  0] T [Write] [0x4005f800] [0]
  1] T [Read] [0x40001380]
  2] T [Write] [0x4005ec00] [0]
  3] T [Read] [0x40001200]
  4] T [Write] [0x4005ebc0] [0]
  5] T [Write] [0x4005e600] [0]
  6] T [Read] [0x40001080]
  7] T [Write] [0x4005e5c0] [0]
  8] T [Write] [0x4005e300] [0]
  9] T [Read] [0x40000f00]
  10] T [Write] [0x4005e2c0] [0]
  11] T [Read] [0x20010480]
  12] T [Read] [0x200104c0]
  13] T [Read] [0x200026c0]
  14] T [Write] [0x4005e900] [0]
  15] T [Write] [0x4005e8c0] [0]
  16] T [Write] [0x4005f200] [0]
  17] T [Write] [0x4005f1c0] [0]
  18] T [Write] [0x4005ef00] [0]
  19] T [Write] [0x4005eec0] [0]
  20] T [Write] [0x4005f500] [0]
  21] T [Write] [0x4005f4c0] [0]
  22] T [Write] [0x40060fc0] [0]
  23] T [Write] [0x40061000] [0]
  24] T [Write] [0x40060400] [0]
  25] T [Write] [0x400603c0] [0]
  26] T [Write] [0x4005fe00] [0]
  27] T [Write] [0x4005fdc0] [0]
  28] T [Write] [0x4005fb00] [0]
  29] T [Write] [0x4005fac0] [0]
  30] T [Write] [0x4005c040] [0]
  31] T [Write] [0x40060100] [0]
== Printing bank states (According to MC)
[4096] [4096] [pre] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [ACT] pa[0x20016040] r[0] b[1] row[4096] col[176]
    3]BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
    4]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    5]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    6]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    7]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    8]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    9]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    10]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    11]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    12]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    13]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    14]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    15]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    16]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    17]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    18]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    19]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    20]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    21]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    22]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    23]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    24]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    25]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    26]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    27]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    28]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    29]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    30]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [590] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
== New Transaction - Mapping Address [0x4005f800] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 252
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001380]
  1] T [Write] [0x4005ec00] [0]
  2] T [Read] [0x40001200]
  3] T [Write] [0x4005ebc0] [0]
  4] T [Write] [0x4005e600] [0]
  5] T [Read] [0x40001080]
  6] T [Write] [0x4005e5c0] [0]
  7] T [Write] [0x4005e300] [0]
  8] T [Read] [0x40000f00]
  9] T [Write] [0x4005e2c0] [0]
  10] T [Read] [0x20010480]
  11] T [Read] [0x200104c0]
  12] T [Read] [0x200026c0]
  13] T [Write] [0x4005e900] [0]
  14] T [Write] [0x4005e8c0] [0]
  15] T [Write] [0x4005f200] [0]
  16] T [Write] [0x4005f1c0] [0]
  17] T [Write] [0x4005ef00] [0]
  18] T [Write] [0x4005eec0] [0]
  19] T [Write] [0x4005f500] [0]
  20] T [Write] [0x4005f4c0] [0]
  21] T [Write] [0x40060fc0] [0]
  22] T [Write] [0x40061000] [0]
  23] T [Write] [0x40060400] [0]
  24] T [Write] [0x400603c0] [0]
  25] T [Write] [0x4005fe00] [0]
  26] T [Write] [0x4005fdc0] [0]
  27] T [Write] [0x4005fb00] [0]
  28] T [Write] [0x4005fac0] [0]
  29] T [Write] [0x4005c040] [0]
  30] T [Write] [0x40060100] [0]
== Printing bank states (According to MC)
[4096] [4096] [pre] [4096] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    5]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    6]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    7]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    8]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    9]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    10]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    11]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    12]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    13]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    14]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    15]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    16]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    17]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    18]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    19]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    20]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    21]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    22]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    23]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    24]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    25]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    26]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    27]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    28]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    29]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    30]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200178c0] r[0] b[3] row[4096] col[188] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016680] r[0] b[2] row[4096] col[179] data[0]=NO DATA

 ------------------------- [591] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016040] r[0] b[1] row[4096] col[176]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200178c0] [0]
== Printing transaction queue
  0] T [Read] [0x40001380]
  1] T [Write] [0x4005ec00] [0]
  2] T [Read] [0x40001200]
  3] T [Write] [0x4005ebc0] [0]
  4] T [Write] [0x4005e600] [0]
  5] T [Read] [0x40001080]
  6] T [Write] [0x4005e5c0] [0]
  7] T [Write] [0x4005e300] [0]
  8] T [Read] [0x40000f00]
  9] T [Write] [0x4005e2c0] [0]
  10] T [Read] [0x20010480]
  11] T [Read] [0x200104c0]
  12] T [Read] [0x200026c0]
  13] T [Write] [0x4005e900] [0]
  14] T [Write] [0x4005e8c0] [0]
  15] T [Write] [0x4005f200] [0]
  16] T [Write] [0x4005f1c0] [0]
  17] T [Write] [0x4005ef00] [0]
  18] T [Write] [0x4005eec0] [0]
  19] T [Write] [0x4005f500] [0]
  20] T [Write] [0x4005f4c0] [0]
  21] T [Write] [0x40060fc0] [0]
  22] T [Write] [0x40061000] [0]
  23] T [Write] [0x40060400] [0]
  24] T [Write] [0x400603c0] [0]
  25] T [Write] [0x4005fe00] [0]
  26] T [Write] [0x4005fdc0] [0]
  27] T [Write] [0x4005fb00] [0]
  28] T [Write] [0x4005fac0] [0]
  29] T [Write] [0x4005c040] [0]
  30] T [Write] [0x40060100] [0]
  31] T [Write] [0x400600c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [pre] [pre] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    5]BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
    6]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    7]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    8]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    9]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    10]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    11]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    12]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    13]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    14]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    15]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    16]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    17]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    18]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    19]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    20]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    21]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    22]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    23]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    24]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    25]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    26]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    27]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    28]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    29]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    30]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [592] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
== New Transaction - Mapping Address [0x40001380] (Read)
  Rank : 0
  Bank : 6
  Row  : 8192
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ec00] [0]
  1] T [Read] [0x40001200]
  2] T [Write] [0x4005ebc0] [0]
  3] T [Write] [0x4005e600] [0]
  4] T [Read] [0x40001080]
  5] T [Write] [0x4005e5c0] [0]
  6] T [Write] [0x4005e300] [0]
  7] T [Read] [0x40000f00]
  8] T [Write] [0x4005e2c0] [0]
  9] T [Read] [0x20010480]
  10] T [Read] [0x200104c0]
  11] T [Read] [0x200026c0]
  12] T [Write] [0x4005e900] [0]
  13] T [Write] [0x4005e8c0] [0]
  14] T [Write] [0x4005f200] [0]
  15] T [Write] [0x4005f1c0] [0]
  16] T [Write] [0x4005ef00] [0]
  17] T [Write] [0x4005eec0] [0]
  18] T [Write] [0x4005f500] [0]
  19] T [Write] [0x4005f4c0] [0]
  20] T [Write] [0x40060fc0] [0]
  21] T [Write] [0x40061000] [0]
  22] T [Write] [0x40060400] [0]
  23] T [Write] [0x400603c0] [0]
  24] T [Write] [0x4005fe00] [0]
  25] T [Write] [0x4005fdc0] [0]
  26] T [Write] [0x4005fb00] [0]
  27] T [Write] [0x4005fac0] [0]
  28] T [Write] [0x4005c040] [0]
  29] T [Write] [0x40060100] [0]
  30] T [Write] [0x400600c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [pre] [pre] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    5]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    6]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    7]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    8]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    9]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    10]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    11]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    12]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    13]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    14]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    15]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    16]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    17]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    18]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    19]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    20]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    21]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    22]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    23]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    24]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    25]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    26]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    27]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    28]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    29]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    30]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    31]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016680] r[0] b[2] row[4096] col[179] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200166c0] r[0] b[3] row[4096] col[179] data[0]=NO DATA

 ------------------------- [593] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016700] r[0] b[4] row[4096] col[179]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016680] [0]
== Printing transaction queue
  0] T [Write] [0x4005ec00] [0]
  1] T [Read] [0x40001200]
  2] T [Write] [0x4005ebc0] [0]
  3] T [Write] [0x4005e600] [0]
  4] T [Read] [0x40001080]
  5] T [Write] [0x4005e5c0] [0]
  6] T [Write] [0x4005e300] [0]
  7] T [Read] [0x40000f00]
  8] T [Write] [0x4005e2c0] [0]
  9] T [Read] [0x20010480]
  10] T [Read] [0x200104c0]
  11] T [Read] [0x200026c0]
  12] T [Write] [0x4005e900] [0]
  13] T [Write] [0x4005e8c0] [0]
  14] T [Write] [0x4005f200] [0]
  15] T [Write] [0x4005f1c0] [0]
  16] T [Write] [0x4005ef00] [0]
  17] T [Write] [0x4005eec0] [0]
  18] T [Write] [0x4005f500] [0]
  19] T [Write] [0x4005f4c0] [0]
  20] T [Write] [0x40060fc0] [0]
  21] T [Write] [0x40061000] [0]
  22] T [Write] [0x40060400] [0]
  23] T [Write] [0x400603c0] [0]
  24] T [Write] [0x4005fe00] [0]
  25] T [Write] [0x4005fdc0] [0]
  26] T [Write] [0x4005fb00] [0]
  27] T [Write] [0x4005fac0] [0]
  28] T [Write] [0x4005c040] [0]
  29] T [Write] [0x40060100] [0]
  30] T [Write] [0x400600c0] [0]
  31] T [Write] [0x40060a00] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [pre] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
    5]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    6]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    7]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    8]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    9]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    10]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    11]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    12]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    13]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    14]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    15]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    16]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    17]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    18]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    19]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    20]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    21]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    22]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    23]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    24]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    25]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    26]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    27]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    28]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    29]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    30]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [594] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001280] r[0] b[2] row[8192] col[9]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
== New Transaction - Mapping Address [0x4005ec00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 246
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001200]
  1] T [Write] [0x4005ebc0] [0]
  2] T [Write] [0x4005e600] [0]
  3] T [Read] [0x40001080]
  4] T [Write] [0x4005e5c0] [0]
  5] T [Write] [0x4005e300] [0]
  6] T [Read] [0x40000f00]
  7] T [Write] [0x4005e2c0] [0]
  8] T [Read] [0x20010480]
  9] T [Read] [0x200104c0]
  10] T [Read] [0x200026c0]
  11] T [Write] [0x4005e900] [0]
  12] T [Write] [0x4005e8c0] [0]
  13] T [Write] [0x4005f200] [0]
  14] T [Write] [0x4005f1c0] [0]
  15] T [Write] [0x4005ef00] [0]
  16] T [Write] [0x4005eec0] [0]
  17] T [Write] [0x4005f500] [0]
  18] T [Write] [0x4005f4c0] [0]
  19] T [Write] [0x40060fc0] [0]
  20] T [Write] [0x40061000] [0]
  21] T [Write] [0x40060400] [0]
  22] T [Write] [0x400603c0] [0]
  23] T [Write] [0x4005fe00] [0]
  24] T [Write] [0x4005fdc0] [0]
  25] T [Write] [0x4005fb00] [0]
  26] T [Write] [0x4005fac0] [0]
  27] T [Write] [0x4005c040] [0]
  28] T [Write] [0x40060100] [0]
  29] T [Write] [0x400600c0] [0]
  30] T [Write] [0x40060a00] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [pre] [4096] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    5]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    6]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    7]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    8]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    9]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    10]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    11]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    12]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    13]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    14]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    15]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    16]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    17]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    18]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    19]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    20]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    21]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    22]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    23]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    24]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    25]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    26]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    27]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    28]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    29]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    30]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    31]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200166c0] r[0] b[3] row[4096] col[179] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016040] r[0] b[1] row[4096] col[176] data[0]=NO DATA

 ------------------------- [595] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20016740] r[0] b[5] row[4096] col[179]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200166c0] [0]
== Printing transaction queue
  0] T [Read] [0x40001200]
  1] T [Write] [0x4005ebc0] [0]
  2] T [Write] [0x4005e600] [0]
  3] T [Read] [0x40001080]
  4] T [Write] [0x4005e5c0] [0]
  5] T [Write] [0x4005e300] [0]
  6] T [Read] [0x40000f00]
  7] T [Write] [0x4005e2c0] [0]
  8] T [Read] [0x20010480]
  9] T [Read] [0x200104c0]
  10] T [Read] [0x200026c0]
  11] T [Write] [0x4005e900] [0]
  12] T [Write] [0x4005e8c0] [0]
  13] T [Write] [0x4005f200] [0]
  14] T [Write] [0x4005f1c0] [0]
  15] T [Write] [0x4005ef00] [0]
  16] T [Write] [0x4005eec0] [0]
  17] T [Write] [0x4005f500] [0]
  18] T [Write] [0x4005f4c0] [0]
  19] T [Write] [0x40060fc0] [0]
  20] T [Write] [0x40061000] [0]
  21] T [Write] [0x40060400] [0]
  22] T [Write] [0x400603c0] [0]
  23] T [Write] [0x4005fe00] [0]
  24] T [Write] [0x4005fdc0] [0]
  25] T [Write] [0x4005fb00] [0]
  26] T [Write] [0x4005fac0] [0]
  27] T [Write] [0x4005c040] [0]
  28] T [Write] [0x40060100] [0]
  29] T [Write] [0x400600c0] [0]
  30] T [Write] [0x40060a00] [0]
  31] T [Write] [0x400609c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [idle] [pre] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [ACT] pa[0x20010400] r[0] b[0] row[4096] col[130]
    5]BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
    6]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    7]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    8]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    9]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    10]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    11]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    12]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    13]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    14]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    15]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    16]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    17]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    18]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    19]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    20]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    21]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    22]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    23]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    24]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    25]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    26]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    27]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    28]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    29]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    30]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    31]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [596] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
== New Transaction - Mapping Address [0x40001200] (Read)
  Rank : 0
  Bank : 0
  Row  : 8192
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ebc0] [0]
  1] T [Write] [0x4005e600] [0]
  2] T [Read] [0x40001080]
  3] T [Write] [0x4005e5c0] [0]
  4] T [Write] [0x4005e300] [0]
  5] T [Read] [0x40000f00]
  6] T [Write] [0x4005e2c0] [0]
  7] T [Read] [0x20010480]
  8] T [Read] [0x200104c0]
  9] T [Read] [0x200026c0]
  10] T [Write] [0x4005e900] [0]
  11] T [Write] [0x4005e8c0] [0]
  12] T [Write] [0x4005f200] [0]
  13] T [Write] [0x4005f1c0] [0]
  14] T [Write] [0x4005ef00] [0]
  15] T [Write] [0x4005eec0] [0]
  16] T [Write] [0x4005f500] [0]
  17] T [Write] [0x4005f4c0] [0]
  18] T [Write] [0x40060fc0] [0]
  19] T [Write] [0x40061000] [0]
  20] T [Write] [0x40060400] [0]
  21] T [Write] [0x400603c0] [0]
  22] T [Write] [0x4005fe00] [0]
  23] T [Write] [0x4005fdc0] [0]
  24] T [Write] [0x4005fb00] [0]
  25] T [Write] [0x4005fac0] [0]
  26] T [Write] [0x4005c040] [0]
  27] T [Write] [0x40060100] [0]
  28] T [Write] [0x400600c0] [0]
  29] T [Write] [0x40060a00] [0]
  30] T [Write] [0x400609c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [idle] [pre] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    5]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    6]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    7]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    8]BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    9]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    10]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    11]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    12]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    13]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    14]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    15]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    16]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    17]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    18]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    19]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    20]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    21]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    22]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    23]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    24]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    25]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    26]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    27]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    28]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    29]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    30]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    31]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016040] r[0] b[1] row[4096] col[176] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016700] r[0] b[4] row[4096] col[179] data[0]=NO DATA

 ------------------------- [597] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010400] r[0] b[0] row[4096] col[130]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016040] [0]
== Printing transaction queue
  0] T [Write] [0x4005ebc0] [0]
  1] T [Write] [0x4005e600] [0]
  2] T [Read] [0x40001080]
  3] T [Write] [0x4005e5c0] [0]
  4] T [Write] [0x4005e300] [0]
  5] T [Read] [0x40000f00]
  6] T [Write] [0x4005e2c0] [0]
  7] T [Read] [0x20010480]
  8] T [Read] [0x200104c0]
  9] T [Read] [0x200026c0]
  10] T [Write] [0x4005e900] [0]
  11] T [Write] [0x4005e8c0] [0]
  12] T [Write] [0x4005f200] [0]
  13] T [Write] [0x4005f1c0] [0]
  14] T [Write] [0x4005ef00] [0]
  15] T [Write] [0x4005eec0] [0]
  16] T [Write] [0x4005f500] [0]
  17] T [Write] [0x4005f4c0] [0]
  18] T [Write] [0x40060fc0] [0]
  19] T [Write] [0x40061000] [0]
  20] T [Write] [0x40060400] [0]
  21] T [Write] [0x400603c0] [0]
  22] T [Write] [0x4005fe00] [0]
  23] T [Write] [0x4005fdc0] [0]
  24] T [Write] [0x4005fb00] [0]
  25] T [Write] [0x4005fac0] [0]
  26] T [Write] [0x4005c040] [0]
  27] T [Write] [0x40060100] [0]
  28] T [Write] [0x400600c0] [0]
  29] T [Write] [0x40060a00] [0]
  30] T [Write] [0x400609c0] [0]
  31] T [Write] [0x40060700] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [8192] [pre] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
    4]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    5]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    6]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    7]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    8]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    9]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    10]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    11]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    12]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    13]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    14]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    15]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    16]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    17]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    18]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    19]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    20]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    21]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    22]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    23]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    24]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    25]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    26]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    27]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    28]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    29]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    30]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [598] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
== New Transaction - Mapping Address [0x4005ebc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 245
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e600] [0]
  1] T [Read] [0x40001080]
  2] T [Write] [0x4005e5c0] [0]
  3] T [Write] [0x4005e300] [0]
  4] T [Read] [0x40000f00]
  5] T [Write] [0x4005e2c0] [0]
  6] T [Read] [0x20010480]
  7] T [Read] [0x200104c0]
  8] T [Read] [0x200026c0]
  9] T [Write] [0x4005e900] [0]
  10] T [Write] [0x4005e8c0] [0]
  11] T [Write] [0x4005f200] [0]
  12] T [Write] [0x4005f1c0] [0]
  13] T [Write] [0x4005ef00] [0]
  14] T [Write] [0x4005eec0] [0]
  15] T [Write] [0x4005f500] [0]
  16] T [Write] [0x4005f4c0] [0]
  17] T [Write] [0x40060fc0] [0]
  18] T [Write] [0x40061000] [0]
  19] T [Write] [0x40060400] [0]
  20] T [Write] [0x400603c0] [0]
  21] T [Write] [0x4005fe00] [0]
  22] T [Write] [0x4005fdc0] [0]
  23] T [Write] [0x4005fb00] [0]
  24] T [Write] [0x4005fac0] [0]
  25] T [Write] [0x4005c040] [0]
  26] T [Write] [0x40060100] [0]
  27] T [Write] [0x400600c0] [0]
  28] T [Write] [0x40060a00] [0]
  29] T [Write] [0x400609c0] [0]
  30] T [Write] [0x40060700] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [8192] [pre] [4096] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    4]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    5]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    6]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    7]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    8]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    9]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    10]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    11]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    12]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    13]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    14]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    15]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    16]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    17]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    18]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    19]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    20]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    21]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    22]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    23]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    24]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    25]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    26]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    27]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    28]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    29]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    30]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    31]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016700] r[0] b[4] row[4096] col[179] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20016740] r[0] b[5] row[4096] col[179] data[0]=NO DATA

 ------------------------- [599] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001280] r[0] b[2] row[8192] col[9]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016700] [0]
== Printing transaction queue
  0] T [Write] [0x4005e600] [0]
  1] T [Read] [0x40001080]
  2] T [Write] [0x4005e5c0] [0]
  3] T [Write] [0x4005e300] [0]
  4] T [Read] [0x40000f00]
  5] T [Write] [0x4005e2c0] [0]
  6] T [Read] [0x20010480]
  7] T [Read] [0x200104c0]
  8] T [Read] [0x200026c0]
  9] T [Write] [0x4005e900] [0]
  10] T [Write] [0x4005e8c0] [0]
  11] T [Write] [0x4005f200] [0]
  12] T [Write] [0x4005f1c0] [0]
  13] T [Write] [0x4005ef00] [0]
  14] T [Write] [0x4005eec0] [0]
  15] T [Write] [0x4005f500] [0]
  16] T [Write] [0x4005f4c0] [0]
  17] T [Write] [0x40060fc0] [0]
  18] T [Write] [0x40061000] [0]
  19] T [Write] [0x40060400] [0]
  20] T [Write] [0x400603c0] [0]
  21] T [Write] [0x4005fe00] [0]
  22] T [Write] [0x4005fdc0] [0]
  23] T [Write] [0x4005fb00] [0]
  24] T [Write] [0x4005fac0] [0]
  25] T [Write] [0x4005c040] [0]
  26] T [Write] [0x40060100] [0]
  27] T [Write] [0x400600c0] [0]
  28] T [Write] [0x40060a00] [0]
  29] T [Write] [0x400609c0] [0]
  30] T [Write] [0x40060700] [0]
  31] T [Write] [0x400606c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [8192] [idle] [pre] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    4]BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
    5]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    6]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    7]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    8]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    9]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    10]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    11]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    12]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    13]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    14]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    15]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    16]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    17]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    18]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    19]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    20]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    21]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    22]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    23]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    24]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    25]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    26]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    27]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    28]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    29]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    30]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    31]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [600] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
== New Transaction - Mapping Address [0x4005e600] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 243
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40001080]
  1] T [Write] [0x4005e5c0] [0]
  2] T [Write] [0x4005e300] [0]
  3] T [Read] [0x40000f00]
  4] T [Write] [0x4005e2c0] [0]
  5] T [Read] [0x20010480]
  6] T [Read] [0x200104c0]
  7] T [Read] [0x200026c0]
  8] T [Write] [0x4005e900] [0]
  9] T [Write] [0x4005e8c0] [0]
  10] T [Write] [0x4005f200] [0]
  11] T [Write] [0x4005f1c0] [0]
  12] T [Write] [0x4005ef00] [0]
  13] T [Write] [0x4005eec0] [0]
  14] T [Write] [0x4005f500] [0]
  15] T [Write] [0x4005f4c0] [0]
  16] T [Write] [0x40060fc0] [0]
  17] T [Write] [0x40061000] [0]
  18] T [Write] [0x40060400] [0]
  19] T [Write] [0x400603c0] [0]
  20] T [Write] [0x4005fe00] [0]
  21] T [Write] [0x4005fdc0] [0]
  22] T [Write] [0x4005fb00] [0]
  23] T [Write] [0x4005fac0] [0]
  24] T [Write] [0x4005c040] [0]
  25] T [Write] [0x40060100] [0]
  26] T [Write] [0x400600c0] [0]
  27] T [Write] [0x40060a00] [0]
  28] T [Write] [0x400609c0] [0]
  29] T [Write] [0x40060700] [0]
  30] T [Write] [0x400606c0] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [8192] [idle] [pre] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    4]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    5]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    6]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    7]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    8]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    9]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    10]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    11]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    12]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    13]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    14]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    15]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    16]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    17]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    18]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    19]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    20]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    21]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    22]BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
    23]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    24]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    25]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    26]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    27]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    28]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    29]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    30]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    31]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20016740] r[0] b[5] row[4096] col[179] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010400] r[0] b[0] row[4096] col[130] data[0]=NO DATA

 ------------------------- [601] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x2000a400] r[0] b[0] row[4096] col[82]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20016740] [0]
== Printing transaction queue
  0] T [Read] [0x40001080]
  1] T [Write] [0x4005e5c0] [0]
  2] T [Write] [0x4005e300] [0]
  3] T [Read] [0x40000f00]
  4] T [Write] [0x4005e2c0] [0]
  5] T [Read] [0x20010480]
  6] T [Read] [0x200104c0]
  7] T [Read] [0x200026c0]
  8] T [Write] [0x4005e900] [0]
  9] T [Write] [0x4005e8c0] [0]
  10] T [Write] [0x4005f200] [0]
  11] T [Write] [0x4005f1c0] [0]
  12] T [Write] [0x4005ef00] [0]
  13] T [Write] [0x4005eec0] [0]
  14] T [Write] [0x4005f500] [0]
  15] T [Write] [0x4005f4c0] [0]
  16] T [Write] [0x40060fc0] [0]
  17] T [Write] [0x40061000] [0]
  18] T [Write] [0x40060400] [0]
  19] T [Write] [0x400603c0] [0]
  20] T [Write] [0x4005fe00] [0]
  21] T [Write] [0x4005fdc0] [0]
  22] T [Write] [0x4005fb00] [0]
  23] T [Write] [0x4005fac0] [0]
  24] T [Write] [0x4005c040] [0]
  25] T [Write] [0x40060100] [0]
  26] T [Write] [0x400600c0] [0]
  27] T [Write] [0x40060a00] [0]
  28] T [Write] [0x400609c0] [0]
  29] T [Write] [0x40060700] [0]
  30] T [Write] [0x400606c0] [0]
  31] T [Write] [0x40060d00] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [8192] [idle] [pre] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x20010440] r[0] b[1] row[4096] col[130]
    4]BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
    5]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    6]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    7]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    8]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    9]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    10]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    11]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    12]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    13]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    14]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    15]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    16]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    17]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    18]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    19]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    20]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    21]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    22]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    23]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    24]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    25]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    26]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    27]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    28]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    29]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    30]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [602] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001380] r[0] b[6] row[8192] col[9]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
== New Transaction - Mapping Address [0x40001080] (Read)
  Rank : 0
  Bank : 2
  Row  : 8192
  Col  : 8
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e5c0] [0]
  1] T [Write] [0x4005e300] [0]
  2] T [Read] [0x40000f00]
  3] T [Write] [0x4005e2c0] [0]
  4] T [Read] [0x20010480]
  5] T [Read] [0x200104c0]
  6] T [Read] [0x200026c0]
  7] T [Write] [0x4005e900] [0]
  8] T [Write] [0x4005e8c0] [0]
  9] T [Write] [0x4005f200] [0]
  10] T [Write] [0x4005f1c0] [0]
  11] T [Write] [0x4005ef00] [0]
  12] T [Write] [0x4005eec0] [0]
  13] T [Write] [0x4005f500] [0]
  14] T [Write] [0x4005f4c0] [0]
  15] T [Write] [0x40060fc0] [0]
  16] T [Write] [0x40061000] [0]
  17] T [Write] [0x40060400] [0]
  18] T [Write] [0x400603c0] [0]
  19] T [Write] [0x4005fe00] [0]
  20] T [Write] [0x4005fdc0] [0]
  21] T [Write] [0x4005fb00] [0]
  22] T [Write] [0x4005fac0] [0]
  23] T [Write] [0x4005c040] [0]
  24] T [Write] [0x40060100] [0]
  25] T [Write] [0x400600c0] [0]
  26] T [Write] [0x40060a00] [0]
  27] T [Write] [0x400609c0] [0]
  28] T [Write] [0x40060700] [0]
  29] T [Write] [0x400606c0] [0]
  30] T [Write] [0x40060d00] [0]
== Printing bank states (According to MC)
[4096] [4096] [8192] [8192] [idle] [pre] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    4]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    5]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    6]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    7]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    8]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    9]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    10]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    11]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    12]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    13]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    14]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    15]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    16]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    17]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    18]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    19]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    20]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    21]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    22]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    23]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    24]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    25]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    26]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    27]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    28]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    29]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    30]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010400] r[0] b[0] row[4096] col[130] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001280] r[0] b[2] row[8192] col[9] data[0]=NO DATA

 ------------------------- [603] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010440] r[0] b[1] row[4096] col[130]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010400] [0]
== Printing transaction queue
  0] T [Write] [0x4005e5c0] [0]
  1] T [Write] [0x4005e300] [0]
  2] T [Read] [0x40000f00]
  3] T [Write] [0x4005e2c0] [0]
  4] T [Read] [0x20010480]
  5] T [Read] [0x200104c0]
  6] T [Read] [0x200026c0]
  7] T [Write] [0x4005e900] [0]
  8] T [Write] [0x4005e8c0] [0]
  9] T [Write] [0x4005f200] [0]
  10] T [Write] [0x4005f1c0] [0]
  11] T [Write] [0x4005ef00] [0]
  12] T [Write] [0x4005eec0] [0]
  13] T [Write] [0x4005f500] [0]
  14] T [Write] [0x4005f4c0] [0]
  15] T [Write] [0x40060fc0] [0]
  16] T [Write] [0x40061000] [0]
  17] T [Write] [0x40060400] [0]
  18] T [Write] [0x400603c0] [0]
  19] T [Write] [0x4005fe00] [0]
  20] T [Write] [0x4005fdc0] [0]
  21] T [Write] [0x4005fb00] [0]
  22] T [Write] [0x4005fac0] [0]
  23] T [Write] [0x4005c040] [0]
  24] T [Write] [0x40060100] [0]
  25] T [Write] [0x400600c0] [0]
  26] T [Write] [0x40060a00] [0]
  27] T [Write] [0x400609c0] [0]
  28] T [Write] [0x40060700] [0]
  29] T [Write] [0x400606c0] [0]
  30] T [Write] [0x40060d00] [0]
  31] T [Write] [0x40060cc0] [0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [8192] [idle] [idle] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
    4]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    5]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    6]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    7]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    8]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    9]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    10]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    11]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    12]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    13]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    14]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    15]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    16]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    17]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    18]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    19]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    20]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    21]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    22]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    23]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    24]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    25]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    26]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    27]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    28]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    29]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    30]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [604] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
== New Transaction - Mapping Address [0x4005e5c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 242
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e300] [0]
  1] T [Read] [0x40000f00]
  2] T [Write] [0x4005e2c0] [0]
  3] T [Read] [0x20010480]
  4] T [Read] [0x200104c0]
  5] T [Read] [0x200026c0]
  6] T [Write] [0x4005e900] [0]
  7] T [Write] [0x4005e8c0] [0]
  8] T [Write] [0x4005f200] [0]
  9] T [Write] [0x4005f1c0] [0]
  10] T [Write] [0x4005ef00] [0]
  11] T [Write] [0x4005eec0] [0]
  12] T [Write] [0x4005f500] [0]
  13] T [Write] [0x4005f4c0] [0]
  14] T [Write] [0x40060fc0] [0]
  15] T [Write] [0x40061000] [0]
  16] T [Write] [0x40060400] [0]
  17] T [Write] [0x400603c0] [0]
  18] T [Write] [0x4005fe00] [0]
  19] T [Write] [0x4005fdc0] [0]
  20] T [Write] [0x4005fb00] [0]
  21] T [Write] [0x4005fac0] [0]
  22] T [Write] [0x4005c040] [0]
  23] T [Write] [0x40060100] [0]
  24] T [Write] [0x400600c0] [0]
  25] T [Write] [0x40060a00] [0]
  26] T [Write] [0x400609c0] [0]
  27] T [Write] [0x40060700] [0]
  28] T [Write] [0x400606c0] [0]
  29] T [Write] [0x40060d00] [0]
  30] T [Write] [0x40060cc0] [0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [8192] [idle] [idle] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    4]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    5]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    6]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    7]BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
    8]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    9]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    10]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    11]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    12]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    13]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    14]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    15]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    16]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    17]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    18]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    19]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    20]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    21]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    22]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    23]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    24]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    25]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    26]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    27]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    28]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    29]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    30]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    31]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001280] r[0] b[2] row[8192] col[9] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x2000a400] r[0] b[0] row[4096] col[82] data[0]=NO DATA

 ------------------------- [605] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40000ec0] r[0] b[3] row[8192] col[7]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001280] [0]
== Printing transaction queue
  0] T [Write] [0x4005e300] [0]
  1] T [Read] [0x40000f00]
  2] T [Write] [0x4005e2c0] [0]
  3] T [Read] [0x20010480]
  4] T [Read] [0x200104c0]
  5] T [Read] [0x200026c0]
  6] T [Write] [0x4005e900] [0]
  7] T [Write] [0x4005e8c0] [0]
  8] T [Write] [0x4005f200] [0]
  9] T [Write] [0x4005f1c0] [0]
  10] T [Write] [0x4005ef00] [0]
  11] T [Write] [0x4005eec0] [0]
  12] T [Write] [0x4005f500] [0]
  13] T [Write] [0x4005f4c0] [0]
  14] T [Write] [0x40060fc0] [0]
  15] T [Write] [0x40061000] [0]
  16] T [Write] [0x40060400] [0]
  17] T [Write] [0x400603c0] [0]
  18] T [Write] [0x4005fe00] [0]
  19] T [Write] [0x4005fdc0] [0]
  20] T [Write] [0x4005fb00] [0]
  21] T [Write] [0x4005fac0] [0]
  22] T [Write] [0x4005c040] [0]
  23] T [Write] [0x40060100] [0]
  24] T [Write] [0x400600c0] [0]
  25] T [Write] [0x40060a00] [0]
  26] T [Write] [0x400609c0] [0]
  27] T [Write] [0x40060700] [0]
  28] T [Write] [0x400606c0] [0]
  29] T [Write] [0x40060d00] [0]
  30] T [Write] [0x40060cc0] [0]
  31] T [Write] [0x400627c0] [0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    4]BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
    5]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    6]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    7]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    8]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    9]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    10]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    11]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    12]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    13]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    14]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    15]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    16]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    17]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    18]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    19]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    20]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    21]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    22]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    23]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    24]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    25]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    26]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    27]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    28]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    29]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    30]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [606] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001340] r[0] b[5] row[8192] col[9]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
== New Transaction - Mapping Address [0x4005e300] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 241
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x40000f00]
  1] T [Write] [0x4005e2c0] [0]
  2] T [Read] [0x20010480]
  3] T [Read] [0x200104c0]
  4] T [Read] [0x200026c0]
  5] T [Write] [0x4005e900] [0]
  6] T [Write] [0x4005e8c0] [0]
  7] T [Write] [0x4005f200] [0]
  8] T [Write] [0x4005f1c0] [0]
  9] T [Write] [0x4005ef00] [0]
  10] T [Write] [0x4005eec0] [0]
  11] T [Write] [0x4005f500] [0]
  12] T [Write] [0x4005f4c0] [0]
  13] T [Write] [0x40060fc0] [0]
  14] T [Write] [0x40061000] [0]
  15] T [Write] [0x40060400] [0]
  16] T [Write] [0x400603c0] [0]
  17] T [Write] [0x4005fe00] [0]
  18] T [Write] [0x4005fdc0] [0]
  19] T [Write] [0x4005fb00] [0]
  20] T [Write] [0x4005fac0] [0]
  21] T [Write] [0x4005c040] [0]
  22] T [Write] [0x40060100] [0]
  23] T [Write] [0x400600c0] [0]
  24] T [Write] [0x40060a00] [0]
  25] T [Write] [0x400609c0] [0]
  26] T [Write] [0x40060700] [0]
  27] T [Write] [0x400606c0] [0]
  28] T [Write] [0x40060d00] [0]
  29] T [Write] [0x40060cc0] [0]
  30] T [Write] [0x400627c0] [0]
== Printing bank states (According to MC)
[pre] [4096] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    4]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    5]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    6]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    7]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    8]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    9]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    10]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    11]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    12]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    13]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    14]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    15]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    16]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    17]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    18]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    19]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    20]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    21]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    22]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    23]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    24]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    25]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    26]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    27]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    28]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    29]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    30]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x2000a400] r[0] b[0] row[4096] col[82] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010440] r[0] b[1] row[4096] col[130] data[0]=NO DATA

 ------------------------- [607] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x400014c0] r[0] b[3] row[8192] col[10]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x2000a400] [0]
== Printing transaction queue
  0] T [Read] [0x40000f00]
  1] T [Write] [0x4005e2c0] [0]
  2] T [Read] [0x20010480]
  3] T [Read] [0x200104c0]
  4] T [Read] [0x200026c0]
  5] T [Write] [0x4005e900] [0]
  6] T [Write] [0x4005e8c0] [0]
  7] T [Write] [0x4005f200] [0]
  8] T [Write] [0x4005f1c0] [0]
  9] T [Write] [0x4005ef00] [0]
  10] T [Write] [0x4005eec0] [0]
  11] T [Write] [0x4005f500] [0]
  12] T [Write] [0x4005f4c0] [0]
  13] T [Write] [0x40060fc0] [0]
  14] T [Write] [0x40061000] [0]
  15] T [Write] [0x40060400] [0]
  16] T [Write] [0x400603c0] [0]
  17] T [Write] [0x4005fe00] [0]
  18] T [Write] [0x4005fdc0] [0]
  19] T [Write] [0x4005fb00] [0]
  20] T [Write] [0x4005fac0] [0]
  21] T [Write] [0x4005c040] [0]
  22] T [Write] [0x40060100] [0]
  23] T [Write] [0x400600c0] [0]
  24] T [Write] [0x40060a00] [0]
  25] T [Write] [0x400609c0] [0]
  26] T [Write] [0x40060700] [0]
  27] T [Write] [0x400606c0] [0]
  28] T [Write] [0x40060d00] [0]
  29] T [Write] [0x40060cc0] [0]
  30] T [Write] [0x400627c0] [0]
  31] T [Write] [0x40062800] [0]
== Printing bank states (According to MC)
[idle] [pre] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    2]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    3]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    4]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    5]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    6]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    7]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    8]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    9]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    10]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    11]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    12]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    13]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    14]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    15]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    16]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    17]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    18]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    19]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    20]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    21]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    22]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    23]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    24]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    25]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    26]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    27]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    28]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    29]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    30]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [608] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
== New Transaction - Mapping Address [0x40000f00] (Read)
  Rank : 0
  Bank : 4
  Row  : 8192
  Col  : 7
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e2c0] [0]
  1] T [Read] [0x20010480]
  2] T [Read] [0x200104c0]
  3] T [Read] [0x200026c0]
  4] T [Write] [0x4005e900] [0]
  5] T [Write] [0x4005e8c0] [0]
  6] T [Write] [0x4005f200] [0]
  7] T [Write] [0x4005f1c0] [0]
  8] T [Write] [0x4005ef00] [0]
  9] T [Write] [0x4005eec0] [0]
  10] T [Write] [0x4005f500] [0]
  11] T [Write] [0x4005f4c0] [0]
  12] T [Write] [0x40060fc0] [0]
  13] T [Write] [0x40061000] [0]
  14] T [Write] [0x40060400] [0]
  15] T [Write] [0x400603c0] [0]
  16] T [Write] [0x4005fe00] [0]
  17] T [Write] [0x4005fdc0] [0]
  18] T [Write] [0x4005fb00] [0]
  19] T [Write] [0x4005fac0] [0]
  20] T [Write] [0x4005c040] [0]
  21] T [Write] [0x40060100] [0]
  22] T [Write] [0x400600c0] [0]
  23] T [Write] [0x40060a00] [0]
  24] T [Write] [0x400609c0] [0]
  25] T [Write] [0x40060700] [0]
  26] T [Write] [0x400606c0] [0]
  27] T [Write] [0x40060d00] [0]
  28] T [Write] [0x40060cc0] [0]
  29] T [Write] [0x400627c0] [0]
  30] T [Write] [0x40062800] [0]
== Printing bank states (According to MC)
[8192] [pre] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    2]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    3]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    4]BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
    5]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    6]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    7]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    8]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    9]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    10]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    11]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    12]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    13]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    14]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    15]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    16]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    17]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    18]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    19]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    20]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    21]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    22]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    23]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    24]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    25]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    26]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    27]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    28]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    29]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    30]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    31]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010440] r[0] b[1] row[4096] col[130] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40000ec0] r[0] b[3] row[8192] col[7] data[0]=NO DATA

 ------------------------- [609] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001400] r[0] b[0] row[8192] col[10]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010440] [0]
== Printing transaction queue
  0] T [Write] [0x4005e2c0] [0]
  1] T [Read] [0x20010480]
  2] T [Read] [0x200104c0]
  3] T [Read] [0x200026c0]
  4] T [Write] [0x4005e900] [0]
  5] T [Write] [0x4005e8c0] [0]
  6] T [Write] [0x4005f200] [0]
  7] T [Write] [0x4005f1c0] [0]
  8] T [Write] [0x4005ef00] [0]
  9] T [Write] [0x4005eec0] [0]
  10] T [Write] [0x4005f500] [0]
  11] T [Write] [0x4005f4c0] [0]
  12] T [Write] [0x40060fc0] [0]
  13] T [Write] [0x40061000] [0]
  14] T [Write] [0x40060400] [0]
  15] T [Write] [0x400603c0] [0]
  16] T [Write] [0x4005fe00] [0]
  17] T [Write] [0x4005fdc0] [0]
  18] T [Write] [0x4005fb00] [0]
  19] T [Write] [0x4005fac0] [0]
  20] T [Write] [0x4005c040] [0]
  21] T [Write] [0x40060100] [0]
  22] T [Write] [0x400600c0] [0]
  23] T [Write] [0x40060a00] [0]
  24] T [Write] [0x400609c0] [0]
  25] T [Write] [0x40060700] [0]
  26] T [Write] [0x400606c0] [0]
  27] T [Write] [0x40060d00] [0]
  28] T [Write] [0x40060cc0] [0]
  29] T [Write] [0x400627c0] [0]
  30] T [Write] [0x40062800] [0]
  31] T [Write] [0x40061c00] [0]
== Printing bank states (According to MC)
[8192] [pre] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    2]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    3]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    4]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    5]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    6]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    7]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    8]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    9]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    10]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    11]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    12]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    13]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    14]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    15]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    16]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    17]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    18]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    19]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    20]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    21]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    22]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    23]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    24]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    25]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    26]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    27]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    28]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    29]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    30]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [610] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001340] r[0] b[5] row[8192] col[9]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e2c0] [0]
  1] T [Read] [0x20010480]
  2] T [Read] [0x200104c0]
  3] T [Read] [0x200026c0]
  4] T [Write] [0x4005e900] [0]
  5] T [Write] [0x4005e8c0] [0]
  6] T [Write] [0x4005f200] [0]
  7] T [Write] [0x4005f1c0] [0]
  8] T [Write] [0x4005ef00] [0]
  9] T [Write] [0x4005eec0] [0]
  10] T [Write] [0x4005f500] [0]
  11] T [Write] [0x4005f4c0] [0]
  12] T [Write] [0x40060fc0] [0]
  13] T [Write] [0x40061000] [0]
  14] T [Write] [0x40060400] [0]
  15] T [Write] [0x400603c0] [0]
  16] T [Write] [0x4005fe00] [0]
  17] T [Write] [0x4005fdc0] [0]
  18] T [Write] [0x4005fb00] [0]
  19] T [Write] [0x4005fac0] [0]
  20] T [Write] [0x4005c040] [0]
  21] T [Write] [0x40060100] [0]
  22] T [Write] [0x400600c0] [0]
  23] T [Write] [0x40060a00] [0]
  24] T [Write] [0x400609c0] [0]
  25] T [Write] [0x40060700] [0]
  26] T [Write] [0x400606c0] [0]
  27] T [Write] [0x40060d00] [0]
  28] T [Write] [0x40060cc0] [0]
  29] T [Write] [0x400627c0] [0]
  30] T [Write] [0x40062800] [0]
  31] T [Write] [0x40061c00] [0]
== Printing bank states (According to MC)
[8192] [pre] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    2]BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
    3]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    4]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    5]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    6]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    7]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    8]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    9]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    10]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    11]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    12]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    13]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    14]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    15]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    16]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    17]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    18]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    19]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    20]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    21]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    22]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    23]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    24]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    25]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    26]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    27]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    28]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    29]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    30]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40000ec0] r[0] b[3] row[8192] col[7] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x400014c0] r[0] b[3] row[8192] col[10] data[0]=NO DATA

 ------------------------- [611] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
== New Transaction - Mapping Address [0x4005e2c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 241
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40000ec0] [0]
== Printing transaction queue
  0] T [Read] [0x20010480]
  1] T [Read] [0x200104c0]
  2] T [Read] [0x200026c0]
  3] T [Write] [0x4005e900] [0]
  4] T [Write] [0x4005e8c0] [0]
  5] T [Write] [0x4005f200] [0]
  6] T [Write] [0x4005f1c0] [0]
  7] T [Write] [0x4005ef00] [0]
  8] T [Write] [0x4005eec0] [0]
  9] T [Write] [0x4005f500] [0]
  10] T [Write] [0x4005f4c0] [0]
  11] T [Write] [0x40060fc0] [0]
  12] T [Write] [0x40061000] [0]
  13] T [Write] [0x40060400] [0]
  14] T [Write] [0x400603c0] [0]
  15] T [Write] [0x4005fe00] [0]
  16] T [Write] [0x4005fdc0] [0]
  17] T [Write] [0x4005fb00] [0]
  18] T [Write] [0x4005fac0] [0]
  19] T [Write] [0x4005c040] [0]
  20] T [Write] [0x40060100] [0]
  21] T [Write] [0x400600c0] [0]
  22] T [Write] [0x40060a00] [0]
  23] T [Write] [0x400609c0] [0]
  24] T [Write] [0x40060700] [0]
  25] T [Write] [0x400606c0] [0]
  26] T [Write] [0x40060d00] [0]
  27] T [Write] [0x40060cc0] [0]
  28] T [Write] [0x400627c0] [0]
  29] T [Write] [0x40062800] [0]
  30] T [Write] [0x40061c00] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
    1]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    2]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    3]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    4]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    5]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    6]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    7]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    8]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    9]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    10]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    11]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    12]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    13]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    14]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    15]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    16]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    17]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    18]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    19]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    20]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    21]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    22]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    23]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    24]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    25]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    26]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    27]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    28]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    29]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    30]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    31]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [612] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40001040] r[0] b[1] row[8192] col[8]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x20010480]
  1] T [Read] [0x200104c0]
  2] T [Read] [0x200026c0]
  3] T [Write] [0x4005e900] [0]
  4] T [Write] [0x4005e8c0] [0]
  5] T [Write] [0x4005f200] [0]
  6] T [Write] [0x4005f1c0] [0]
  7] T [Write] [0x4005ef00] [0]
  8] T [Write] [0x4005eec0] [0]
  9] T [Write] [0x4005f500] [0]
  10] T [Write] [0x4005f4c0] [0]
  11] T [Write] [0x40060fc0] [0]
  12] T [Write] [0x40061000] [0]
  13] T [Write] [0x40060400] [0]
  14] T [Write] [0x400603c0] [0]
  15] T [Write] [0x4005fe00] [0]
  16] T [Write] [0x4005fdc0] [0]
  17] T [Write] [0x4005fb00] [0]
  18] T [Write] [0x4005fac0] [0]
  19] T [Write] [0x4005c040] [0]
  20] T [Write] [0x40060100] [0]
  21] T [Write] [0x400600c0] [0]
  22] T [Write] [0x40060a00] [0]
  23] T [Write] [0x400609c0] [0]
  24] T [Write] [0x40060700] [0]
  25] T [Write] [0x400606c0] [0]
  26] T [Write] [0x40060d00] [0]
  27] T [Write] [0x40060cc0] [0]
  28] T [Write] [0x400627c0] [0]
  29] T [Write] [0x40062800] [0]
  30] T [Write] [0x40061c00] [0]
  31] T [Write] [0x40061bc0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8192] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    2]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    4]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    6]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    7]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    8]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    9]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    10]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    11]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    12]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    13]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    14]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    15]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    16]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    17]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    18]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    19]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    20]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    21]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    22]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    23]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    24]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    25]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    26]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    27]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    28]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    29]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    30]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x400014c0] r[0] b[3] row[8192] col[10] data[0]=NO DATA
 ------------------------- [613] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001400] r[0] b[0] row[8192] col[10]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x400014c0] [0]
== Printing transaction queue
  0] T [Read] [0x20010480]
  1] T [Read] [0x200104c0]
  2] T [Read] [0x200026c0]
  3] T [Write] [0x4005e900] [0]
  4] T [Write] [0x4005e8c0] [0]
  5] T [Write] [0x4005f200] [0]
  6] T [Write] [0x4005f1c0] [0]
  7] T [Write] [0x4005ef00] [0]
  8] T [Write] [0x4005eec0] [0]
  9] T [Write] [0x4005f500] [0]
  10] T [Write] [0x4005f4c0] [0]
  11] T [Write] [0x40060fc0] [0]
  12] T [Write] [0x40061000] [0]
  13] T [Write] [0x40060400] [0]
  14] T [Write] [0x400603c0] [0]
  15] T [Write] [0x4005fe00] [0]
  16] T [Write] [0x4005fdc0] [0]
  17] T [Write] [0x4005fb00] [0]
  18] T [Write] [0x4005fac0] [0]
  19] T [Write] [0x4005c040] [0]
  20] T [Write] [0x40060100] [0]
  21] T [Write] [0x400600c0] [0]
  22] T [Write] [0x40060a00] [0]
  23] T [Write] [0x400609c0] [0]
  24] T [Write] [0x40060700] [0]
  25] T [Write] [0x400606c0] [0]
  26] T [Write] [0x40060d00] [0]
  27] T [Write] [0x40060cc0] [0]
  28] T [Write] [0x400627c0] [0]
  29] T [Write] [0x40062800] [0]
  30] T [Write] [0x40061c00] [0]
  31] T [Write] [0x40061bc0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [pre] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    2]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    4]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    6]BP [ACT] pa[0x40001940] r[0] b[5] row[8192] col[12]
    7]BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
    8]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    9]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    10]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    11]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    12]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    13]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    14]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    15]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    16]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    17]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    18]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    19]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    20]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    21]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    22]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    23]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    24]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    25]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    26]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    27]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    28]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    29]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    30]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001340] r[0] b[5] row[8192] col[9] data[0]=NO DATA

 ------------------------- [614] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
== New Transaction - Mapping Address [0x20010480] (Read)
  Rank : 0
  Bank : 2
  Row  : 4096
  Col  : 130
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200104c0]
  1] T [Read] [0x200026c0]
  2] T [Write] [0x4005e900] [0]
  3] T [Write] [0x4005e8c0] [0]
  4] T [Write] [0x4005f200] [0]
  5] T [Write] [0x4005f1c0] [0]
  6] T [Write] [0x4005ef00] [0]
  7] T [Write] [0x4005eec0] [0]
  8] T [Write] [0x4005f500] [0]
  9] T [Write] [0x4005f4c0] [0]
  10] T [Write] [0x40060fc0] [0]
  11] T [Write] [0x40061000] [0]
  12] T [Write] [0x40060400] [0]
  13] T [Write] [0x400603c0] [0]
  14] T [Write] [0x4005fe00] [0]
  15] T [Write] [0x4005fdc0] [0]
  16] T [Write] [0x4005fb00] [0]
  17] T [Write] [0x4005fac0] [0]
  18] T [Write] [0x4005c040] [0]
  19] T [Write] [0x40060100] [0]
  20] T [Write] [0x400600c0] [0]
  21] T [Write] [0x40060a00] [0]
  22] T [Write] [0x400609c0] [0]
  23] T [Write] [0x40060700] [0]
  24] T [Write] [0x400606c0] [0]
  25] T [Write] [0x40060d00] [0]
  26] T [Write] [0x40060cc0] [0]
  27] T [Write] [0x400627c0] [0]
  28] T [Write] [0x40062800] [0]
  29] T [Write] [0x40061c00] [0]
  30] T [Write] [0x40061bc0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [pre] [idle] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    2]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    4]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    6]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    8]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    10]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    11]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    12]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    13]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    14]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    15]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    16]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    17]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    18]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    19]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    20]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    21]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    22]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    23]BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    24]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    25]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    26]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    27]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    28]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    29]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    30]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [615] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001940] r[0] b[5] row[8192] col[12]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
== New Transaction - Mapping Address [0x200104c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 130
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200026c0]
  1] T [Write] [0x4005e900] [0]
  2] T [Write] [0x4005e8c0] [0]
  3] T [Write] [0x4005f200] [0]
  4] T [Write] [0x4005f1c0] [0]
  5] T [Write] [0x4005ef00] [0]
  6] T [Write] [0x4005eec0] [0]
  7] T [Write] [0x4005f500] [0]
  8] T [Write] [0x4005f4c0] [0]
  9] T [Write] [0x40060fc0] [0]
  10] T [Write] [0x40061000] [0]
  11] T [Write] [0x40060400] [0]
  12] T [Write] [0x400603c0] [0]
  13] T [Write] [0x4005fe00] [0]
  14] T [Write] [0x4005fdc0] [0]
  15] T [Write] [0x4005fb00] [0]
  16] T [Write] [0x4005fac0] [0]
  17] T [Write] [0x4005c040] [0]
  18] T [Write] [0x40060100] [0]
  19] T [Write] [0x400600c0] [0]
  20] T [Write] [0x40060a00] [0]
  21] T [Write] [0x400609c0] [0]
  22] T [Write] [0x40060700] [0]
  23] T [Write] [0x400606c0] [0]
  24] T [Write] [0x40060d00] [0]
  25] T [Write] [0x40060cc0] [0]
  26] T [Write] [0x400627c0] [0]
  27] T [Write] [0x40062800] [0]
  28] T [Write] [0x40061c00] [0]
  29] T [Write] [0x40061bc0] [0]
  30] T [Write] [0x40061600] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [pre] [8194] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
    2]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    4]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    6]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    8]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    10]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    11]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    12]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    13]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    14]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    15]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    16]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    17]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    18]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    19]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    20]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    21]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    22]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    23]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    24]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    25]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    26]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    27]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    28]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    29]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    30]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    31]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001340] r[0] b[5] row[8192] col[9] data[0]=NO DATA
 ------------------------- [616] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005e300] r[0] b[4] row[8194] col[241]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001340] [0]
== Printing transaction queue
  0] T [Read] [0x200026c0]
  1] T [Write] [0x4005e900] [0]
  2] T [Write] [0x4005e8c0] [0]
  3] T [Write] [0x4005f200] [0]
  4] T [Write] [0x4005f1c0] [0]
  5] T [Write] [0x4005ef00] [0]
  6] T [Write] [0x4005eec0] [0]
  7] T [Write] [0x4005f500] [0]
  8] T [Write] [0x4005f4c0] [0]
  9] T [Write] [0x40060fc0] [0]
  10] T [Write] [0x40061000] [0]
  11] T [Write] [0x40060400] [0]
  12] T [Write] [0x400603c0] [0]
  13] T [Write] [0x4005fe00] [0]
  14] T [Write] [0x4005fdc0] [0]
  15] T [Write] [0x4005fb00] [0]
  16] T [Write] [0x4005fac0] [0]
  17] T [Write] [0x4005c040] [0]
  18] T [Write] [0x40060100] [0]
  19] T [Write] [0x400600c0] [0]
  20] T [Write] [0x40060a00] [0]
  21] T [Write] [0x400609c0] [0]
  22] T [Write] [0x40060700] [0]
  23] T [Write] [0x400606c0] [0]
  24] T [Write] [0x40060d00] [0]
  25] T [Write] [0x40060cc0] [0]
  26] T [Write] [0x400627c0] [0]
  27] T [Write] [0x40062800] [0]
  28] T [Write] [0x40061c00] [0]
  29] T [Write] [0x40061bc0] [0]
  30] T [Write] [0x40061600] [0]
  31] T [Write] [0x400615c0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [pre] [8194] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    10]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    12]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    13]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    14]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    15]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    16]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    17]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    18]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    19]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    20]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    21]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    22]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    23]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    24]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    25]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    26]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    27]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    28]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    29]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    30]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001400] r[0] b[0] row[8192] col[10] data[0]=NO DATA

 ------------------------- [617] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001040] r[0] b[1] row[8192] col[8]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Read] [0x200026c0]
  1] T [Write] [0x4005e900] [0]
  2] T [Write] [0x4005e8c0] [0]
  3] T [Write] [0x4005f200] [0]
  4] T [Write] [0x4005f1c0] [0]
  5] T [Write] [0x4005ef00] [0]
  6] T [Write] [0x4005eec0] [0]
  7] T [Write] [0x4005f500] [0]
  8] T [Write] [0x4005f4c0] [0]
  9] T [Write] [0x40060fc0] [0]
  10] T [Write] [0x40061000] [0]
  11] T [Write] [0x40060400] [0]
  12] T [Write] [0x400603c0] [0]
  13] T [Write] [0x4005fe00] [0]
  14] T [Write] [0x4005fdc0] [0]
  15] T [Write] [0x4005fb00] [0]
  16] T [Write] [0x4005fac0] [0]
  17] T [Write] [0x4005c040] [0]
  18] T [Write] [0x40060100] [0]
  19] T [Write] [0x400600c0] [0]
  20] T [Write] [0x40060a00] [0]
  21] T [Write] [0x400609c0] [0]
  22] T [Write] [0x40060700] [0]
  23] T [Write] [0x400606c0] [0]
  24] T [Write] [0x40060d00] [0]
  25] T [Write] [0x40060cc0] [0]
  26] T [Write] [0x400627c0] [0]
  27] T [Write] [0x40062800] [0]
  28] T [Write] [0x40061c00] [0]
  29] T [Write] [0x40061bc0] [0]
  30] T [Write] [0x40061600] [0]
  31] T [Write] [0x400615c0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [idle] [8194] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
    10]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    12]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    13]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    14]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    15]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    16]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    17]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    18]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    19]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    20]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    21]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    22]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    23]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    24]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    25]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    26]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    27]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    28]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    29]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    30]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [618] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
== New Transaction - Mapping Address [0x200026c0] (Read)
  Rank : 0
  Bank : 3
  Row  : 4096
  Col  : 19
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e900] [0]
  1] T [Write] [0x4005e8c0] [0]
  2] T [Write] [0x4005f200] [0]
  3] T [Write] [0x4005f1c0] [0]
  4] T [Write] [0x4005ef00] [0]
  5] T [Write] [0x4005eec0] [0]
  6] T [Write] [0x4005f500] [0]
  7] T [Write] [0x4005f4c0] [0]
  8] T [Write] [0x40060fc0] [0]
  9] T [Write] [0x40061000] [0]
  10] T [Write] [0x40060400] [0]
  11] T [Write] [0x400603c0] [0]
  12] T [Write] [0x4005fe00] [0]
  13] T [Write] [0x4005fdc0] [0]
  14] T [Write] [0x4005fb00] [0]
  15] T [Write] [0x4005fac0] [0]
  16] T [Write] [0x4005c040] [0]
  17] T [Write] [0x40060100] [0]
  18] T [Write] [0x400600c0] [0]
  19] T [Write] [0x40060a00] [0]
  20] T [Write] [0x400609c0] [0]
  21] T [Write] [0x40060700] [0]
  22] T [Write] [0x400606c0] [0]
  23] T [Write] [0x40060d00] [0]
  24] T [Write] [0x40060cc0] [0]
  25] T [Write] [0x400627c0] [0]
  26] T [Write] [0x40062800] [0]
  27] T [Write] [0x40061c00] [0]
  28] T [Write] [0x40061bc0] [0]
  29] T [Write] [0x40061600] [0]
  30] T [Write] [0x400615c0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [idle] [8194] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    12]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    13]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    14]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    15]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    16]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    17]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    18]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    19]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    20]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    21]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    22]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    23]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    24]BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    25]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    26]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    27]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    28]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    29]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    30]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    31]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001400] r[0] b[0] row[8192] col[10] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001940] r[0] b[5] row[8192] col[12] data[0]=NO DATA

 ------------------------- [619] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001380] r[0] b[6] row[8192] col[9]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001400] [0]
== Printing transaction queue
  0] T [Write] [0x4005e900] [0]
  1] T [Write] [0x4005e8c0] [0]
  2] T [Write] [0x4005f200] [0]
  3] T [Write] [0x4005f1c0] [0]
  4] T [Write] [0x4005ef00] [0]
  5] T [Write] [0x4005eec0] [0]
  6] T [Write] [0x4005f500] [0]
  7] T [Write] [0x4005f4c0] [0]
  8] T [Write] [0x40060fc0] [0]
  9] T [Write] [0x40061000] [0]
  10] T [Write] [0x40060400] [0]
  11] T [Write] [0x400603c0] [0]
  12] T [Write] [0x4005fe00] [0]
  13] T [Write] [0x4005fdc0] [0]
  14] T [Write] [0x4005fb00] [0]
  15] T [Write] [0x4005fac0] [0]
  16] T [Write] [0x4005c040] [0]
  17] T [Write] [0x40060100] [0]
  18] T [Write] [0x400600c0] [0]
  19] T [Write] [0x40060a00] [0]
  20] T [Write] [0x400609c0] [0]
  21] T [Write] [0x40060700] [0]
  22] T [Write] [0x400606c0] [0]
  23] T [Write] [0x40060d00] [0]
  24] T [Write] [0x40060cc0] [0]
  25] T [Write] [0x400627c0] [0]
  26] T [Write] [0x40062800] [0]
  27] T [Write] [0x40061c00] [0]
  28] T [Write] [0x40061bc0] [0]
  29] T [Write] [0x40061600] [0]
  30] T [Write] [0x400615c0] [0]
  31] T [Write] [0x40061300] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8194] [8194] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x40001200] r[0] b[0] row[8192] col[9]
    12]BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
    13]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    14]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    15]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    16]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    17]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    18]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    19]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    20]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    21]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    22]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    23]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    24]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    25]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    26]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    27]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    28]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    29]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    30]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [620] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
== New Transaction - Mapping Address [0x4005e900] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 244
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005e8c0] [0]
  1] T [Write] [0x4005f200] [0]
  2] T [Write] [0x4005f1c0] [0]
  3] T [Write] [0x4005ef00] [0]
  4] T [Write] [0x4005eec0] [0]
  5] T [Write] [0x4005f500] [0]
  6] T [Write] [0x4005f4c0] [0]
  7] T [Write] [0x40060fc0] [0]
  8] T [Write] [0x40061000] [0]
  9] T [Write] [0x40060400] [0]
  10] T [Write] [0x400603c0] [0]
  11] T [Write] [0x4005fe00] [0]
  12] T [Write] [0x4005fdc0] [0]
  13] T [Write] [0x4005fb00] [0]
  14] T [Write] [0x4005fac0] [0]
  15] T [Write] [0x4005c040] [0]
  16] T [Write] [0x40060100] [0]
  17] T [Write] [0x400600c0] [0]
  18] T [Write] [0x40060a00] [0]
  19] T [Write] [0x400609c0] [0]
  20] T [Write] [0x40060700] [0]
  21] T [Write] [0x400606c0] [0]
  22] T [Write] [0x40060d00] [0]
  23] T [Write] [0x40060cc0] [0]
  24] T [Write] [0x400627c0] [0]
  25] T [Write] [0x40062800] [0]
  26] T [Write] [0x40061c00] [0]
  27] T [Write] [0x40061bc0] [0]
  28] T [Write] [0x40061600] [0]
  29] T [Write] [0x400615c0] [0]
  30] T [Write] [0x40061300] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8194] [8194] [8192] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    13]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    15]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    16]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    17]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    18]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    19]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    20]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    21]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    22]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    23]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    24]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    25]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    26]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    27]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    28]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    29]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    30]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001940] r[0] b[5] row[8192] col[12] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001040] r[0] b[1] row[8192] col[8] data[0]=NO DATA

 ------------------------- [621] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001200] r[0] b[0] row[8192] col[9]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001940] [0]
== Printing transaction queue
  0] T [Write] [0x4005e8c0] [0]
  1] T [Write] [0x4005f200] [0]
  2] T [Write] [0x4005f1c0] [0]
  3] T [Write] [0x4005ef00] [0]
  4] T [Write] [0x4005eec0] [0]
  5] T [Write] [0x4005f500] [0]
  6] T [Write] [0x4005f4c0] [0]
  7] T [Write] [0x40060fc0] [0]
  8] T [Write] [0x40061000] [0]
  9] T [Write] [0x40060400] [0]
  10] T [Write] [0x400603c0] [0]
  11] T [Write] [0x4005fe00] [0]
  12] T [Write] [0x4005fdc0] [0]
  13] T [Write] [0x4005fb00] [0]
  14] T [Write] [0x4005fac0] [0]
  15] T [Write] [0x4005c040] [0]
  16] T [Write] [0x40060100] [0]
  17] T [Write] [0x400600c0] [0]
  18] T [Write] [0x40060a00] [0]
  19] T [Write] [0x400609c0] [0]
  20] T [Write] [0x40060700] [0]
  21] T [Write] [0x400606c0] [0]
  22] T [Write] [0x40060d00] [0]
  23] T [Write] [0x40060cc0] [0]
  24] T [Write] [0x400627c0] [0]
  25] T [Write] [0x40062800] [0]
  26] T [Write] [0x40061c00] [0]
  27] T [Write] [0x40061bc0] [0]
  28] T [Write] [0x40061600] [0]
  29] T [Write] [0x400615c0] [0]
  30] T [Write] [0x40061300] [0]
  31] T [Write] [0x400612c0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8194] [8194] [pre] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    13]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    15]BP [ACT] pa[0x40001080] r[0] b[2] row[8192] col[8]
    16]BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
    17]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    18]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    19]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    20]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    21]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    22]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    23]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    24]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    25]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    26]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    27]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    28]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    29]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    30]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [622] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
== New Transaction - Mapping Address [0x4005e8c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 244
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f200] [0]
  1] T [Write] [0x4005f1c0] [0]
  2] T [Write] [0x4005ef00] [0]
  3] T [Write] [0x4005eec0] [0]
  4] T [Write] [0x4005f500] [0]
  5] T [Write] [0x4005f4c0] [0]
  6] T [Write] [0x40060fc0] [0]
  7] T [Write] [0x40061000] [0]
  8] T [Write] [0x40060400] [0]
  9] T [Write] [0x400603c0] [0]
  10] T [Write] [0x4005fe00] [0]
  11] T [Write] [0x4005fdc0] [0]
  12] T [Write] [0x4005fb00] [0]
  13] T [Write] [0x4005fac0] [0]
  14] T [Write] [0x4005c040] [0]
  15] T [Write] [0x40060100] [0]
  16] T [Write] [0x400600c0] [0]
  17] T [Write] [0x40060a00] [0]
  18] T [Write] [0x400609c0] [0]
  19] T [Write] [0x40060700] [0]
  20] T [Write] [0x400606c0] [0]
  21] T [Write] [0x40060d00] [0]
  22] T [Write] [0x40060cc0] [0]
  23] T [Write] [0x400627c0] [0]
  24] T [Write] [0x40062800] [0]
  25] T [Write] [0x40061c00] [0]
  26] T [Write] [0x40061bc0] [0]
  27] T [Write] [0x40061600] [0]
  28] T [Write] [0x400615c0] [0]
  29] T [Write] [0x40061300] [0]
  30] T [Write] [0x400612c0] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8194] [8194] [pre] [8192] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    13]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    15]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    16]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    17]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    18]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    19]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    20]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    21]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    22]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    23]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    24]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    25]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    26]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    27]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    28]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    29]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    30]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001040] r[0] b[1] row[8192] col[8] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001380] r[0] b[6] row[8192] col[9] data[0]=NO DATA

 ------------------------- [623] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40001080] r[0] b[2] row[8192] col[8]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001040] [0]
== Printing transaction queue
  0] T [Write] [0x4005f200] [0]
  1] T [Write] [0x4005f1c0] [0]
  2] T [Write] [0x4005ef00] [0]
  3] T [Write] [0x4005eec0] [0]
  4] T [Write] [0x4005f500] [0]
  5] T [Write] [0x4005f4c0] [0]
  6] T [Write] [0x40060fc0] [0]
  7] T [Write] [0x40061000] [0]
  8] T [Write] [0x40060400] [0]
  9] T [Write] [0x400603c0] [0]
  10] T [Write] [0x4005fe00] [0]
  11] T [Write] [0x4005fdc0] [0]
  12] T [Write] [0x4005fb00] [0]
  13] T [Write] [0x4005fac0] [0]
  14] T [Write] [0x4005c040] [0]
  15] T [Write] [0x40060100] [0]
  16] T [Write] [0x400600c0] [0]
  17] T [Write] [0x40060a00] [0]
  18] T [Write] [0x400609c0] [0]
  19] T [Write] [0x40060700] [0]
  20] T [Write] [0x400606c0] [0]
  21] T [Write] [0x40060d00] [0]
  22] T [Write] [0x40060cc0] [0]
  23] T [Write] [0x400627c0] [0]
  24] T [Write] [0x40062800] [0]
  25] T [Write] [0x40061c00] [0]
  26] T [Write] [0x40061bc0] [0]
  27] T [Write] [0x40061600] [0]
  28] T [Write] [0x400615c0] [0]
  29] T [Write] [0x40061300] [0]
  30] T [Write] [0x400612c0] [0]
  31] T [Write] [0x4005c080] [0]
== Printing bank states (According to MC)
[8192] [8192] [8192] [8194] [8194] [pre] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    13]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    15]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    16]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    17]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    18]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    19]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    20]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    21]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    22]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    23]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    24]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    25]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    26]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    27]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    28]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    29]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    30]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [624] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f200] [0]
  1] T [Write] [0x4005f1c0] [0]
  2] T [Write] [0x4005ef00] [0]
  3] T [Write] [0x4005eec0] [0]
  4] T [Write] [0x4005f500] [0]
  5] T [Write] [0x4005f4c0] [0]
  6] T [Write] [0x40060fc0] [0]
  7] T [Write] [0x40061000] [0]
  8] T [Write] [0x40060400] [0]
  9] T [Write] [0x400603c0] [0]
  10] T [Write] [0x4005fe00] [0]
  11] T [Write] [0x4005fdc0] [0]
  12] T [Write] [0x4005fb00] [0]
  13] T [Write] [0x4005fac0] [0]
  14] T [Write] [0x4005c040] [0]
  15] T [Write] [0x40060100] [0]
  16] T [Write] [0x400600c0] [0]
  17] T [Write] [0x40060a00] [0]
  18] T [Write] [0x400609c0] [0]
  19] T [Write] [0x40060700] [0]
  20] T [Write] [0x400606c0] [0]
  21] T [Write] [0x40060d00] [0]
  22] T [Write] [0x40060cc0] [0]
  23] T [Write] [0x400627c0] [0]
  24] T [Write] [0x40062800] [0]
  25] T [Write] [0x40061c00] [0]
  26] T [Write] [0x40061bc0] [0]
  27] T [Write] [0x40061600] [0]
  28] T [Write] [0x400615c0] [0]
  29] T [Write] [0x40061300] [0]
  30] T [Write] [0x400612c0] [0]
  31] T [Write] [0x4005c080] [0]
== Printing bank states (According to MC)
[pre] [8192] [8192] [8194] [8194] [pre] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    13]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    15]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    16]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    17]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    18]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    19]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    20]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    21]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    22]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    23]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    24]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    25]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    26]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    27]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    28]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    29]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    30]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001380] r[0] b[6] row[8192] col[9] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001200] r[0] b[0] row[8192] col[9] data[0]=NO DATA

 ------------------------- [625] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001380] [0]
== Printing transaction queue
  0] T [Write] [0x4005f200] [0]
  1] T [Write] [0x4005f1c0] [0]
  2] T [Write] [0x4005ef00] [0]
  3] T [Write] [0x4005eec0] [0]
  4] T [Write] [0x4005f500] [0]
  5] T [Write] [0x4005f4c0] [0]
  6] T [Write] [0x40060fc0] [0]
  7] T [Write] [0x40061000] [0]
  8] T [Write] [0x40060400] [0]
  9] T [Write] [0x400603c0] [0]
  10] T [Write] [0x4005fe00] [0]
  11] T [Write] [0x4005fdc0] [0]
  12] T [Write] [0x4005fb00] [0]
  13] T [Write] [0x4005fac0] [0]
  14] T [Write] [0x4005c040] [0]
  15] T [Write] [0x40060100] [0]
  16] T [Write] [0x400600c0] [0]
  17] T [Write] [0x40060a00] [0]
  18] T [Write] [0x400609c0] [0]
  19] T [Write] [0x40060700] [0]
  20] T [Write] [0x400606c0] [0]
  21] T [Write] [0x40060d00] [0]
  22] T [Write] [0x40060cc0] [0]
  23] T [Write] [0x400627c0] [0]
  24] T [Write] [0x40062800] [0]
  25] T [Write] [0x40061c00] [0]
  26] T [Write] [0x40061bc0] [0]
  27] T [Write] [0x40061600] [0]
  28] T [Write] [0x400615c0] [0]
  29] T [Write] [0x40061300] [0]
  30] T [Write] [0x400612c0] [0]
  31] T [Write] [0x4005c080] [0]
== Printing bank states (According to MC)
[pre] [pre] [8192] [8194] [8194] [idle] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
    1]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    3]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    5]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    7]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    9]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    11]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    13]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    15]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    16]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    17]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    18]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    19]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    20]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    21]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    22]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    23]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    24]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    25]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    26]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    27]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    28]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    29]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    30]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [626] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
== New Transaction - Mapping Address [0x4005f200] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 249
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f1c0] [0]
  1] T [Write] [0x4005ef00] [0]
  2] T [Write] [0x4005eec0] [0]
  3] T [Write] [0x4005f500] [0]
  4] T [Write] [0x4005f4c0] [0]
  5] T [Write] [0x40060fc0] [0]
  6] T [Write] [0x40061000] [0]
  7] T [Write] [0x40060400] [0]
  8] T [Write] [0x400603c0] [0]
  9] T [Write] [0x4005fe00] [0]
  10] T [Write] [0x4005fdc0] [0]
  11] T [Write] [0x4005fb00] [0]
  12] T [Write] [0x4005fac0] [0]
  13] T [Write] [0x4005c040] [0]
  14] T [Write] [0x40060100] [0]
  15] T [Write] [0x400600c0] [0]
  16] T [Write] [0x40060a00] [0]
  17] T [Write] [0x400609c0] [0]
  18] T [Write] [0x40060700] [0]
  19] T [Write] [0x400606c0] [0]
  20] T [Write] [0x40060d00] [0]
  21] T [Write] [0x40060cc0] [0]
  22] T [Write] [0x400627c0] [0]
  23] T [Write] [0x40062800] [0]
  24] T [Write] [0x40061c00] [0]
  25] T [Write] [0x40061bc0] [0]
  26] T [Write] [0x40061600] [0]
  27] T [Write] [0x400615c0] [0]
  28] T [Write] [0x40061300] [0]
  29] T [Write] [0x400612c0] [0]
  30] T [Write] [0x4005c080] [0]
== Printing bank states (According to MC)
[pre] [pre] [8192] [8194] [8194] [idle] [pre] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    5]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    7]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    9]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    11]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    13]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    15]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    16]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    17]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    18]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    19]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    20]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    21]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    22]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    23]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    24]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    25]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    26]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    27]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    28]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    29]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    30]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    31]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001200] r[0] b[0] row[8192] col[9] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40001080] r[0] b[2] row[8192] col[8] data[0]=NO DATA

 ------------------------- [627] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005cfc0] r[0] b[7] row[8194] col[231]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001200] [0]
== Printing transaction queue
  0] T [Write] [0x4005f1c0] [0]
  1] T [Write] [0x4005ef00] [0]
  2] T [Write] [0x4005eec0] [0]
  3] T [Write] [0x4005f500] [0]
  4] T [Write] [0x4005f4c0] [0]
  5] T [Write] [0x40060fc0] [0]
  6] T [Write] [0x40061000] [0]
  7] T [Write] [0x40060400] [0]
  8] T [Write] [0x400603c0] [0]
  9] T [Write] [0x4005fe00] [0]
  10] T [Write] [0x4005fdc0] [0]
  11] T [Write] [0x4005fb00] [0]
  12] T [Write] [0x4005fac0] [0]
  13] T [Write] [0x4005c040] [0]
  14] T [Write] [0x40060100] [0]
  15] T [Write] [0x400600c0] [0]
  16] T [Write] [0x40060a00] [0]
  17] T [Write] [0x400609c0] [0]
  18] T [Write] [0x40060700] [0]
  19] T [Write] [0x400606c0] [0]
  20] T [Write] [0x40060d00] [0]
  21] T [Write] [0x40060cc0] [0]
  22] T [Write] [0x400627c0] [0]
  23] T [Write] [0x40062800] [0]
  24] T [Write] [0x40061c00] [0]
  25] T [Write] [0x40061bc0] [0]
  26] T [Write] [0x40061600] [0]
  27] T [Write] [0x400615c0] [0]
  28] T [Write] [0x40061300] [0]
  29] T [Write] [0x400612c0] [0]
  30] T [Write] [0x4005c080] [0]
  31] T [Write] [0x40061900] [0]
== Printing bank states (According to MC)
[pre] [pre] [pre] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    5]BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
    6]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    7]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    8]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    9]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    10]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    11]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    12]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    13]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    14]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    15]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    16]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    17]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    18]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    19]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    20]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    21]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    22]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    23]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    24]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    25]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    26]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    27]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    28]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    29]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    30]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    31]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [628] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
== New Transaction - Mapping Address [0x4005f1c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 248
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005ef00] [0]
  1] T [Write] [0x4005eec0] [0]
  2] T [Write] [0x4005f500] [0]
  3] T [Write] [0x4005f4c0] [0]
  4] T [Write] [0x40060fc0] [0]
  5] T [Write] [0x40061000] [0]
  6] T [Write] [0x40060400] [0]
  7] T [Write] [0x400603c0] [0]
  8] T [Write] [0x4005fe00] [0]
  9] T [Write] [0x4005fdc0] [0]
  10] T [Write] [0x4005fb00] [0]
  11] T [Write] [0x4005fac0] [0]
  12] T [Write] [0x4005c040] [0]
  13] T [Write] [0x40060100] [0]
  14] T [Write] [0x400600c0] [0]
  15] T [Write] [0x40060a00] [0]
  16] T [Write] [0x400609c0] [0]
  17] T [Write] [0x40060700] [0]
  18] T [Write] [0x400606c0] [0]
  19] T [Write] [0x40060d00] [0]
  20] T [Write] [0x40060cc0] [0]
  21] T [Write] [0x400627c0] [0]
  22] T [Write] [0x40062800] [0]
  23] T [Write] [0x40061c00] [0]
  24] T [Write] [0x40061bc0] [0]
  25] T [Write] [0x40061600] [0]
  26] T [Write] [0x400615c0] [0]
  27] T [Write] [0x40061300] [0]
  28] T [Write] [0x400612c0] [0]
  29] T [Write] [0x4005c080] [0]
  30] T [Write] [0x40061900] [0]
== Printing bank states (According to MC)
[idle] [pre] [pre] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    5]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    6]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    7]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    8]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    9]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    10]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    11]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    12]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    13]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    14]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    15]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    16]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    17]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    18]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    19]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    20]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    21]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    22]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    23]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    24]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    25]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    26]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    27]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    28]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    29]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    30]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    31]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40001080] r[0] b[2] row[8192] col[8] data[0]=NO DATA
 ------------------------- [629] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005f7c0] r[0] b[7] row[8194] col[251]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005cfc0] r[0] b[7] row[8194] col[231] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40001080] [0]
== Printing transaction queue
  0] T [Write] [0x4005ef00] [0]
  1] T [Write] [0x4005eec0] [0]
  2] T [Write] [0x4005f500] [0]
  3] T [Write] [0x4005f4c0] [0]
  4] T [Write] [0x40060fc0] [0]
  5] T [Write] [0x40061000] [0]
  6] T [Write] [0x40060400] [0]
  7] T [Write] [0x400603c0] [0]
  8] T [Write] [0x4005fe00] [0]
  9] T [Write] [0x4005fdc0] [0]
  10] T [Write] [0x4005fb00] [0]
  11] T [Write] [0x4005fac0] [0]
  12] T [Write] [0x4005c040] [0]
  13] T [Write] [0x40060100] [0]
  14] T [Write] [0x400600c0] [0]
  15] T [Write] [0x40060a00] [0]
  16] T [Write] [0x400609c0] [0]
  17] T [Write] [0x40060700] [0]
  18] T [Write] [0x400606c0] [0]
  19] T [Write] [0x40060d00] [0]
  20] T [Write] [0x40060cc0] [0]
  21] T [Write] [0x400627c0] [0]
  22] T [Write] [0x40062800] [0]
  23] T [Write] [0x40061c00] [0]
  24] T [Write] [0x40061bc0] [0]
  25] T [Write] [0x40061600] [0]
  26] T [Write] [0x400615c0] [0]
  27] T [Write] [0x40061300] [0]
  28] T [Write] [0x400612c0] [0]
  29] T [Write] [0x4005c080] [0]
  30] T [Write] [0x40061900] [0]
  31] T [Write] [0x400618c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [pre] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    5]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    7]BP [ACT] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    8]BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
    9]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    10]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    11]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    12]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    13]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    14]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    15]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    16]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    17]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    18]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    19]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    20]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    21]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    22]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    23]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    24]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    25]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    26]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    27]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    28]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    29]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    30]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [630] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005f800] r[0] b[0] row[8194] col[252]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
== New Transaction - Mapping Address [0x4005ef00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 247
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005eec0] [0]
  1] T [Write] [0x4005f500] [0]
  2] T [Write] [0x4005f4c0] [0]
  3] T [Write] [0x40060fc0] [0]
  4] T [Write] [0x40061000] [0]
  5] T [Write] [0x40060400] [0]
  6] T [Write] [0x400603c0] [0]
  7] T [Write] [0x4005fe00] [0]
  8] T [Write] [0x4005fdc0] [0]
  9] T [Write] [0x4005fb00] [0]
  10] T [Write] [0x4005fac0] [0]
  11] T [Write] [0x4005c040] [0]
  12] T [Write] [0x40060100] [0]
  13] T [Write] [0x400600c0] [0]
  14] T [Write] [0x40060a00] [0]
  15] T [Write] [0x400609c0] [0]
  16] T [Write] [0x40060700] [0]
  17] T [Write] [0x400606c0] [0]
  18] T [Write] [0x40060d00] [0]
  19] T [Write] [0x40060cc0] [0]
  20] T [Write] [0x400627c0] [0]
  21] T [Write] [0x40062800] [0]
  22] T [Write] [0x40061c00] [0]
  23] T [Write] [0x40061bc0] [0]
  24] T [Write] [0x40061600] [0]
  25] T [Write] [0x400615c0] [0]
  26] T [Write] [0x40061300] [0]
  27] T [Write] [0x400612c0] [0]
  28] T [Write] [0x4005c080] [0]
  29] T [Write] [0x40061900] [0]
  30] T [Write] [0x400618c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [pre] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    5]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    7]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    8]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    9]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    10]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    11]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    12]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    13]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    14]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    15]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    16]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    17]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    18]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    19]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    20]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    21]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    22]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    23]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    24]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    25]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    26]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    27]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    28]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    29]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    30]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [631] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005ebc0] r[0] b[7] row[8194] col[245]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005cfc0] r[0] b[7] row[8194] col[231] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005f7c0] r[0] b[7] row[8194] col[251] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005eec0] [0]
  1] T [Write] [0x4005f500] [0]
  2] T [Write] [0x4005f4c0] [0]
  3] T [Write] [0x40060fc0] [0]
  4] T [Write] [0x40061000] [0]
  5] T [Write] [0x40060400] [0]
  6] T [Write] [0x400603c0] [0]
  7] T [Write] [0x4005fe00] [0]
  8] T [Write] [0x4005fdc0] [0]
  9] T [Write] [0x4005fb00] [0]
  10] T [Write] [0x4005fac0] [0]
  11] T [Write] [0x4005c040] [0]
  12] T [Write] [0x40060100] [0]
  13] T [Write] [0x400600c0] [0]
  14] T [Write] [0x40060a00] [0]
  15] T [Write] [0x400609c0] [0]
  16] T [Write] [0x40060700] [0]
  17] T [Write] [0x400606c0] [0]
  18] T [Write] [0x40060d00] [0]
  19] T [Write] [0x40060cc0] [0]
  20] T [Write] [0x400627c0] [0]
  21] T [Write] [0x40062800] [0]
  22] T [Write] [0x40061c00] [0]
  23] T [Write] [0x40061bc0] [0]
  24] T [Write] [0x40061600] [0]
  25] T [Write] [0x400615c0] [0]
  26] T [Write] [0x40061300] [0]
  27] T [Write] [0x400612c0] [0]
  28] T [Write] [0x4005c080] [0]
  29] T [Write] [0x40061900] [0]
  30] T [Write] [0x400618c0] [0]
  31] T [Write] [0x40062200] [0]
== Printing bank states (According to MC)
[8194] [idle] [idle] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    5]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    7]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    8]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    9]BP [ACT] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    10]BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
    11]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    12]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    13]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    14]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    15]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    16]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    17]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    18]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    19]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    20]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    21]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    22]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    23]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    24]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    25]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    26]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    27]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    28]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    29]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    30]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [632] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
== New Transaction - Mapping Address [0x4005eec0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 247
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f500] [0]
  1] T [Write] [0x4005f4c0] [0]
  2] T [Write] [0x40060fc0] [0]
  3] T [Write] [0x40061000] [0]
  4] T [Write] [0x40060400] [0]
  5] T [Write] [0x400603c0] [0]
  6] T [Write] [0x4005fe00] [0]
  7] T [Write] [0x4005fdc0] [0]
  8] T [Write] [0x4005fb00] [0]
  9] T [Write] [0x4005fac0] [0]
  10] T [Write] [0x4005c040] [0]
  11] T [Write] [0x40060100] [0]
  12] T [Write] [0x400600c0] [0]
  13] T [Write] [0x40060a00] [0]
  14] T [Write] [0x400609c0] [0]
  15] T [Write] [0x40060700] [0]
  16] T [Write] [0x400606c0] [0]
  17] T [Write] [0x40060d00] [0]
  18] T [Write] [0x40060cc0] [0]
  19] T [Write] [0x400627c0] [0]
  20] T [Write] [0x40062800] [0]
  21] T [Write] [0x40061c00] [0]
  22] T [Write] [0x40061bc0] [0]
  23] T [Write] [0x40061600] [0]
  24] T [Write] [0x400615c0] [0]
  25] T [Write] [0x40061300] [0]
  26] T [Write] [0x400612c0] [0]
  27] T [Write] [0x4005c080] [0]
  28] T [Write] [0x40061900] [0]
  29] T [Write] [0x400618c0] [0]
  30] T [Write] [0x40062200] [0]
== Printing bank states (According to MC)
[8194] [idle] [idle] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    5]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    7]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    8]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    9]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    10]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    11]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    12]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    13]BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
    14]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    15]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    16]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    17]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    18]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    19]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    20]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    21]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    22]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    23]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    24]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    25]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    26]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    27]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    28]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    29]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    30]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [633] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e5c0] r[0] b[7] row[8194] col[242]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005f7c0] r[0] b[7] row[8194] col[251] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005ebc0] r[0] b[7] row[8194] col[245] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
== New Transaction - Mapping Address [0x4005f500] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 250
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f4c0] [0]
  1] T [Write] [0x40060fc0] [0]
  2] T [Write] [0x40061000] [0]
  3] T [Write] [0x40060400] [0]
  4] T [Write] [0x400603c0] [0]
  5] T [Write] [0x4005fe00] [0]
  6] T [Write] [0x4005fdc0] [0]
  7] T [Write] [0x4005fb00] [0]
  8] T [Write] [0x4005fac0] [0]
  9] T [Write] [0x4005c040] [0]
  10] T [Write] [0x40060100] [0]
  11] T [Write] [0x400600c0] [0]
  12] T [Write] [0x40060a00] [0]
  13] T [Write] [0x400609c0] [0]
  14] T [Write] [0x40060700] [0]
  15] T [Write] [0x400606c0] [0]
  16] T [Write] [0x40060d00] [0]
  17] T [Write] [0x40060cc0] [0]
  18] T [Write] [0x400627c0] [0]
  19] T [Write] [0x40062800] [0]
  20] T [Write] [0x40061c00] [0]
  21] T [Write] [0x40061bc0] [0]
  22] T [Write] [0x40061600] [0]
  23] T [Write] [0x400615c0] [0]
  24] T [Write] [0x40061300] [0]
  25] T [Write] [0x400612c0] [0]
  26] T [Write] [0x4005c080] [0]
  27] T [Write] [0x40061900] [0]
  28] T [Write] [0x400618c0] [0]
  29] T [Write] [0x40062200] [0]
  30] T [Write] [0x400621c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
    5]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    7]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    8]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    9]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    10]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    11]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    12]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    13]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    14]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    15]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    16]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    17]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    18]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    19]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    20]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    21]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    22]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    23]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    24]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    25]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    26]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    27]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    28]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    29]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    30]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    31]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [634] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x20010480] r[0] b[2] row[4096] col[130]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f4c0] [0]
  1] T [Write] [0x40060fc0] [0]
  2] T [Write] [0x40061000] [0]
  3] T [Write] [0x40060400] [0]
  4] T [Write] [0x400603c0] [0]
  5] T [Write] [0x4005fe00] [0]
  6] T [Write] [0x4005fdc0] [0]
  7] T [Write] [0x4005fb00] [0]
  8] T [Write] [0x4005fac0] [0]
  9] T [Write] [0x4005c040] [0]
  10] T [Write] [0x40060100] [0]
  11] T [Write] [0x400600c0] [0]
  12] T [Write] [0x40060a00] [0]
  13] T [Write] [0x400609c0] [0]
  14] T [Write] [0x40060700] [0]
  15] T [Write] [0x400606c0] [0]
  16] T [Write] [0x40060d00] [0]
  17] T [Write] [0x40060cc0] [0]
  18] T [Write] [0x400627c0] [0]
  19] T [Write] [0x40062800] [0]
  20] T [Write] [0x40061c00] [0]
  21] T [Write] [0x40061bc0] [0]
  22] T [Write] [0x40061600] [0]
  23] T [Write] [0x400615c0] [0]
  24] T [Write] [0x40061300] [0]
  25] T [Write] [0x400612c0] [0]
  26] T [Write] [0x4005c080] [0]
  27] T [Write] [0x40061900] [0]
  28] T [Write] [0x400618c0] [0]
  29] T [Write] [0x40062200] [0]
  30] T [Write] [0x400621c0] [0]
  31] T [Write] [0x40061f00] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    5]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    7]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    8]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    9]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    10]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    11]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    12]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    13]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    14]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    15]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    16]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    17]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    18]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    19]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    20]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    21]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    22]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    23]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    24]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    25]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    26]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    27]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    28]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    29]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    30]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [635] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005f800] r[0] b[0] row[8194] col[252]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005ebc0] r[0] b[7] row[8194] col[245] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e5c0] r[0] b[7] row[8194] col[242] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005f4c0] [0]
  1] T [Write] [0x40060fc0] [0]
  2] T [Write] [0x40061000] [0]
  3] T [Write] [0x40060400] [0]
  4] T [Write] [0x400603c0] [0]
  5] T [Write] [0x4005fe00] [0]
  6] T [Write] [0x4005fdc0] [0]
  7] T [Write] [0x4005fb00] [0]
  8] T [Write] [0x4005fac0] [0]
  9] T [Write] [0x4005c040] [0]
  10] T [Write] [0x40060100] [0]
  11] T [Write] [0x400600c0] [0]
  12] T [Write] [0x40060a00] [0]
  13] T [Write] [0x400609c0] [0]
  14] T [Write] [0x40060700] [0]
  15] T [Write] [0x400606c0] [0]
  16] T [Write] [0x40060d00] [0]
  17] T [Write] [0x40060cc0] [0]
  18] T [Write] [0x400627c0] [0]
  19] T [Write] [0x40062800] [0]
  20] T [Write] [0x40061c00] [0]
  21] T [Write] [0x40061bc0] [0]
  22] T [Write] [0x40061600] [0]
  23] T [Write] [0x400615c0] [0]
  24] T [Write] [0x40061300] [0]
  25] T [Write] [0x400612c0] [0]
  26] T [Write] [0x4005c080] [0]
  27] T [Write] [0x40061900] [0]
  28] T [Write] [0x400618c0] [0]
  29] T [Write] [0x40062200] [0]
  30] T [Write] [0x400621c0] [0]
  31] T [Write] [0x40061f00] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    5]BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
    6]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    7]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    8]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    9]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    10]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    11]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    12]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    13]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    14]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    15]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    16]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    17]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    18]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    19]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    20]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    21]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    22]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    23]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    24]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    25]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    26]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    27]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    28]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    29]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    30]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [636] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
== New Transaction - Mapping Address [0x4005f4c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 250
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060fc0] [0]
  1] T [Write] [0x40061000] [0]
  2] T [Write] [0x40060400] [0]
  3] T [Write] [0x400603c0] [0]
  4] T [Write] [0x4005fe00] [0]
  5] T [Write] [0x4005fdc0] [0]
  6] T [Write] [0x4005fb00] [0]
  7] T [Write] [0x4005fac0] [0]
  8] T [Write] [0x4005c040] [0]
  9] T [Write] [0x40060100] [0]
  10] T [Write] [0x400600c0] [0]
  11] T [Write] [0x40060a00] [0]
  12] T [Write] [0x400609c0] [0]
  13] T [Write] [0x40060700] [0]
  14] T [Write] [0x400606c0] [0]
  15] T [Write] [0x40060d00] [0]
  16] T [Write] [0x40060cc0] [0]
  17] T [Write] [0x400627c0] [0]
  18] T [Write] [0x40062800] [0]
  19] T [Write] [0x40061c00] [0]
  20] T [Write] [0x40061bc0] [0]
  21] T [Write] [0x40061600] [0]
  22] T [Write] [0x400615c0] [0]
  23] T [Write] [0x40061300] [0]
  24] T [Write] [0x400612c0] [0]
  25] T [Write] [0x4005c080] [0]
  26] T [Write] [0x40061900] [0]
  27] T [Write] [0x400618c0] [0]
  28] T [Write] [0x40062200] [0]
  29] T [Write] [0x400621c0] [0]
  30] T [Write] [0x40061f00] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    5]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    6]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    7]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    8]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    9]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    10]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    11]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    12]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    13]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    14]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    15]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    16]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    17]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    18]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    19]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    20]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    21]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    22]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    23]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    24]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    25]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    26]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    27]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    28]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    29]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    30]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [637] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005ec00] r[0] b[0] row[8194] col[246]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e5c0] r[0] b[7] row[8194] col[242] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005f800] r[0] b[0] row[8194] col[252] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060fc0] [0]
  1] T [Write] [0x40061000] [0]
  2] T [Write] [0x40060400] [0]
  3] T [Write] [0x400603c0] [0]
  4] T [Write] [0x4005fe00] [0]
  5] T [Write] [0x4005fdc0] [0]
  6] T [Write] [0x4005fb00] [0]
  7] T [Write] [0x4005fac0] [0]
  8] T [Write] [0x4005c040] [0]
  9] T [Write] [0x40060100] [0]
  10] T [Write] [0x400600c0] [0]
  11] T [Write] [0x40060a00] [0]
  12] T [Write] [0x400609c0] [0]
  13] T [Write] [0x40060700] [0]
  14] T [Write] [0x400606c0] [0]
  15] T [Write] [0x40060d00] [0]
  16] T [Write] [0x40060cc0] [0]
  17] T [Write] [0x400627c0] [0]
  18] T [Write] [0x40062800] [0]
  19] T [Write] [0x40061c00] [0]
  20] T [Write] [0x40061bc0] [0]
  21] T [Write] [0x40061600] [0]
  22] T [Write] [0x400615c0] [0]
  23] T [Write] [0x40061300] [0]
  24] T [Write] [0x400612c0] [0]
  25] T [Write] [0x4005c080] [0]
  26] T [Write] [0x40061900] [0]
  27] T [Write] [0x400618c0] [0]
  28] T [Write] [0x40062200] [0]
  29] T [Write] [0x400621c0] [0]
  30] T [Write] [0x40061f00] [0]
  31] T [Write] [0x40061ec0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    5]BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
    6]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    7]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    8]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    9]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    10]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    11]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    12]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    13]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    14]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    15]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    16]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    17]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    18]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    19]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    20]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    21]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    22]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    23]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    24]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    25]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    26]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    27]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    28]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    29]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    30]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [638] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
== New Transaction - Mapping Address [0x40060fc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 7
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061000] [0]
  1] T [Write] [0x40060400] [0]
  2] T [Write] [0x400603c0] [0]
  3] T [Write] [0x4005fe00] [0]
  4] T [Write] [0x4005fdc0] [0]
  5] T [Write] [0x4005fb00] [0]
  6] T [Write] [0x4005fac0] [0]
  7] T [Write] [0x4005c040] [0]
  8] T [Write] [0x40060100] [0]
  9] T [Write] [0x400600c0] [0]
  10] T [Write] [0x40060a00] [0]
  11] T [Write] [0x400609c0] [0]
  12] T [Write] [0x40060700] [0]
  13] T [Write] [0x400606c0] [0]
  14] T [Write] [0x40060d00] [0]
  15] T [Write] [0x40060cc0] [0]
  16] T [Write] [0x400627c0] [0]
  17] T [Write] [0x40062800] [0]
  18] T [Write] [0x40061c00] [0]
  19] T [Write] [0x40061bc0] [0]
  20] T [Write] [0x40061600] [0]
  21] T [Write] [0x400615c0] [0]
  22] T [Write] [0x40061300] [0]
  23] T [Write] [0x400612c0] [0]
  24] T [Write] [0x4005c080] [0]
  25] T [Write] [0x40061900] [0]
  26] T [Write] [0x400618c0] [0]
  27] T [Write] [0x40062200] [0]
  28] T [Write] [0x400621c0] [0]
  29] T [Write] [0x40061f00] [0]
  30] T [Write] [0x40061ec0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    5]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    7]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    8]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    9]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    10]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    11]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    12]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    13]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    14]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    15]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    16]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    17]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    18]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    19]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    20]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    21]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    22]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    23]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    24]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    25]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    26]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    27]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    28]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    29]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    30]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [639] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e600] r[0] b[0] row[8194] col[243]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005f800] r[0] b[0] row[8194] col[252] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005ec00] r[0] b[0] row[8194] col[246] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061000] [0]
  1] T [Write] [0x40060400] [0]
  2] T [Write] [0x400603c0] [0]
  3] T [Write] [0x4005fe00] [0]
  4] T [Write] [0x4005fdc0] [0]
  5] T [Write] [0x4005fb00] [0]
  6] T [Write] [0x4005fac0] [0]
  7] T [Write] [0x4005c040] [0]
  8] T [Write] [0x40060100] [0]
  9] T [Write] [0x400600c0] [0]
  10] T [Write] [0x40060a00] [0]
  11] T [Write] [0x400609c0] [0]
  12] T [Write] [0x40060700] [0]
  13] T [Write] [0x400606c0] [0]
  14] T [Write] [0x40060d00] [0]
  15] T [Write] [0x40060cc0] [0]
  16] T [Write] [0x400627c0] [0]
  17] T [Write] [0x40062800] [0]
  18] T [Write] [0x40061c00] [0]
  19] T [Write] [0x40061bc0] [0]
  20] T [Write] [0x40061600] [0]
  21] T [Write] [0x400615c0] [0]
  22] T [Write] [0x40061300] [0]
  23] T [Write] [0x400612c0] [0]
  24] T [Write] [0x4005c080] [0]
  25] T [Write] [0x40061900] [0]
  26] T [Write] [0x400618c0] [0]
  27] T [Write] [0x40062200] [0]
  28] T [Write] [0x400621c0] [0]
  29] T [Write] [0x40061f00] [0]
  30] T [Write] [0x40061ec0] [0]
  31] T [Write] [0x40062500] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
    5]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    7]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    8]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    9]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    10]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    11]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    12]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    13]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    14]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    15]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    16]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    17]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    18]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    19]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    20]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    21]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    22]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    23]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    24]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    25]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    26]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    27]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    28]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    29]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    30]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [640] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
== New Transaction - Mapping Address [0x40061000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 8
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060400] [0]
  1] T [Write] [0x400603c0] [0]
  2] T [Write] [0x4005fe00] [0]
  3] T [Write] [0x4005fdc0] [0]
  4] T [Write] [0x4005fb00] [0]
  5] T [Write] [0x4005fac0] [0]
  6] T [Write] [0x4005c040] [0]
  7] T [Write] [0x40060100] [0]
  8] T [Write] [0x400600c0] [0]
  9] T [Write] [0x40060a00] [0]
  10] T [Write] [0x400609c0] [0]
  11] T [Write] [0x40060700] [0]
  12] T [Write] [0x400606c0] [0]
  13] T [Write] [0x40060d00] [0]
  14] T [Write] [0x40060cc0] [0]
  15] T [Write] [0x400627c0] [0]
  16] T [Write] [0x40062800] [0]
  17] T [Write] [0x40061c00] [0]
  18] T [Write] [0x40061bc0] [0]
  19] T [Write] [0x40061600] [0]
  20] T [Write] [0x400615c0] [0]
  21] T [Write] [0x40061300] [0]
  22] T [Write] [0x400612c0] [0]
  23] T [Write] [0x4005c080] [0]
  24] T [Write] [0x40061900] [0]
  25] T [Write] [0x400618c0] [0]
  26] T [Write] [0x40062200] [0]
  27] T [Write] [0x400621c0] [0]
  28] T [Write] [0x40061f00] [0]
  29] T [Write] [0x40061ec0] [0]
  30] T [Write] [0x40062500] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    7]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    8]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    10]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    12]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    13]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    14]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    15]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    16]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    17]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    18]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    19]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    20]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    21]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    22]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    23]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    24]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    25]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    26]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    27]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    28]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    29]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    30]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    31]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [641] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e300] r[0] b[4] row[8194] col[241]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005ec00] r[0] b[0] row[8194] col[246] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e600] r[0] b[0] row[8194] col[243] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060400] [0]
  1] T [Write] [0x400603c0] [0]
  2] T [Write] [0x4005fe00] [0]
  3] T [Write] [0x4005fdc0] [0]
  4] T [Write] [0x4005fb00] [0]
  5] T [Write] [0x4005fac0] [0]
  6] T [Write] [0x4005c040] [0]
  7] T [Write] [0x40060100] [0]
  8] T [Write] [0x400600c0] [0]
  9] T [Write] [0x40060a00] [0]
  10] T [Write] [0x400609c0] [0]
  11] T [Write] [0x40060700] [0]
  12] T [Write] [0x400606c0] [0]
  13] T [Write] [0x40060d00] [0]
  14] T [Write] [0x40060cc0] [0]
  15] T [Write] [0x400627c0] [0]
  16] T [Write] [0x40062800] [0]
  17] T [Write] [0x40061c00] [0]
  18] T [Write] [0x40061bc0] [0]
  19] T [Write] [0x40061600] [0]
  20] T [Write] [0x400615c0] [0]
  21] T [Write] [0x40061300] [0]
  22] T [Write] [0x400612c0] [0]
  23] T [Write] [0x4005c080] [0]
  24] T [Write] [0x40061900] [0]
  25] T [Write] [0x400618c0] [0]
  26] T [Write] [0x40062200] [0]
  27] T [Write] [0x400621c0] [0]
  28] T [Write] [0x40061f00] [0]
  29] T [Write] [0x40061ec0] [0]
  30] T [Write] [0x40062500] [0]
  31] T [Write] [0x400624c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
    7]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    8]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    10]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    12]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    13]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    14]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    15]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    16]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    17]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    18]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    19]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    20]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    21]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    22]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    23]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    24]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    25]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    26]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    27]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    28]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    29]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    30]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    31]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [642] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060400] [0]
  1] T [Write] [0x400603c0] [0]
  2] T [Write] [0x4005fe00] [0]
  3] T [Write] [0x4005fdc0] [0]
  4] T [Write] [0x4005fb00] [0]
  5] T [Write] [0x4005fac0] [0]
  6] T [Write] [0x4005c040] [0]
  7] T [Write] [0x40060100] [0]
  8] T [Write] [0x400600c0] [0]
  9] T [Write] [0x40060a00] [0]
  10] T [Write] [0x400609c0] [0]
  11] T [Write] [0x40060700] [0]
  12] T [Write] [0x400606c0] [0]
  13] T [Write] [0x40060d00] [0]
  14] T [Write] [0x40060cc0] [0]
  15] T [Write] [0x400627c0] [0]
  16] T [Write] [0x40062800] [0]
  17] T [Write] [0x40061c00] [0]
  18] T [Write] [0x40061bc0] [0]
  19] T [Write] [0x40061600] [0]
  20] T [Write] [0x400615c0] [0]
  21] T [Write] [0x40061300] [0]
  22] T [Write] [0x400612c0] [0]
  23] T [Write] [0x4005c080] [0]
  24] T [Write] [0x40061900] [0]
  25] T [Write] [0x400618c0] [0]
  26] T [Write] [0x40062200] [0]
  27] T [Write] [0x400621c0] [0]
  28] T [Write] [0x40061f00] [0]
  29] T [Write] [0x40061ec0] [0]
  30] T [Write] [0x40062500] [0]
  31] T [Write] [0x400624c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    12]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    13]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    14]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    15]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    16]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    17]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    18]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    19]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    20]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    21]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    22]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    23]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    24]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    25]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    26]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    27]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    28]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    29]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    30]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [643] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e2c0] r[0] b[3] row[8194] col[241]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e600] r[0] b[0] row[8194] col[243] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e300] r[0] b[4] row[8194] col[241] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060400] [0]
  1] T [Write] [0x400603c0] [0]
  2] T [Write] [0x4005fe00] [0]
  3] T [Write] [0x4005fdc0] [0]
  4] T [Write] [0x4005fb00] [0]
  5] T [Write] [0x4005fac0] [0]
  6] T [Write] [0x4005c040] [0]
  7] T [Write] [0x40060100] [0]
  8] T [Write] [0x400600c0] [0]
  9] T [Write] [0x40060a00] [0]
  10] T [Write] [0x400609c0] [0]
  11] T [Write] [0x40060700] [0]
  12] T [Write] [0x400606c0] [0]
  13] T [Write] [0x40060d00] [0]
  14] T [Write] [0x40060cc0] [0]
  15] T [Write] [0x400627c0] [0]
  16] T [Write] [0x40062800] [0]
  17] T [Write] [0x40061c00] [0]
  18] T [Write] [0x40061bc0] [0]
  19] T [Write] [0x40061600] [0]
  20] T [Write] [0x400615c0] [0]
  21] T [Write] [0x40061300] [0]
  22] T [Write] [0x400612c0] [0]
  23] T [Write] [0x4005c080] [0]
  24] T [Write] [0x40061900] [0]
  25] T [Write] [0x400618c0] [0]
  26] T [Write] [0x40062200] [0]
  27] T [Write] [0x400621c0] [0]
  28] T [Write] [0x40061f00] [0]
  29] T [Write] [0x40061ec0] [0]
  30] T [Write] [0x40062500] [0]
  31] T [Write] [0x400624c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    12]BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
    13]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    14]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    15]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    16]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    17]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    18]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    19]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    20]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    21]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    22]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    23]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    24]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    25]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    26]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    27]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    28]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    29]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    30]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [644] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
== New Transaction - Mapping Address [0x40060400] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 2
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400603c0] [0]
  1] T [Write] [0x4005fe00] [0]
  2] T [Write] [0x4005fdc0] [0]
  3] T [Write] [0x4005fb00] [0]
  4] T [Write] [0x4005fac0] [0]
  5] T [Write] [0x4005c040] [0]
  6] T [Write] [0x40060100] [0]
  7] T [Write] [0x400600c0] [0]
  8] T [Write] [0x40060a00] [0]
  9] T [Write] [0x400609c0] [0]
  10] T [Write] [0x40060700] [0]
  11] T [Write] [0x400606c0] [0]
  12] T [Write] [0x40060d00] [0]
  13] T [Write] [0x40060cc0] [0]
  14] T [Write] [0x400627c0] [0]
  15] T [Write] [0x40062800] [0]
  16] T [Write] [0x40061c00] [0]
  17] T [Write] [0x40061bc0] [0]
  18] T [Write] [0x40061600] [0]
  19] T [Write] [0x400615c0] [0]
  20] T [Write] [0x40061300] [0]
  21] T [Write] [0x400612c0] [0]
  22] T [Write] [0x4005c080] [0]
  23] T [Write] [0x40061900] [0]
  24] T [Write] [0x400618c0] [0]
  25] T [Write] [0x40062200] [0]
  26] T [Write] [0x400621c0] [0]
  27] T [Write] [0x40061f00] [0]
  28] T [Write] [0x40061ec0] [0]
  29] T [Write] [0x40062500] [0]
  30] T [Write] [0x400624c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    12]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    13]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    14]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    15]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    16]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    17]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    18]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    19]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    20]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    21]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    22]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    23]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    24]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    25]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    26]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    27]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    28]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    29]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    30]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [645] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e900] r[0] b[4] row[8194] col[244]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e300] r[0] b[4] row[8194] col[241] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e2c0] r[0] b[3] row[8194] col[241] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400603c0] [0]
  1] T [Write] [0x4005fe00] [0]
  2] T [Write] [0x4005fdc0] [0]
  3] T [Write] [0x4005fb00] [0]
  4] T [Write] [0x4005fac0] [0]
  5] T [Write] [0x4005c040] [0]
  6] T [Write] [0x40060100] [0]
  7] T [Write] [0x400600c0] [0]
  8] T [Write] [0x40060a00] [0]
  9] T [Write] [0x400609c0] [0]
  10] T [Write] [0x40060700] [0]
  11] T [Write] [0x400606c0] [0]
  12] T [Write] [0x40060d00] [0]
  13] T [Write] [0x40060cc0] [0]
  14] T [Write] [0x400627c0] [0]
  15] T [Write] [0x40062800] [0]
  16] T [Write] [0x40061c00] [0]
  17] T [Write] [0x40061bc0] [0]
  18] T [Write] [0x40061600] [0]
  19] T [Write] [0x400615c0] [0]
  20] T [Write] [0x40061300] [0]
  21] T [Write] [0x400612c0] [0]
  22] T [Write] [0x4005c080] [0]
  23] T [Write] [0x40061900] [0]
  24] T [Write] [0x400618c0] [0]
  25] T [Write] [0x40062200] [0]
  26] T [Write] [0x400621c0] [0]
  27] T [Write] [0x40061f00] [0]
  28] T [Write] [0x40061ec0] [0]
  29] T [Write] [0x40062500] [0]
  30] T [Write] [0x400624c0] [0]
  31] T [Write] [0x40063fc0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    12]BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
    13]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    14]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    15]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    16]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    17]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    18]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    19]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    20]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    21]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    22]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    23]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    24]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    25]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    26]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    27]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    28]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    29]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    30]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [646] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
== New Transaction - Mapping Address [0x400603c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 1
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fe00] [0]
  1] T [Write] [0x4005fdc0] [0]
  2] T [Write] [0x4005fb00] [0]
  3] T [Write] [0x4005fac0] [0]
  4] T [Write] [0x4005c040] [0]
  5] T [Write] [0x40060100] [0]
  6] T [Write] [0x400600c0] [0]
  7] T [Write] [0x40060a00] [0]
  8] T [Write] [0x400609c0] [0]
  9] T [Write] [0x40060700] [0]
  10] T [Write] [0x400606c0] [0]
  11] T [Write] [0x40060d00] [0]
  12] T [Write] [0x40060cc0] [0]
  13] T [Write] [0x400627c0] [0]
  14] T [Write] [0x40062800] [0]
  15] T [Write] [0x40061c00] [0]
  16] T [Write] [0x40061bc0] [0]
  17] T [Write] [0x40061600] [0]
  18] T [Write] [0x400615c0] [0]
  19] T [Write] [0x40061300] [0]
  20] T [Write] [0x400612c0] [0]
  21] T [Write] [0x4005c080] [0]
  22] T [Write] [0x40061900] [0]
  23] T [Write] [0x400618c0] [0]
  24] T [Write] [0x40062200] [0]
  25] T [Write] [0x400621c0] [0]
  26] T [Write] [0x40061f00] [0]
  27] T [Write] [0x40061ec0] [0]
  28] T [Write] [0x40062500] [0]
  29] T [Write] [0x400624c0] [0]
  30] T [Write] [0x40063fc0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    12]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    13]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    14]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    15]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    16]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    17]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    18]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    19]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    20]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    21]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    22]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    23]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    24]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    25]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    26]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    27]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    28]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    29]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    30]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [647] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005e8c0] r[0] b[3] row[8194] col[244]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e2c0] r[0] b[3] row[8194] col[241] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e900] r[0] b[4] row[8194] col[244] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fe00] [0]
  1] T [Write] [0x4005fdc0] [0]
  2] T [Write] [0x4005fb00] [0]
  3] T [Write] [0x4005fac0] [0]
  4] T [Write] [0x4005c040] [0]
  5] T [Write] [0x40060100] [0]
  6] T [Write] [0x400600c0] [0]
  7] T [Write] [0x40060a00] [0]
  8] T [Write] [0x400609c0] [0]
  9] T [Write] [0x40060700] [0]
  10] T [Write] [0x400606c0] [0]
  11] T [Write] [0x40060d00] [0]
  12] T [Write] [0x40060cc0] [0]
  13] T [Write] [0x400627c0] [0]
  14] T [Write] [0x40062800] [0]
  15] T [Write] [0x40061c00] [0]
  16] T [Write] [0x40061bc0] [0]
  17] T [Write] [0x40061600] [0]
  18] T [Write] [0x400615c0] [0]
  19] T [Write] [0x40061300] [0]
  20] T [Write] [0x400612c0] [0]
  21] T [Write] [0x4005c080] [0]
  22] T [Write] [0x40061900] [0]
  23] T [Write] [0x400618c0] [0]
  24] T [Write] [0x40062200] [0]
  25] T [Write] [0x400621c0] [0]
  26] T [Write] [0x40061f00] [0]
  27] T [Write] [0x40061ec0] [0]
  28] T [Write] [0x40062500] [0]
  29] T [Write] [0x400624c0] [0]
  30] T [Write] [0x40063fc0] [0]
  31] T [Write] [0x40064000] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    12]BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
    13]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    14]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    15]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    16]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    17]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    18]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    19]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    20]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    21]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    22]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    23]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    24]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    25]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    26]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    27]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    28]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    29]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    30]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [648] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
== New Transaction - Mapping Address [0x4005fe00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 255
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fdc0] [0]
  1] T [Write] [0x4005fb00] [0]
  2] T [Write] [0x4005fac0] [0]
  3] T [Write] [0x4005c040] [0]
  4] T [Write] [0x40060100] [0]
  5] T [Write] [0x400600c0] [0]
  6] T [Write] [0x40060a00] [0]
  7] T [Write] [0x400609c0] [0]
  8] T [Write] [0x40060700] [0]
  9] T [Write] [0x400606c0] [0]
  10] T [Write] [0x40060d00] [0]
  11] T [Write] [0x40060cc0] [0]
  12] T [Write] [0x400627c0] [0]
  13] T [Write] [0x40062800] [0]
  14] T [Write] [0x40061c00] [0]
  15] T [Write] [0x40061bc0] [0]
  16] T [Write] [0x40061600] [0]
  17] T [Write] [0x400615c0] [0]
  18] T [Write] [0x40061300] [0]
  19] T [Write] [0x400612c0] [0]
  20] T [Write] [0x4005c080] [0]
  21] T [Write] [0x40061900] [0]
  22] T [Write] [0x400618c0] [0]
  23] T [Write] [0x40062200] [0]
  24] T [Write] [0x400621c0] [0]
  25] T [Write] [0x40061f00] [0]
  26] T [Write] [0x40061ec0] [0]
  27] T [Write] [0x40062500] [0]
  28] T [Write] [0x400624c0] [0]
  29] T [Write] [0x40063fc0] [0]
  30] T [Write] [0x40064000] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    12]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    13]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    14]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    15]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    16]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    17]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    18]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    19]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    20]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    21]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    22]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    23]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    24]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    25]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    26]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    27]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    28]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    29]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    30]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [649] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005f200] r[0] b[0] row[8194] col[249]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e900] r[0] b[4] row[8194] col[244] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005e8c0] r[0] b[3] row[8194] col[244] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fdc0] [0]
  1] T [Write] [0x4005fb00] [0]
  2] T [Write] [0x4005fac0] [0]
  3] T [Write] [0x4005c040] [0]
  4] T [Write] [0x40060100] [0]
  5] T [Write] [0x400600c0] [0]
  6] T [Write] [0x40060a00] [0]
  7] T [Write] [0x400609c0] [0]
  8] T [Write] [0x40060700] [0]
  9] T [Write] [0x400606c0] [0]
  10] T [Write] [0x40060d00] [0]
  11] T [Write] [0x40060cc0] [0]
  12] T [Write] [0x400627c0] [0]
  13] T [Write] [0x40062800] [0]
  14] T [Write] [0x40061c00] [0]
  15] T [Write] [0x40061bc0] [0]
  16] T [Write] [0x40061600] [0]
  17] T [Write] [0x400615c0] [0]
  18] T [Write] [0x40061300] [0]
  19] T [Write] [0x400612c0] [0]
  20] T [Write] [0x4005c080] [0]
  21] T [Write] [0x40061900] [0]
  22] T [Write] [0x400618c0] [0]
  23] T [Write] [0x40062200] [0]
  24] T [Write] [0x400621c0] [0]
  25] T [Write] [0x40061f00] [0]
  26] T [Write] [0x40061ec0] [0]
  27] T [Write] [0x40062500] [0]
  28] T [Write] [0x400624c0] [0]
  29] T [Write] [0x40063fc0] [0]
  30] T [Write] [0x40064000] [0]
  31] T [Write] [0x40063400] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    12]BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
    13]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    14]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    15]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    16]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    17]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    18]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    19]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    20]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    21]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    22]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    23]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    24]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    25]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    26]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    27]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    28]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    29]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    30]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [650] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
== New Transaction - Mapping Address [0x4005fdc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 254
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fb00] [0]
  1] T [Write] [0x4005fac0] [0]
  2] T [Write] [0x4005c040] [0]
  3] T [Write] [0x40060100] [0]
  4] T [Write] [0x400600c0] [0]
  5] T [Write] [0x40060a00] [0]
  6] T [Write] [0x400609c0] [0]
  7] T [Write] [0x40060700] [0]
  8] T [Write] [0x400606c0] [0]
  9] T [Write] [0x40060d00] [0]
  10] T [Write] [0x40060cc0] [0]
  11] T [Write] [0x400627c0] [0]
  12] T [Write] [0x40062800] [0]
  13] T [Write] [0x40061c00] [0]
  14] T [Write] [0x40061bc0] [0]
  15] T [Write] [0x40061600] [0]
  16] T [Write] [0x400615c0] [0]
  17] T [Write] [0x40061300] [0]
  18] T [Write] [0x400612c0] [0]
  19] T [Write] [0x4005c080] [0]
  20] T [Write] [0x40061900] [0]
  21] T [Write] [0x400618c0] [0]
  22] T [Write] [0x40062200] [0]
  23] T [Write] [0x400621c0] [0]
  24] T [Write] [0x40061f00] [0]
  25] T [Write] [0x40061ec0] [0]
  26] T [Write] [0x40062500] [0]
  27] T [Write] [0x400624c0] [0]
  28] T [Write] [0x40063fc0] [0]
  29] T [Write] [0x40064000] [0]
  30] T [Write] [0x40063400] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    12]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    13]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    14]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    15]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    16]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    17]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    18]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    19]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    20]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    21]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    22]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    23]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    24]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    25]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    26]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    27]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    28]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    29]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    30]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [651] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005f1c0] r[0] b[7] row[8194] col[248]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005e8c0] r[0] b[3] row[8194] col[244] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005f200] r[0] b[0] row[8194] col[249] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fb00] [0]
  1] T [Write] [0x4005fac0] [0]
  2] T [Write] [0x4005c040] [0]
  3] T [Write] [0x40060100] [0]
  4] T [Write] [0x400600c0] [0]
  5] T [Write] [0x40060a00] [0]
  6] T [Write] [0x400609c0] [0]
  7] T [Write] [0x40060700] [0]
  8] T [Write] [0x400606c0] [0]
  9] T [Write] [0x40060d00] [0]
  10] T [Write] [0x40060cc0] [0]
  11] T [Write] [0x400627c0] [0]
  12] T [Write] [0x40062800] [0]
  13] T [Write] [0x40061c00] [0]
  14] T [Write] [0x40061bc0] [0]
  15] T [Write] [0x40061600] [0]
  16] T [Write] [0x400615c0] [0]
  17] T [Write] [0x40061300] [0]
  18] T [Write] [0x400612c0] [0]
  19] T [Write] [0x4005c080] [0]
  20] T [Write] [0x40061900] [0]
  21] T [Write] [0x400618c0] [0]
  22] T [Write] [0x40062200] [0]
  23] T [Write] [0x400621c0] [0]
  24] T [Write] [0x40061f00] [0]
  25] T [Write] [0x40061ec0] [0]
  26] T [Write] [0x40062500] [0]
  27] T [Write] [0x400624c0] [0]
  28] T [Write] [0x40063fc0] [0]
  29] T [Write] [0x40064000] [0]
  30] T [Write] [0x40063400] [0]
  31] T [Write] [0x400633c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    12]BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
    13]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    14]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    15]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    16]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    17]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    18]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    19]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    20]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    21]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    22]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    23]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    24]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    25]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    26]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    27]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    28]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    29]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    30]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [652] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
== New Transaction - Mapping Address [0x4005fb00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 253
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fac0] [0]
  1] T [Write] [0x4005c040] [0]
  2] T [Write] [0x40060100] [0]
  3] T [Write] [0x400600c0] [0]
  4] T [Write] [0x40060a00] [0]
  5] T [Write] [0x400609c0] [0]
  6] T [Write] [0x40060700] [0]
  7] T [Write] [0x400606c0] [0]
  8] T [Write] [0x40060d00] [0]
  9] T [Write] [0x40060cc0] [0]
  10] T [Write] [0x400627c0] [0]
  11] T [Write] [0x40062800] [0]
  12] T [Write] [0x40061c00] [0]
  13] T [Write] [0x40061bc0] [0]
  14] T [Write] [0x40061600] [0]
  15] T [Write] [0x400615c0] [0]
  16] T [Write] [0x40061300] [0]
  17] T [Write] [0x400612c0] [0]
  18] T [Write] [0x4005c080] [0]
  19] T [Write] [0x40061900] [0]
  20] T [Write] [0x400618c0] [0]
  21] T [Write] [0x40062200] [0]
  22] T [Write] [0x400621c0] [0]
  23] T [Write] [0x40061f00] [0]
  24] T [Write] [0x40061ec0] [0]
  25] T [Write] [0x40062500] [0]
  26] T [Write] [0x400624c0] [0]
  27] T [Write] [0x40063fc0] [0]
  28] T [Write] [0x40064000] [0]
  29] T [Write] [0x40063400] [0]
  30] T [Write] [0x400633c0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    12]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    13]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    14]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    15]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    16]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    17]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    18]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    19]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    20]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    21]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    22]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    23]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    24]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    25]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    26]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    27]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    28]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    29]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    30]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [653] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005ef00] r[0] b[4] row[8194] col[247]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005f200] r[0] b[0] row[8194] col[249] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005f1c0] r[0] b[7] row[8194] col[248] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005fac0] [0]
  1] T [Write] [0x4005c040] [0]
  2] T [Write] [0x40060100] [0]
  3] T [Write] [0x400600c0] [0]
  4] T [Write] [0x40060a00] [0]
  5] T [Write] [0x400609c0] [0]
  6] T [Write] [0x40060700] [0]
  7] T [Write] [0x400606c0] [0]
  8] T [Write] [0x40060d00] [0]
  9] T [Write] [0x40060cc0] [0]
  10] T [Write] [0x400627c0] [0]
  11] T [Write] [0x40062800] [0]
  12] T [Write] [0x40061c00] [0]
  13] T [Write] [0x40061bc0] [0]
  14] T [Write] [0x40061600] [0]
  15] T [Write] [0x400615c0] [0]
  16] T [Write] [0x40061300] [0]
  17] T [Write] [0x400612c0] [0]
  18] T [Write] [0x4005c080] [0]
  19] T [Write] [0x40061900] [0]
  20] T [Write] [0x400618c0] [0]
  21] T [Write] [0x40062200] [0]
  22] T [Write] [0x400621c0] [0]
  23] T [Write] [0x40061f00] [0]
  24] T [Write] [0x40061ec0] [0]
  25] T [Write] [0x40062500] [0]
  26] T [Write] [0x400624c0] [0]
  27] T [Write] [0x40063fc0] [0]
  28] T [Write] [0x40064000] [0]
  29] T [Write] [0x40063400] [0]
  30] T [Write] [0x400633c0] [0]
  31] T [Write] [0x40062e00] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    12]BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
    13]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    14]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    15]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    16]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    17]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    18]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    19]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    20]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    21]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    22]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    23]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    24]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    25]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    26]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    27]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    28]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    29]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    30]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [654] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
== New Transaction - Mapping Address [0x4005fac0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 253
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c040] [0]
  1] T [Write] [0x40060100] [0]
  2] T [Write] [0x400600c0] [0]
  3] T [Write] [0x40060a00] [0]
  4] T [Write] [0x400609c0] [0]
  5] T [Write] [0x40060700] [0]
  6] T [Write] [0x400606c0] [0]
  7] T [Write] [0x40060d00] [0]
  8] T [Write] [0x40060cc0] [0]
  9] T [Write] [0x400627c0] [0]
  10] T [Write] [0x40062800] [0]
  11] T [Write] [0x40061c00] [0]
  12] T [Write] [0x40061bc0] [0]
  13] T [Write] [0x40061600] [0]
  14] T [Write] [0x400615c0] [0]
  15] T [Write] [0x40061300] [0]
  16] T [Write] [0x400612c0] [0]
  17] T [Write] [0x4005c080] [0]
  18] T [Write] [0x40061900] [0]
  19] T [Write] [0x400618c0] [0]
  20] T [Write] [0x40062200] [0]
  21] T [Write] [0x400621c0] [0]
  22] T [Write] [0x40061f00] [0]
  23] T [Write] [0x40061ec0] [0]
  24] T [Write] [0x40062500] [0]
  25] T [Write] [0x400624c0] [0]
  26] T [Write] [0x40063fc0] [0]
  27] T [Write] [0x40064000] [0]
  28] T [Write] [0x40063400] [0]
  29] T [Write] [0x400633c0] [0]
  30] T [Write] [0x40062e00] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    12]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    13]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    14]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    15]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    16]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    17]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    18]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    19]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    20]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    21]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    22]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    23]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    24]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    25]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    26]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    27]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    28]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    29]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    30]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [655] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005eec0] r[0] b[3] row[8194] col[247]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005f1c0] r[0] b[7] row[8194] col[248] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005ef00] r[0] b[4] row[8194] col[247] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c040] [0]
  1] T [Write] [0x40060100] [0]
  2] T [Write] [0x400600c0] [0]
  3] T [Write] [0x40060a00] [0]
  4] T [Write] [0x400609c0] [0]
  5] T [Write] [0x40060700] [0]
  6] T [Write] [0x400606c0] [0]
  7] T [Write] [0x40060d00] [0]
  8] T [Write] [0x40060cc0] [0]
  9] T [Write] [0x400627c0] [0]
  10] T [Write] [0x40062800] [0]
  11] T [Write] [0x40061c00] [0]
  12] T [Write] [0x40061bc0] [0]
  13] T [Write] [0x40061600] [0]
  14] T [Write] [0x400615c0] [0]
  15] T [Write] [0x40061300] [0]
  16] T [Write] [0x400612c0] [0]
  17] T [Write] [0x4005c080] [0]
  18] T [Write] [0x40061900] [0]
  19] T [Write] [0x400618c0] [0]
  20] T [Write] [0x40062200] [0]
  21] T [Write] [0x400621c0] [0]
  22] T [Write] [0x40061f00] [0]
  23] T [Write] [0x40061ec0] [0]
  24] T [Write] [0x40062500] [0]
  25] T [Write] [0x400624c0] [0]
  26] T [Write] [0x40063fc0] [0]
  27] T [Write] [0x40064000] [0]
  28] T [Write] [0x40063400] [0]
  29] T [Write] [0x400633c0] [0]
  30] T [Write] [0x40062e00] [0]
  31] T [Write] [0x40062dc0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    12]BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
    13]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    14]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    15]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    16]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    17]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    18]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    19]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    20]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    21]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    22]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    23]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    24]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    25]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    26]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    27]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    28]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    29]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    30]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [656] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
== New Transaction - Mapping Address [0x4005c040] (Write)
  Rank : 0
  Bank : 1
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060100] [0]
  1] T [Write] [0x400600c0] [0]
  2] T [Write] [0x40060a00] [0]
  3] T [Write] [0x400609c0] [0]
  4] T [Write] [0x40060700] [0]
  5] T [Write] [0x400606c0] [0]
  6] T [Write] [0x40060d00] [0]
  7] T [Write] [0x40060cc0] [0]
  8] T [Write] [0x400627c0] [0]
  9] T [Write] [0x40062800] [0]
  10] T [Write] [0x40061c00] [0]
  11] T [Write] [0x40061bc0] [0]
  12] T [Write] [0x40061600] [0]
  13] T [Write] [0x400615c0] [0]
  14] T [Write] [0x40061300] [0]
  15] T [Write] [0x400612c0] [0]
  16] T [Write] [0x4005c080] [0]
  17] T [Write] [0x40061900] [0]
  18] T [Write] [0x400618c0] [0]
  19] T [Write] [0x40062200] [0]
  20] T [Write] [0x400621c0] [0]
  21] T [Write] [0x40061f00] [0]
  22] T [Write] [0x40061ec0] [0]
  23] T [Write] [0x40062500] [0]
  24] T [Write] [0x400624c0] [0]
  25] T [Write] [0x40063fc0] [0]
  26] T [Write] [0x40064000] [0]
  27] T [Write] [0x40063400] [0]
  28] T [Write] [0x400633c0] [0]
  29] T [Write] [0x40062e00] [0]
  30] T [Write] [0x40062dc0] [0]
== Printing bank states (According to MC)
[8194] [idle] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    12]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    13]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    14]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    15]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    16]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    17]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    18]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    19]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    20]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    21]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    22]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    23]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    24]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    25]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    26]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    27]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    28]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    29]BP [ACT] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    30]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [657] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005f500] r[0] b[4] row[8194] col[250]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005ef00] r[0] b[4] row[8194] col[247] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005eec0] r[0] b[3] row[8194] col[247] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c040] r[0] b[1] row[8194] col[224]
== New Transaction - Mapping Address [0x40060100] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 0
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400600c0] [0]
  1] T [Write] [0x40060a00] [0]
  2] T [Write] [0x400609c0] [0]
  3] T [Write] [0x40060700] [0]
  4] T [Write] [0x400606c0] [0]
  5] T [Write] [0x40060d00] [0]
  6] T [Write] [0x40060cc0] [0]
  7] T [Write] [0x400627c0] [0]
  8] T [Write] [0x40062800] [0]
  9] T [Write] [0x40061c00] [0]
  10] T [Write] [0x40061bc0] [0]
  11] T [Write] [0x40061600] [0]
  12] T [Write] [0x400615c0] [0]
  13] T [Write] [0x40061300] [0]
  14] T [Write] [0x400612c0] [0]
  15] T [Write] [0x4005c080] [0]
  16] T [Write] [0x40061900] [0]
  17] T [Write] [0x400618c0] [0]
  18] T [Write] [0x40062200] [0]
  19] T [Write] [0x400621c0] [0]
  20] T [Write] [0x40061f00] [0]
  21] T [Write] [0x40061ec0] [0]
  22] T [Write] [0x40062500] [0]
  23] T [Write] [0x400624c0] [0]
  24] T [Write] [0x40063fc0] [0]
  25] T [Write] [0x40064000] [0]
  26] T [Write] [0x40063400] [0]
  27] T [Write] [0x400633c0] [0]
  28] T [Write] [0x40062e00] [0]
  29] T [Write] [0x40062dc0] [0]
  30] T [Write] [0x40062b00] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    12]BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
    13]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    14]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    15]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    16]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    17]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    18]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    19]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    20]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    21]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    22]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    23]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    24]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    25]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    26]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    27]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    28]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    29]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    30]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    31]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [658] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c040] r[0] b[1] row[8194] col[224]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
== New Transaction - Mapping Address [0x400600c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 0
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060a00] [0]
  1] T [Write] [0x400609c0] [0]
  2] T [Write] [0x40060700] [0]
  3] T [Write] [0x400606c0] [0]
  4] T [Write] [0x40060d00] [0]
  5] T [Write] [0x40060cc0] [0]
  6] T [Write] [0x400627c0] [0]
  7] T [Write] [0x40062800] [0]
  8] T [Write] [0x40061c00] [0]
  9] T [Write] [0x40061bc0] [0]
  10] T [Write] [0x40061600] [0]
  11] T [Write] [0x400615c0] [0]
  12] T [Write] [0x40061300] [0]
  13] T [Write] [0x400612c0] [0]
  14] T [Write] [0x4005c080] [0]
  15] T [Write] [0x40061900] [0]
  16] T [Write] [0x400618c0] [0]
  17] T [Write] [0x40062200] [0]
  18] T [Write] [0x400621c0] [0]
  19] T [Write] [0x40061f00] [0]
  20] T [Write] [0x40061ec0] [0]
  21] T [Write] [0x40062500] [0]
  22] T [Write] [0x400624c0] [0]
  23] T [Write] [0x40063fc0] [0]
  24] T [Write] [0x40064000] [0]
  25] T [Write] [0x40063400] [0]
  26] T [Write] [0x400633c0] [0]
  27] T [Write] [0x40062e00] [0]
  28] T [Write] [0x40062dc0] [0]
  29] T [Write] [0x40062b00] [0]
  30] T [Write] [0x40062ac0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    20]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    21]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    22]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    23]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    24]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    25]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    26]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    27]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    28]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    29]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    30]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    31]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [659] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005f4c0] r[0] b[3] row[8194] col[250]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005eec0] r[0] b[3] row[8194] col[247] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005f500] r[0] b[4] row[8194] col[250] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060a00] [0]
  1] T [Write] [0x400609c0] [0]
  2] T [Write] [0x40060700] [0]
  3] T [Write] [0x400606c0] [0]
  4] T [Write] [0x40060d00] [0]
  5] T [Write] [0x40060cc0] [0]
  6] T [Write] [0x400627c0] [0]
  7] T [Write] [0x40062800] [0]
  8] T [Write] [0x40061c00] [0]
  9] T [Write] [0x40061bc0] [0]
  10] T [Write] [0x40061600] [0]
  11] T [Write] [0x400615c0] [0]
  12] T [Write] [0x40061300] [0]
  13] T [Write] [0x400612c0] [0]
  14] T [Write] [0x4005c080] [0]
  15] T [Write] [0x40061900] [0]
  16] T [Write] [0x400618c0] [0]
  17] T [Write] [0x40062200] [0]
  18] T [Write] [0x400621c0] [0]
  19] T [Write] [0x40061f00] [0]
  20] T [Write] [0x40061ec0] [0]
  21] T [Write] [0x40062500] [0]
  22] T [Write] [0x400624c0] [0]
  23] T [Write] [0x40063fc0] [0]
  24] T [Write] [0x40064000] [0]
  25] T [Write] [0x40063400] [0]
  26] T [Write] [0x400633c0] [0]
  27] T [Write] [0x40062e00] [0]
  28] T [Write] [0x40062dc0] [0]
  29] T [Write] [0x40062b00] [0]
  30] T [Write] [0x40062ac0] [0]
  31] T [Write] [0x4005c0c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    20]BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
    21]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    22]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    23]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    24]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    25]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    26]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    27]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    28]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    29]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    30]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    31]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [660] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
== New Transaction - Mapping Address [0x40060a00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 5
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400609c0] [0]
  1] T [Write] [0x40060700] [0]
  2] T [Write] [0x400606c0] [0]
  3] T [Write] [0x40060d00] [0]
  4] T [Write] [0x40060cc0] [0]
  5] T [Write] [0x400627c0] [0]
  6] T [Write] [0x40062800] [0]
  7] T [Write] [0x40061c00] [0]
  8] T [Write] [0x40061bc0] [0]
  9] T [Write] [0x40061600] [0]
  10] T [Write] [0x400615c0] [0]
  11] T [Write] [0x40061300] [0]
  12] T [Write] [0x400612c0] [0]
  13] T [Write] [0x4005c080] [0]
  14] T [Write] [0x40061900] [0]
  15] T [Write] [0x400618c0] [0]
  16] T [Write] [0x40062200] [0]
  17] T [Write] [0x400621c0] [0]
  18] T [Write] [0x40061f00] [0]
  19] T [Write] [0x40061ec0] [0]
  20] T [Write] [0x40062500] [0]
  21] T [Write] [0x400624c0] [0]
  22] T [Write] [0x40063fc0] [0]
  23] T [Write] [0x40064000] [0]
  24] T [Write] [0x40063400] [0]
  25] T [Write] [0x400633c0] [0]
  26] T [Write] [0x40062e00] [0]
  27] T [Write] [0x40062dc0] [0]
  28] T [Write] [0x40062b00] [0]
  29] T [Write] [0x40062ac0] [0]
  30] T [Write] [0x4005c0c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    21]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    22]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    23]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    24]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    25]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    26]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    27]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    28]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    29]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    30]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    31]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [661] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005fe00] r[0] b[0] row[8194] col[255]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005f500] r[0] b[4] row[8194] col[250] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005f4c0] r[0] b[3] row[8194] col[250] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400609c0] [0]
  1] T [Write] [0x40060700] [0]
  2] T [Write] [0x400606c0] [0]
  3] T [Write] [0x40060d00] [0]
  4] T [Write] [0x40060cc0] [0]
  5] T [Write] [0x400627c0] [0]
  6] T [Write] [0x40062800] [0]
  7] T [Write] [0x40061c00] [0]
  8] T [Write] [0x40061bc0] [0]
  9] T [Write] [0x40061600] [0]
  10] T [Write] [0x400615c0] [0]
  11] T [Write] [0x40061300] [0]
  12] T [Write] [0x400612c0] [0]
  13] T [Write] [0x4005c080] [0]
  14] T [Write] [0x40061900] [0]
  15] T [Write] [0x400618c0] [0]
  16] T [Write] [0x40062200] [0]
  17] T [Write] [0x400621c0] [0]
  18] T [Write] [0x40061f00] [0]
  19] T [Write] [0x40061ec0] [0]
  20] T [Write] [0x40062500] [0]
  21] T [Write] [0x400624c0] [0]
  22] T [Write] [0x40063fc0] [0]
  23] T [Write] [0x40064000] [0]
  24] T [Write] [0x40063400] [0]
  25] T [Write] [0x400633c0] [0]
  26] T [Write] [0x40062e00] [0]
  27] T [Write] [0x40062dc0] [0]
  28] T [Write] [0x40062b00] [0]
  29] T [Write] [0x40062ac0] [0]
  30] T [Write] [0x4005c0c0] [0]
  31] T [Write] [0x40063100] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    21]BP [ACT] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    22]BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
    23]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    24]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    25]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    26]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    27]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    28]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    29]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    30]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    31]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [662] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
== New Transaction - Mapping Address [0x400609c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 4
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060700] [0]
  1] T [Write] [0x400606c0] [0]
  2] T [Write] [0x40060d00] [0]
  3] T [Write] [0x40060cc0] [0]
  4] T [Write] [0x400627c0] [0]
  5] T [Write] [0x40062800] [0]
  6] T [Write] [0x40061c00] [0]
  7] T [Write] [0x40061bc0] [0]
  8] T [Write] [0x40061600] [0]
  9] T [Write] [0x400615c0] [0]
  10] T [Write] [0x40061300] [0]
  11] T [Write] [0x400612c0] [0]
  12] T [Write] [0x4005c080] [0]
  13] T [Write] [0x40061900] [0]
  14] T [Write] [0x400618c0] [0]
  15] T [Write] [0x40062200] [0]
  16] T [Write] [0x400621c0] [0]
  17] T [Write] [0x40061f00] [0]
  18] T [Write] [0x40061ec0] [0]
  19] T [Write] [0x40062500] [0]
  20] T [Write] [0x400624c0] [0]
  21] T [Write] [0x40063fc0] [0]
  22] T [Write] [0x40064000] [0]
  23] T [Write] [0x40063400] [0]
  24] T [Write] [0x400633c0] [0]
  25] T [Write] [0x40062e00] [0]
  26] T [Write] [0x40062dc0] [0]
  27] T [Write] [0x40062b00] [0]
  28] T [Write] [0x40062ac0] [0]
  29] T [Write] [0x4005c0c0] [0]
  30] T [Write] [0x40063100] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    21]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    22]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    23]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    24]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    25]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    26]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    27]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    28]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    29]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    30]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    31]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [663] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005fb00] r[0] b[4] row[8194] col[253]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005f4c0] r[0] b[3] row[8194] col[250] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005fe00] r[0] b[0] row[8194] col[255] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060700] [0]
  1] T [Write] [0x400606c0] [0]
  2] T [Write] [0x40060d00] [0]
  3] T [Write] [0x40060cc0] [0]
  4] T [Write] [0x400627c0] [0]
  5] T [Write] [0x40062800] [0]
  6] T [Write] [0x40061c00] [0]
  7] T [Write] [0x40061bc0] [0]
  8] T [Write] [0x40061600] [0]
  9] T [Write] [0x400615c0] [0]
  10] T [Write] [0x40061300] [0]
  11] T [Write] [0x400612c0] [0]
  12] T [Write] [0x4005c080] [0]
  13] T [Write] [0x40061900] [0]
  14] T [Write] [0x400618c0] [0]
  15] T [Write] [0x40062200] [0]
  16] T [Write] [0x400621c0] [0]
  17] T [Write] [0x40061f00] [0]
  18] T [Write] [0x40061ec0] [0]
  19] T [Write] [0x40062500] [0]
  20] T [Write] [0x400624c0] [0]
  21] T [Write] [0x40063fc0] [0]
  22] T [Write] [0x40064000] [0]
  23] T [Write] [0x40063400] [0]
  24] T [Write] [0x400633c0] [0]
  25] T [Write] [0x40062e00] [0]
  26] T [Write] [0x40062dc0] [0]
  27] T [Write] [0x40062b00] [0]
  28] T [Write] [0x40062ac0] [0]
  29] T [Write] [0x4005c0c0] [0]
  30] T [Write] [0x40063100] [0]
  31] T [Write] [0x400630c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    21]BP [ACT] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    22]BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
    23]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    24]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    25]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    26]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    27]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    28]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    29]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    30]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    31]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [664] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
== New Transaction - Mapping Address [0x40060700] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 3
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400606c0] [0]
  1] T [Write] [0x40060d00] [0]
  2] T [Write] [0x40060cc0] [0]
  3] T [Write] [0x400627c0] [0]
  4] T [Write] [0x40062800] [0]
  5] T [Write] [0x40061c00] [0]
  6] T [Write] [0x40061bc0] [0]
  7] T [Write] [0x40061600] [0]
  8] T [Write] [0x400615c0] [0]
  9] T [Write] [0x40061300] [0]
  10] T [Write] [0x400612c0] [0]
  11] T [Write] [0x4005c080] [0]
  12] T [Write] [0x40061900] [0]
  13] T [Write] [0x400618c0] [0]
  14] T [Write] [0x40062200] [0]
  15] T [Write] [0x400621c0] [0]
  16] T [Write] [0x40061f00] [0]
  17] T [Write] [0x40061ec0] [0]
  18] T [Write] [0x40062500] [0]
  19] T [Write] [0x400624c0] [0]
  20] T [Write] [0x40063fc0] [0]
  21] T [Write] [0x40064000] [0]
  22] T [Write] [0x40063400] [0]
  23] T [Write] [0x400633c0] [0]
  24] T [Write] [0x40062e00] [0]
  25] T [Write] [0x40062dc0] [0]
  26] T [Write] [0x40062b00] [0]
  27] T [Write] [0x40062ac0] [0]
  28] T [Write] [0x4005c0c0] [0]
  29] T [Write] [0x40063100] [0]
  30] T [Write] [0x400630c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    2]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    4]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    6]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    7]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    9]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    11]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    13]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    15]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    17]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    19]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    21]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    22]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    23]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    24]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    25]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    26]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    27]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    28]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    29]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    30]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    31]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [665] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005fac0] r[0] b[3] row[8194] col[253]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005fe00] r[0] b[0] row[8194] col[255] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005fb00] r[0] b[4] row[8194] col[253] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400606c0] [0]
  1] T [Write] [0x40060d00] [0]
  2] T [Write] [0x40060cc0] [0]
  3] T [Write] [0x400627c0] [0]
  4] T [Write] [0x40062800] [0]
  5] T [Write] [0x40061c00] [0]
  6] T [Write] [0x40061bc0] [0]
  7] T [Write] [0x40061600] [0]
  8] T [Write] [0x400615c0] [0]
  9] T [Write] [0x40061300] [0]
  10] T [Write] [0x400612c0] [0]
  11] T [Write] [0x4005c080] [0]
  12] T [Write] [0x40061900] [0]
  13] T [Write] [0x400618c0] [0]
  14] T [Write] [0x40062200] [0]
  15] T [Write] [0x400621c0] [0]
  16] T [Write] [0x40061f00] [0]
  17] T [Write] [0x40061ec0] [0]
  18] T [Write] [0x40062500] [0]
  19] T [Write] [0x400624c0] [0]
  20] T [Write] [0x40063fc0] [0]
  21] T [Write] [0x40064000] [0]
  22] T [Write] [0x40063400] [0]
  23] T [Write] [0x400633c0] [0]
  24] T [Write] [0x40062e00] [0]
  25] T [Write] [0x40062dc0] [0]
  26] T [Write] [0x40062b00] [0]
  27] T [Write] [0x40062ac0] [0]
  28] T [Write] [0x4005c0c0] [0]
  29] T [Write] [0x40063100] [0]
  30] T [Write] [0x400630c0] [0]
  31] T [Write] [0x40063a00] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
    21]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    23]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    25]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    27]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    29]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [666] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400011c0] r[0] b[7] row[8192] col[8]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
== New Transaction - Mapping Address [0x400606c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 3
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [667] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c040] r[0] b[1] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005fb00] r[0] b[4] row[8194] col[253] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005fac0] r[0] b[3] row[8194] col[253] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [668] -------------------------
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [669] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005fac0] r[0] b[3] row[8194] col[253] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c040] r[0] b[1] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [670] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[pre] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [671] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c040] r[0] b[1] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[pre] [8194] [4096] [8194] [8194] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [672] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[pre] [8194] [4096] [8194] [pre] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [673] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[pre] [8194] [4096] [8194] [pre] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
    1]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    3]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    5]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    6]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    8]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    10]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    12]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    14]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    16]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    18]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    20]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    22]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    24]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    26]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    28]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    30]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    31]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [674] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060d00] [0]
  1] T [Write] [0x40060cc0] [0]
  2] T [Write] [0x400627c0] [0]
  3] T [Write] [0x40062800] [0]
  4] T [Write] [0x40061c00] [0]
  5] T [Write] [0x40061bc0] [0]
  6] T [Write] [0x40061600] [0]
  7] T [Write] [0x400615c0] [0]
  8] T [Write] [0x40061300] [0]
  9] T [Write] [0x400612c0] [0]
  10] T [Write] [0x4005c080] [0]
  11] T [Write] [0x40061900] [0]
  12] T [Write] [0x400618c0] [0]
  13] T [Write] [0x40062200] [0]
  14] T [Write] [0x400621c0] [0]
  15] T [Write] [0x40061f00] [0]
  16] T [Write] [0x40061ec0] [0]
  17] T [Write] [0x40062500] [0]
  18] T [Write] [0x400624c0] [0]
  19] T [Write] [0x40063fc0] [0]
  20] T [Write] [0x40064000] [0]
  21] T [Write] [0x40063400] [0]
  22] T [Write] [0x400633c0] [0]
  23] T [Write] [0x40062e00] [0]
  24] T [Write] [0x40062dc0] [0]
  25] T [Write] [0x40062b00] [0]
  26] T [Write] [0x40062ac0] [0]
  27] T [Write] [0x4005c0c0] [0]
  28] T [Write] [0x40063100] [0]
  29] T [Write] [0x400630c0] [0]
  30] T [Write] [0x40063a00] [0]
  31] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[idle] [8194] [4096] [8194] [pre] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    1]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    3]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    5]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    6]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    8]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    10]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
    12]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    13]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    14]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    15]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    16]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    17]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    18]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    19]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    20]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    21]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    22]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    23]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    24]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    25]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    26]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    27]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    28]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    29]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    30]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [675] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x400011c0] r[0] b[7] row[8192] col[8]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
== New Transaction - Mapping Address [0x40060d00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 6
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40060cc0] [0]
  1] T [Write] [0x400627c0] [0]
  2] T [Write] [0x40062800] [0]
  3] T [Write] [0x40061c00] [0]
  4] T [Write] [0x40061bc0] [0]
  5] T [Write] [0x40061600] [0]
  6] T [Write] [0x400615c0] [0]
  7] T [Write] [0x40061300] [0]
  8] T [Write] [0x400612c0] [0]
  9] T [Write] [0x4005c080] [0]
  10] T [Write] [0x40061900] [0]
  11] T [Write] [0x400618c0] [0]
  12] T [Write] [0x40062200] [0]
  13] T [Write] [0x400621c0] [0]
  14] T [Write] [0x40061f00] [0]
  15] T [Write] [0x40061ec0] [0]
  16] T [Write] [0x40062500] [0]
  17] T [Write] [0x400624c0] [0]
  18] T [Write] [0x40063fc0] [0]
  19] T [Write] [0x40064000] [0]
  20] T [Write] [0x40063400] [0]
  21] T [Write] [0x400633c0] [0]
  22] T [Write] [0x40062e00] [0]
  23] T [Write] [0x40062dc0] [0]
  24] T [Write] [0x40062b00] [0]
  25] T [Write] [0x40062ac0] [0]
  26] T [Write] [0x4005c0c0] [0]
  27] T [Write] [0x40063100] [0]
  28] T [Write] [0x400630c0] [0]
  29] T [Write] [0x40063a00] [0]
  30] T [Write] [0x400639c0] [0]
== Printing bank states (According to MC)
[8195] [8194] [4096] [8194] [pre] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    1]BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
    2]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    3]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    4]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    5]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    6]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    7]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    8]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    9]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    10]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    11]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    12]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    13]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    14]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    15]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    16]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    17]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    18]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    19]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    20]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    21]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    22]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    23]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    24]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    25]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    26]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    27]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    28]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    29]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    30]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    31]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [676] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40061000] r[0] b[0] row[8195] col[8]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
== New Transaction - Mapping Address [0x40060cc0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 6
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400627c0] [0]
  1] T [Write] [0x40062800] [0]
  2] T [Write] [0x40061c00] [0]
  3] T [Write] [0x40061bc0] [0]
  4] T [Write] [0x40061600] [0]
  5] T [Write] [0x400615c0] [0]
  6] T [Write] [0x40061300] [0]
  7] T [Write] [0x400612c0] [0]
  8] T [Write] [0x4005c080] [0]
  9] T [Write] [0x40061900] [0]
  10] T [Write] [0x400618c0] [0]
  11] T [Write] [0x40062200] [0]
  12] T [Write] [0x400621c0] [0]
  13] T [Write] [0x40061f00] [0]
  14] T [Write] [0x40061ec0] [0]
  15] T [Write] [0x40062500] [0]
  16] T [Write] [0x400624c0] [0]
  17] T [Write] [0x40063fc0] [0]
  18] T [Write] [0x40064000] [0]
  19] T [Write] [0x40063400] [0]
  20] T [Write] [0x400633c0] [0]
  21] T [Write] [0x40062e00] [0]
  22] T [Write] [0x40062dc0] [0]
  23] T [Write] [0x40062b00] [0]
  24] T [Write] [0x40062ac0] [0]
  25] T [Write] [0x4005c0c0] [0]
  26] T [Write] [0x40063100] [0]
  27] T [Write] [0x400630c0] [0]
  28] T [Write] [0x40063a00] [0]
  29] T [Write] [0x400639c0] [0]
  30] T [Write] [0x40063700] [0]
== Printing bank states (According to MC)
[8195] [8194] [4096] [8194] [idle] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    1]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    2]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    3]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    4]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    5]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    6]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    7]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    8]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    9]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    10]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    11]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    12]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    13]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    14]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    15]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    16]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    17]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    18]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    19]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    20]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    21]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    22]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    23]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    24]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    25]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    26]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    27]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    28]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    29]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    30]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    31]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [677] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x400017c0] r[0] b[7] row[8192] col[11]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400627c0] [0]
  1] T [Write] [0x40062800] [0]
  2] T [Write] [0x40061c00] [0]
  3] T [Write] [0x40061bc0] [0]
  4] T [Write] [0x40061600] [0]
  5] T [Write] [0x400615c0] [0]
  6] T [Write] [0x40061300] [0]
  7] T [Write] [0x400612c0] [0]
  8] T [Write] [0x4005c080] [0]
  9] T [Write] [0x40061900] [0]
  10] T [Write] [0x400618c0] [0]
  11] T [Write] [0x40062200] [0]
  12] T [Write] [0x400621c0] [0]
  13] T [Write] [0x40061f00] [0]
  14] T [Write] [0x40061ec0] [0]
  15] T [Write] [0x40062500] [0]
  16] T [Write] [0x400624c0] [0]
  17] T [Write] [0x40063fc0] [0]
  18] T [Write] [0x40064000] [0]
  19] T [Write] [0x40063400] [0]
  20] T [Write] [0x400633c0] [0]
  21] T [Write] [0x40062e00] [0]
  22] T [Write] [0x40062dc0] [0]
  23] T [Write] [0x40062b00] [0]
  24] T [Write] [0x40062ac0] [0]
  25] T [Write] [0x4005c0c0] [0]
  26] T [Write] [0x40063100] [0]
  27] T [Write] [0x400630c0] [0]
  28] T [Write] [0x40063a00] [0]
  29] T [Write] [0x400639c0] [0]
  30] T [Write] [0x40063700] [0]
  31] T [Write] [0x400636c0] [0]
== Printing bank states (According to MC)
[8195] [pre] [4096] [8194] [idle] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    1]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    2]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    3]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    4]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    5]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    6]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    7]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    8]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    9]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    10]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    11]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    12]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    13]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    14]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    15]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    16]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    17]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    18]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    19]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    20]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    21]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    22]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    23]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    24]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    25]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    26]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    27]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    28]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    29]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    30]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    31]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [678] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400627c0] [0]
  1] T [Write] [0x40062800] [0]
  2] T [Write] [0x40061c00] [0]
  3] T [Write] [0x40061bc0] [0]
  4] T [Write] [0x40061600] [0]
  5] T [Write] [0x400615c0] [0]
  6] T [Write] [0x40061300] [0]
  7] T [Write] [0x400612c0] [0]
  8] T [Write] [0x4005c080] [0]
  9] T [Write] [0x40061900] [0]
  10] T [Write] [0x400618c0] [0]
  11] T [Write] [0x40062200] [0]
  12] T [Write] [0x400621c0] [0]
  13] T [Write] [0x40061f00] [0]
  14] T [Write] [0x40061ec0] [0]
  15] T [Write] [0x40062500] [0]
  16] T [Write] [0x400624c0] [0]
  17] T [Write] [0x40063fc0] [0]
  18] T [Write] [0x40064000] [0]
  19] T [Write] [0x40063400] [0]
  20] T [Write] [0x400633c0] [0]
  21] T [Write] [0x40062e00] [0]
  22] T [Write] [0x40062dc0] [0]
  23] T [Write] [0x40062b00] [0]
  24] T [Write] [0x40062ac0] [0]
  25] T [Write] [0x4005c0c0] [0]
  26] T [Write] [0x40063100] [0]
  27] T [Write] [0x400630c0] [0]
  28] T [Write] [0x40063a00] [0]
  29] T [Write] [0x400639c0] [0]
  30] T [Write] [0x40063700] [0]
  31] T [Write] [0x400636c0] [0]
== Printing bank states (According to MC)
[8195] [pre] [4096] [8194] [8192] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    1]BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
    2]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    3]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    4]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    5]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    6]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    7]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    8]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    9]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    10]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    11]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    12]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    13]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    14]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    15]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    16]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    17]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    18]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    19]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    20]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    21]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    22]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    23]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    24]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    25]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    26]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    27]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    28]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    29]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    30]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x400011c0] r[0] b[7] row[8192] col[8] data[0]=NO DATA

 ------------------------- [679] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
== New Transaction - Mapping Address [0x400627c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 19
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062800] [0]
  1] T [Write] [0x40061c00] [0]
  2] T [Write] [0x40061bc0] [0]
  3] T [Write] [0x40061600] [0]
  4] T [Write] [0x400615c0] [0]
  5] T [Write] [0x40061300] [0]
  6] T [Write] [0x400612c0] [0]
  7] T [Write] [0x4005c080] [0]
  8] T [Write] [0x40061900] [0]
  9] T [Write] [0x400618c0] [0]
  10] T [Write] [0x40062200] [0]
  11] T [Write] [0x400621c0] [0]
  12] T [Write] [0x40061f00] [0]
  13] T [Write] [0x40061ec0] [0]
  14] T [Write] [0x40062500] [0]
  15] T [Write] [0x400624c0] [0]
  16] T [Write] [0x40063fc0] [0]
  17] T [Write] [0x40064000] [0]
  18] T [Write] [0x40063400] [0]
  19] T [Write] [0x400633c0] [0]
  20] T [Write] [0x40062e00] [0]
  21] T [Write] [0x40062dc0] [0]
  22] T [Write] [0x40062b00] [0]
  23] T [Write] [0x40062ac0] [0]
  24] T [Write] [0x4005c0c0] [0]
  25] T [Write] [0x40063100] [0]
  26] T [Write] [0x400630c0] [0]
  27] T [Write] [0x40063a00] [0]
  28] T [Write] [0x400639c0] [0]
  29] T [Write] [0x40063700] [0]
  30] T [Write] [0x400636c0] [0]
== Printing bank states (According to MC)
[8195] [pre] [4096] [8194] [8192] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    1]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    2]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    3]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    4]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    5]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    6]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    7]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    8]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    9]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    10]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    11]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    12]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    13]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    14]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    15]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    16]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    17]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    18]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    19]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    20]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    21]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    22]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    23]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    24]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    25]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    26]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    27]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    28]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    29]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    30]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    31]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [680] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x20010480] r[0] b[2] row[4096] col[130]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062800] [0]
  1] T [Write] [0x40061c00] [0]
  2] T [Write] [0x40061bc0] [0]
  3] T [Write] [0x40061600] [0]
  4] T [Write] [0x400615c0] [0]
  5] T [Write] [0x40061300] [0]
  6] T [Write] [0x400612c0] [0]
  7] T [Write] [0x4005c080] [0]
  8] T [Write] [0x40061900] [0]
  9] T [Write] [0x400618c0] [0]
  10] T [Write] [0x40062200] [0]
  11] T [Write] [0x400621c0] [0]
  12] T [Write] [0x40061f00] [0]
  13] T [Write] [0x40061ec0] [0]
  14] T [Write] [0x40062500] [0]
  15] T [Write] [0x400624c0] [0]
  16] T [Write] [0x40063fc0] [0]
  17] T [Write] [0x40064000] [0]
  18] T [Write] [0x40063400] [0]
  19] T [Write] [0x400633c0] [0]
  20] T [Write] [0x40062e00] [0]
  21] T [Write] [0x40062dc0] [0]
  22] T [Write] [0x40062b00] [0]
  23] T [Write] [0x40062ac0] [0]
  24] T [Write] [0x4005c0c0] [0]
  25] T [Write] [0x40063100] [0]
  26] T [Write] [0x400630c0] [0]
  27] T [Write] [0x40063a00] [0]
  28] T [Write] [0x400639c0] [0]
  29] T [Write] [0x40063700] [0]
  30] T [Write] [0x400636c0] [0]
  31] T [Write] [0x40063d00] [0]
== Printing bank states (According to MC)
[8195] [pre] [4096] [pre] [8192] [idle] [idle] [8192] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    1]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    2]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    3]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    4]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    5]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    6]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    7]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    8]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    9]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    10]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    11]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    12]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    13]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    14]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    15]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    16]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    17]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    18]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    19]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    20]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    21]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    22]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    23]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    24]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    25]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    26]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    27]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    28]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    29]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    30]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    31]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x400011c0] r[0] b[7] row[8192] col[8] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x400017c0] r[0] b[7] row[8192] col[11] data[0]=NO DATA

 ------------------------- [681] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x400011c0] [0]
== Printing transaction queue
  0] T [Write] [0x40062800] [0]
  1] T [Write] [0x40061c00] [0]
  2] T [Write] [0x40061bc0] [0]
  3] T [Write] [0x40061600] [0]
  4] T [Write] [0x400615c0] [0]
  5] T [Write] [0x40061300] [0]
  6] T [Write] [0x400612c0] [0]
  7] T [Write] [0x4005c080] [0]
  8] T [Write] [0x40061900] [0]
  9] T [Write] [0x400618c0] [0]
  10] T [Write] [0x40062200] [0]
  11] T [Write] [0x400621c0] [0]
  12] T [Write] [0x40061f00] [0]
  13] T [Write] [0x40061ec0] [0]
  14] T [Write] [0x40062500] [0]
  15] T [Write] [0x400624c0] [0]
  16] T [Write] [0x40063fc0] [0]
  17] T [Write] [0x40064000] [0]
  18] T [Write] [0x40063400] [0]
  19] T [Write] [0x400633c0] [0]
  20] T [Write] [0x40062e00] [0]
  21] T [Write] [0x40062dc0] [0]
  22] T [Write] [0x40062b00] [0]
  23] T [Write] [0x40062ac0] [0]
  24] T [Write] [0x4005c0c0] [0]
  25] T [Write] [0x40063100] [0]
  26] T [Write] [0x400630c0] [0]
  27] T [Write] [0x40063a00] [0]
  28] T [Write] [0x400639c0] [0]
  29] T [Write] [0x40063700] [0]
  30] T [Write] [0x400636c0] [0]
  31] T [Write] [0x40063d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [4096] [pre] [8192] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
    1]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    2]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    3]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    4]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    5]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    6]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    7]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    8]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    9]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    10]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    11]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    12]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    13]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    14]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    15]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    16]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    17]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    18]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    19]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    20]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    21]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    22]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    23]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    24]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    25]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    26]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    27]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    28]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    29]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    30]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    31]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [682] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062800] [0]
  1] T [Write] [0x40061c00] [0]
  2] T [Write] [0x40061bc0] [0]
  3] T [Write] [0x40061600] [0]
  4] T [Write] [0x400615c0] [0]
  5] T [Write] [0x40061300] [0]
  6] T [Write] [0x400612c0] [0]
  7] T [Write] [0x4005c080] [0]
  8] T [Write] [0x40061900] [0]
  9] T [Write] [0x400618c0] [0]
  10] T [Write] [0x40062200] [0]
  11] T [Write] [0x400621c0] [0]
  12] T [Write] [0x40061f00] [0]
  13] T [Write] [0x40061ec0] [0]
  14] T [Write] [0x40062500] [0]
  15] T [Write] [0x400624c0] [0]
  16] T [Write] [0x40063fc0] [0]
  17] T [Write] [0x40064000] [0]
  18] T [Write] [0x40063400] [0]
  19] T [Write] [0x400633c0] [0]
  20] T [Write] [0x40062e00] [0]
  21] T [Write] [0x40062dc0] [0]
  22] T [Write] [0x40062b00] [0]
  23] T [Write] [0x40062ac0] [0]
  24] T [Write] [0x4005c0c0] [0]
  25] T [Write] [0x40063100] [0]
  26] T [Write] [0x400630c0] [0]
  27] T [Write] [0x40063a00] [0]
  28] T [Write] [0x400639c0] [0]
  29] T [Write] [0x40063700] [0]
  30] T [Write] [0x400636c0] [0]
  31] T [Write] [0x40063d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [4096] [pre] [8192] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    2]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    4]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    5]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    6]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    7]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    8]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    9]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    10]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    11]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    12]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    13]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    14]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    15]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    16]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    17]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    18]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    19]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    20]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    21]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    22]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    23]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    24]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    25]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    26]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    27]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    28]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    29]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    30]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x400017c0] r[0] b[7] row[8192] col[11] data[0]=NO DATA
 ------------------------- [683] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x40000f00] r[0] b[4] row[8192] col[7]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x400017c0] [0]
== Printing transaction queue
  0] T [Write] [0x40062800] [0]
  1] T [Write] [0x40061c00] [0]
  2] T [Write] [0x40061bc0] [0]
  3] T [Write] [0x40061600] [0]
  4] T [Write] [0x400615c0] [0]
  5] T [Write] [0x40061300] [0]
  6] T [Write] [0x400612c0] [0]
  7] T [Write] [0x4005c080] [0]
  8] T [Write] [0x40061900] [0]
  9] T [Write] [0x400618c0] [0]
  10] T [Write] [0x40062200] [0]
  11] T [Write] [0x400621c0] [0]
  12] T [Write] [0x40061f00] [0]
  13] T [Write] [0x40061ec0] [0]
  14] T [Write] [0x40062500] [0]
  15] T [Write] [0x400624c0] [0]
  16] T [Write] [0x40063fc0] [0]
  17] T [Write] [0x40064000] [0]
  18] T [Write] [0x40063400] [0]
  19] T [Write] [0x400633c0] [0]
  20] T [Write] [0x40062e00] [0]
  21] T [Write] [0x40062dc0] [0]
  22] T [Write] [0x40062b00] [0]
  23] T [Write] [0x40062ac0] [0]
  24] T [Write] [0x4005c0c0] [0]
  25] T [Write] [0x40063100] [0]
  26] T [Write] [0x400630c0] [0]
  27] T [Write] [0x40063a00] [0]
  28] T [Write] [0x400639c0] [0]
  29] T [Write] [0x40063700] [0]
  30] T [Write] [0x400636c0] [0]
  31] T [Write] [0x40063d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [pre] [8192] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    2]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    4]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    5]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    6]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    7]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    8]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    9]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    10]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    11]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    12]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    13]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    14]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    15]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    16]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    17]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    18]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    19]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    20]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    21]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    22]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    23]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    24]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    25]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    26]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    27]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    28]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    29]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    30]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x20010480] r[0] b[2] row[4096] col[130] data[0]=NO DATA

 ------------------------- [684] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
== New Transaction - Mapping Address [0x40062800] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 20
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061c00] [0]
  1] T [Write] [0x40061bc0] [0]
  2] T [Write] [0x40061600] [0]
  3] T [Write] [0x400615c0] [0]
  4] T [Write] [0x40061300] [0]
  5] T [Write] [0x400612c0] [0]
  6] T [Write] [0x4005c080] [0]
  7] T [Write] [0x40061900] [0]
  8] T [Write] [0x400618c0] [0]
  9] T [Write] [0x40062200] [0]
  10] T [Write] [0x400621c0] [0]
  11] T [Write] [0x40061f00] [0]
  12] T [Write] [0x40061ec0] [0]
  13] T [Write] [0x40062500] [0]
  14] T [Write] [0x400624c0] [0]
  15] T [Write] [0x40063fc0] [0]
  16] T [Write] [0x40064000] [0]
  17] T [Write] [0x40063400] [0]
  18] T [Write] [0x400633c0] [0]
  19] T [Write] [0x40062e00] [0]
  20] T [Write] [0x40062dc0] [0]
  21] T [Write] [0x40062b00] [0]
  22] T [Write] [0x40062ac0] [0]
  23] T [Write] [0x4005c0c0] [0]
  24] T [Write] [0x40063100] [0]
  25] T [Write] [0x400630c0] [0]
  26] T [Write] [0x40063a00] [0]
  27] T [Write] [0x400639c0] [0]
  28] T [Write] [0x40063700] [0]
  29] T [Write] [0x400636c0] [0]
  30] T [Write] [0x40063d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [4096] [8192] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    5]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    6]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    7]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    8]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    9]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    10]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    11]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    12]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    13]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    14]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    15]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    16]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    17]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    18]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    19]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    20]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    21]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    22]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    23]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    24]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    25]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    26]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    27]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    28]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    29]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    30]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    31]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [685] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x200104c0] r[0] b[3] row[4096] col[130]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061c00] [0]
  1] T [Write] [0x40061bc0] [0]
  2] T [Write] [0x40061600] [0]
  3] T [Write] [0x400615c0] [0]
  4] T [Write] [0x40061300] [0]
  5] T [Write] [0x400612c0] [0]
  6] T [Write] [0x4005c080] [0]
  7] T [Write] [0x40061900] [0]
  8] T [Write] [0x400618c0] [0]
  9] T [Write] [0x40062200] [0]
  10] T [Write] [0x400621c0] [0]
  11] T [Write] [0x40061f00] [0]
  12] T [Write] [0x40061ec0] [0]
  13] T [Write] [0x40062500] [0]
  14] T [Write] [0x400624c0] [0]
  15] T [Write] [0x40063fc0] [0]
  16] T [Write] [0x40064000] [0]
  17] T [Write] [0x40063400] [0]
  18] T [Write] [0x400633c0] [0]
  19] T [Write] [0x40062e00] [0]
  20] T [Write] [0x40062dc0] [0]
  21] T [Write] [0x40062b00] [0]
  22] T [Write] [0x40062ac0] [0]
  23] T [Write] [0x4005c0c0] [0]
  24] T [Write] [0x40063100] [0]
  25] T [Write] [0x400630c0] [0]
  26] T [Write] [0x40063a00] [0]
  27] T [Write] [0x400639c0] [0]
  28] T [Write] [0x40063700] [0]
  29] T [Write] [0x400636c0] [0]
  30] T [Write] [0x40063d00] [0]
  31] T [Write] [0x40063cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [4096] [8192] [idle] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    5]BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
    6]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    7]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    8]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    9]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    10]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    11]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    12]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    13]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    14]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    15]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    16]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    17]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    18]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    19]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    20]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    21]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    22]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    23]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    24]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    25]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    26]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    27]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    28]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    29]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    30]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    31]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x20010480] r[0] b[2] row[4096] col[130] data[0]=NO DATA
 ------------------------- [686] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x20010480] [0]
== Printing transaction queue
  0] T [Write] [0x40061c00] [0]
  1] T [Write] [0x40061bc0] [0]
  2] T [Write] [0x40061600] [0]
  3] T [Write] [0x400615c0] [0]
  4] T [Write] [0x40061300] [0]
  5] T [Write] [0x400612c0] [0]
  6] T [Write] [0x4005c080] [0]
  7] T [Write] [0x40061900] [0]
  8] T [Write] [0x400618c0] [0]
  9] T [Write] [0x40062200] [0]
  10] T [Write] [0x400621c0] [0]
  11] T [Write] [0x40061f00] [0]
  12] T [Write] [0x40061ec0] [0]
  13] T [Write] [0x40062500] [0]
  14] T [Write] [0x400624c0] [0]
  15] T [Write] [0x40063fc0] [0]
  16] T [Write] [0x40064000] [0]
  17] T [Write] [0x40063400] [0]
  18] T [Write] [0x400633c0] [0]
  19] T [Write] [0x40062e00] [0]
  20] T [Write] [0x40062dc0] [0]
  21] T [Write] [0x40062b00] [0]
  22] T [Write] [0x40062ac0] [0]
  23] T [Write] [0x4005c0c0] [0]
  24] T [Write] [0x40063100] [0]
  25] T [Write] [0x400630c0] [0]
  26] T [Write] [0x40063a00] [0]
  27] T [Write] [0x400639c0] [0]
  28] T [Write] [0x40063700] [0]
  29] T [Write] [0x400636c0] [0]
  30] T [Write] [0x40063d00] [0]
  31] T [Write] [0x40063cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [4096] [8192] [idle] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    5]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    6]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    7]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    8]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    9]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    10]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    11]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    12]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    13]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    14]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    15]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    16]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    17]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    18]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    19]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    20]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    21]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    22]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    23]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    24]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    25]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    26]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    27]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    28]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    29]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    30]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x40000f00] r[0] b[4] row[8192] col[7] data[0]=NO DATA

 ------------------------- [687] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061000] r[0] b[0] row[8195] col[8]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
== New Transaction - Mapping Address [0x40061c00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 14
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061bc0] [0]
  1] T [Write] [0x40061600] [0]
  2] T [Write] [0x400615c0] [0]
  3] T [Write] [0x40061300] [0]
  4] T [Write] [0x400612c0] [0]
  5] T [Write] [0x4005c080] [0]
  6] T [Write] [0x40061900] [0]
  7] T [Write] [0x400618c0] [0]
  8] T [Write] [0x40062200] [0]
  9] T [Write] [0x400621c0] [0]
  10] T [Write] [0x40061f00] [0]
  11] T [Write] [0x40061ec0] [0]
  12] T [Write] [0x40062500] [0]
  13] T [Write] [0x400624c0] [0]
  14] T [Write] [0x40063fc0] [0]
  15] T [Write] [0x40064000] [0]
  16] T [Write] [0x40063400] [0]
  17] T [Write] [0x400633c0] [0]
  18] T [Write] [0x40062e00] [0]
  19] T [Write] [0x40062dc0] [0]
  20] T [Write] [0x40062b00] [0]
  21] T [Write] [0x40062ac0] [0]
  22] T [Write] [0x4005c0c0] [0]
  23] T [Write] [0x40063100] [0]
  24] T [Write] [0x400630c0] [0]
  25] T [Write] [0x40063a00] [0]
  26] T [Write] [0x400639c0] [0]
  27] T [Write] [0x40063700] [0]
  28] T [Write] [0x400636c0] [0]
  29] T [Write] [0x40063d00] [0]
  30] T [Write] [0x40063cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8192] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [ACT] pa[0x40060400] r[0] b[0] row[8195] col[2]
    5]BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
    6]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    7]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    8]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    9]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    10]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    11]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    12]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    13]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    14]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    15]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    16]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    17]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    18]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    19]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    20]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    21]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    22]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    23]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    24]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    25]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    26]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    27]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    28]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    29]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    30]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    31]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [688] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
== New Transaction - Mapping Address [0x40061bc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 13
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061600] [0]
  1] T [Write] [0x400615c0] [0]
  2] T [Write] [0x40061300] [0]
  3] T [Write] [0x400612c0] [0]
  4] T [Write] [0x4005c080] [0]
  5] T [Write] [0x40061900] [0]
  6] T [Write] [0x400618c0] [0]
  7] T [Write] [0x40062200] [0]
  8] T [Write] [0x400621c0] [0]
  9] T [Write] [0x40061f00] [0]
  10] T [Write] [0x40061ec0] [0]
  11] T [Write] [0x40062500] [0]
  12] T [Write] [0x400624c0] [0]
  13] T [Write] [0x40063fc0] [0]
  14] T [Write] [0x40064000] [0]
  15] T [Write] [0x40063400] [0]
  16] T [Write] [0x400633c0] [0]
  17] T [Write] [0x40062e00] [0]
  18] T [Write] [0x40062dc0] [0]
  19] T [Write] [0x40062b00] [0]
  20] T [Write] [0x40062ac0] [0]
  21] T [Write] [0x4005c0c0] [0]
  22] T [Write] [0x40063100] [0]
  23] T [Write] [0x400630c0] [0]
  24] T [Write] [0x40063a00] [0]
  25] T [Write] [0x400639c0] [0]
  26] T [Write] [0x40063700] [0]
  27] T [Write] [0x400636c0] [0]
  28] T [Write] [0x40063d00] [0]
  29] T [Write] [0x40063cc0] [0]
  30] T [Write] [0x400657c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8192] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    5]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    6]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    7]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    8]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    9]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    10]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    11]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    12]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    13]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    14]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    15]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    16]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    17]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    18]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    19]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    20]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    21]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    22]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    23]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    24]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    25]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    26]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    27]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    28]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    29]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    30]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    31]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x40000f00] r[0] b[4] row[8192] col[7] data[0]=NO DATA
 ------------------------- [689] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060400] r[0] b[0] row[8195] col[2]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061000] r[0] b[0] row[8195] col[8] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x40000f00] [0]
== Printing transaction queue
  0] T [Write] [0x40061600] [0]
  1] T [Write] [0x400615c0] [0]
  2] T [Write] [0x40061300] [0]
  3] T [Write] [0x400612c0] [0]
  4] T [Write] [0x4005c080] [0]
  5] T [Write] [0x40061900] [0]
  6] T [Write] [0x400618c0] [0]
  7] T [Write] [0x40062200] [0]
  8] T [Write] [0x400621c0] [0]
  9] T [Write] [0x40061f00] [0]
  10] T [Write] [0x40061ec0] [0]
  11] T [Write] [0x40062500] [0]
  12] T [Write] [0x400624c0] [0]
  13] T [Write] [0x40063fc0] [0]
  14] T [Write] [0x40064000] [0]
  15] T [Write] [0x40063400] [0]
  16] T [Write] [0x400633c0] [0]
  17] T [Write] [0x40062e00] [0]
  18] T [Write] [0x40062dc0] [0]
  19] T [Write] [0x40062b00] [0]
  20] T [Write] [0x40062ac0] [0]
  21] T [Write] [0x4005c0c0] [0]
  22] T [Write] [0x40063100] [0]
  23] T [Write] [0x400630c0] [0]
  24] T [Write] [0x40063a00] [0]
  25] T [Write] [0x400639c0] [0]
  26] T [Write] [0x40063700] [0]
  27] T [Write] [0x400636c0] [0]
  28] T [Write] [0x40063d00] [0]
  29] T [Write] [0x40063cc0] [0]
  30] T [Write] [0x400657c0] [0]
  31] T [Write] [0x40065800] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8192] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    5]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    6]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    7]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    8]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    9]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    10]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    11]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    12]BP [ACT] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    13]BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
    14]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    15]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    16]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    17]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    18]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    19]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    20]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    21]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    22]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    23]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    24]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    25]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    26]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    27]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    28]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    29]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    30]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    31]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [690] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
== New Transaction - Mapping Address [0x40061600] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 11
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400615c0] [0]
  1] T [Write] [0x40061300] [0]
  2] T [Write] [0x400612c0] [0]
  3] T [Write] [0x4005c080] [0]
  4] T [Write] [0x40061900] [0]
  5] T [Write] [0x400618c0] [0]
  6] T [Write] [0x40062200] [0]
  7] T [Write] [0x400621c0] [0]
  8] T [Write] [0x40061f00] [0]
  9] T [Write] [0x40061ec0] [0]
  10] T [Write] [0x40062500] [0]
  11] T [Write] [0x400624c0] [0]
  12] T [Write] [0x40063fc0] [0]
  13] T [Write] [0x40064000] [0]
  14] T [Write] [0x40063400] [0]
  15] T [Write] [0x400633c0] [0]
  16] T [Write] [0x40062e00] [0]
  17] T [Write] [0x40062dc0] [0]
  18] T [Write] [0x40062b00] [0]
  19] T [Write] [0x40062ac0] [0]
  20] T [Write] [0x4005c0c0] [0]
  21] T [Write] [0x40063100] [0]
  22] T [Write] [0x400630c0] [0]
  23] T [Write] [0x40063a00] [0]
  24] T [Write] [0x400639c0] [0]
  25] T [Write] [0x40063700] [0]
  26] T [Write] [0x400636c0] [0]
  27] T [Write] [0x40063d00] [0]
  28] T [Write] [0x40063cc0] [0]
  29] T [Write] [0x400657c0] [0]
  30] T [Write] [0x40065800] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8192] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    5]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    6]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    7]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    8]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    9]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    10]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    11]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    12]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    13]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    14]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    15]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    16]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    17]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    18]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    19]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    20]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    21]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    22]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    23]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    24]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    25]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    26]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    27]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    28]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    29]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    30]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    31]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [691] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060a00] r[0] b[0] row[8195] col[5]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061000] r[0] b[0] row[8195] col[8] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060400] r[0] b[0] row[8195] col[2] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400615c0] [0]
  1] T [Write] [0x40061300] [0]
  2] T [Write] [0x400612c0] [0]
  3] T [Write] [0x4005c080] [0]
  4] T [Write] [0x40061900] [0]
  5] T [Write] [0x400618c0] [0]
  6] T [Write] [0x40062200] [0]
  7] T [Write] [0x400621c0] [0]
  8] T [Write] [0x40061f00] [0]
  9] T [Write] [0x40061ec0] [0]
  10] T [Write] [0x40062500] [0]
  11] T [Write] [0x400624c0] [0]
  12] T [Write] [0x40063fc0] [0]
  13] T [Write] [0x40064000] [0]
  14] T [Write] [0x40063400] [0]
  15] T [Write] [0x400633c0] [0]
  16] T [Write] [0x40062e00] [0]
  17] T [Write] [0x40062dc0] [0]
  18] T [Write] [0x40062b00] [0]
  19] T [Write] [0x40062ac0] [0]
  20] T [Write] [0x4005c0c0] [0]
  21] T [Write] [0x40063100] [0]
  22] T [Write] [0x400630c0] [0]
  23] T [Write] [0x40063a00] [0]
  24] T [Write] [0x400639c0] [0]
  25] T [Write] [0x40063700] [0]
  26] T [Write] [0x400636c0] [0]
  27] T [Write] [0x40063d00] [0]
  28] T [Write] [0x40063cc0] [0]
  29] T [Write] [0x400657c0] [0]
  30] T [Write] [0x40065800] [0]
  31] T [Write] [0x40064c00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8192] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
    4]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    5]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    6]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    7]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    8]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    9]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    10]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    11]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    12]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    13]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    14]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    15]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    16]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    17]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    18]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    19]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    20]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    21]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    22]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    23]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    24]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    25]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    26]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    27]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    28]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    29]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    30]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    31]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [692] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400615c0] [0]
  1] T [Write] [0x40061300] [0]
  2] T [Write] [0x400612c0] [0]
  3] T [Write] [0x4005c080] [0]
  4] T [Write] [0x40061900] [0]
  5] T [Write] [0x400618c0] [0]
  6] T [Write] [0x40062200] [0]
  7] T [Write] [0x400621c0] [0]
  8] T [Write] [0x40061f00] [0]
  9] T [Write] [0x40061ec0] [0]
  10] T [Write] [0x40062500] [0]
  11] T [Write] [0x400624c0] [0]
  12] T [Write] [0x40063fc0] [0]
  13] T [Write] [0x40064000] [0]
  14] T [Write] [0x40063400] [0]
  15] T [Write] [0x400633c0] [0]
  16] T [Write] [0x40062e00] [0]
  17] T [Write] [0x40062dc0] [0]
  18] T [Write] [0x40062b00] [0]
  19] T [Write] [0x40062ac0] [0]
  20] T [Write] [0x4005c0c0] [0]
  21] T [Write] [0x40063100] [0]
  22] T [Write] [0x400630c0] [0]
  23] T [Write] [0x40063a00] [0]
  24] T [Write] [0x400639c0] [0]
  25] T [Write] [0x40063700] [0]
  26] T [Write] [0x400636c0] [0]
  27] T [Write] [0x40063d00] [0]
  28] T [Write] [0x40063cc0] [0]
  29] T [Write] [0x400657c0] [0]
  30] T [Write] [0x40065800] [0]
  31] T [Write] [0x40064c00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8192] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    4]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    5]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    6]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    7]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    8]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    9]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    10]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    11]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    12]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    13]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    14]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    15]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    16]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    17]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    18]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    19]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    20]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    21]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    22]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    23]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    24]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    25]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    26]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    27]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    28]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    29]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    30]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [693] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060fc0] r[0] b[7] row[8195] col[7]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060400] r[0] b[0] row[8195] col[2] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060a00] r[0] b[0] row[8195] col[5] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400615c0] [0]
  1] T [Write] [0x40061300] [0]
  2] T [Write] [0x400612c0] [0]
  3] T [Write] [0x4005c080] [0]
  4] T [Write] [0x40061900] [0]
  5] T [Write] [0x400618c0] [0]
  6] T [Write] [0x40062200] [0]
  7] T [Write] [0x400621c0] [0]
  8] T [Write] [0x40061f00] [0]
  9] T [Write] [0x40061ec0] [0]
  10] T [Write] [0x40062500] [0]
  11] T [Write] [0x400624c0] [0]
  12] T [Write] [0x40063fc0] [0]
  13] T [Write] [0x40064000] [0]
  14] T [Write] [0x40063400] [0]
  15] T [Write] [0x400633c0] [0]
  16] T [Write] [0x40062e00] [0]
  17] T [Write] [0x40062dc0] [0]
  18] T [Write] [0x40062b00] [0]
  19] T [Write] [0x40062ac0] [0]
  20] T [Write] [0x4005c0c0] [0]
  21] T [Write] [0x40063100] [0]
  22] T [Write] [0x400630c0] [0]
  23] T [Write] [0x40063a00] [0]
  24] T [Write] [0x400639c0] [0]
  25] T [Write] [0x40063700] [0]
  26] T [Write] [0x400636c0] [0]
  27] T [Write] [0x40063d00] [0]
  28] T [Write] [0x40063cc0] [0]
  29] T [Write] [0x400657c0] [0]
  30] T [Write] [0x40065800] [0]
  31] T [Write] [0x40064c00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    4]BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
    5]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    6]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    7]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    8]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    9]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    10]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    11]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    12]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    13]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    14]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    15]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    16]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    17]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    18]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    19]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    20]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    21]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    22]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    23]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    24]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    25]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    26]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    27]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    28]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    29]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    30]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [694] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
== New Transaction - Mapping Address [0x400615c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 10
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061300] [0]
  1] T [Write] [0x400612c0] [0]
  2] T [Write] [0x4005c080] [0]
  3] T [Write] [0x40061900] [0]
  4] T [Write] [0x400618c0] [0]
  5] T [Write] [0x40062200] [0]
  6] T [Write] [0x400621c0] [0]
  7] T [Write] [0x40061f00] [0]
  8] T [Write] [0x40061ec0] [0]
  9] T [Write] [0x40062500] [0]
  10] T [Write] [0x400624c0] [0]
  11] T [Write] [0x40063fc0] [0]
  12] T [Write] [0x40064000] [0]
  13] T [Write] [0x40063400] [0]
  14] T [Write] [0x400633c0] [0]
  15] T [Write] [0x40062e00] [0]
  16] T [Write] [0x40062dc0] [0]
  17] T [Write] [0x40062b00] [0]
  18] T [Write] [0x40062ac0] [0]
  19] T [Write] [0x4005c0c0] [0]
  20] T [Write] [0x40063100] [0]
  21] T [Write] [0x400630c0] [0]
  22] T [Write] [0x40063a00] [0]
  23] T [Write] [0x400639c0] [0]
  24] T [Write] [0x40063700] [0]
  25] T [Write] [0x400636c0] [0]
  26] T [Write] [0x40063d00] [0]
  27] T [Write] [0x40063cc0] [0]
  28] T [Write] [0x400657c0] [0]
  29] T [Write] [0x40065800] [0]
  30] T [Write] [0x40064c00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    7]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    9]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    10]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    11]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    12]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    13]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    14]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    15]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    16]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    17]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    18]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    19]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    20]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    21]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    22]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    23]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    24]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    25]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    26]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    27]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    28]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    29]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    30]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [695] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400603c0] r[0] b[7] row[8195] col[1]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060a00] r[0] b[0] row[8195] col[5] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060fc0] r[0] b[7] row[8195] col[7] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061300] [0]
  1] T [Write] [0x400612c0] [0]
  2] T [Write] [0x4005c080] [0]
  3] T [Write] [0x40061900] [0]
  4] T [Write] [0x400618c0] [0]
  5] T [Write] [0x40062200] [0]
  6] T [Write] [0x400621c0] [0]
  7] T [Write] [0x40061f00] [0]
  8] T [Write] [0x40061ec0] [0]
  9] T [Write] [0x40062500] [0]
  10] T [Write] [0x400624c0] [0]
  11] T [Write] [0x40063fc0] [0]
  12] T [Write] [0x40064000] [0]
  13] T [Write] [0x40063400] [0]
  14] T [Write] [0x400633c0] [0]
  15] T [Write] [0x40062e00] [0]
  16] T [Write] [0x40062dc0] [0]
  17] T [Write] [0x40062b00] [0]
  18] T [Write] [0x40062ac0] [0]
  19] T [Write] [0x4005c0c0] [0]
  20] T [Write] [0x40063100] [0]
  21] T [Write] [0x400630c0] [0]
  22] T [Write] [0x40063a00] [0]
  23] T [Write] [0x400639c0] [0]
  24] T [Write] [0x40063700] [0]
  25] T [Write] [0x400636c0] [0]
  26] T [Write] [0x40063d00] [0]
  27] T [Write] [0x40063cc0] [0]
  28] T [Write] [0x400657c0] [0]
  29] T [Write] [0x40065800] [0]
  30] T [Write] [0x40064c00] [0]
  31] T [Write] [0x40064bc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    7]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    9]BP [ACT] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    10]BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
    11]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    12]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    13]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    14]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    15]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    16]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    17]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    18]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    19]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    20]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    21]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    22]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    23]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    24]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    25]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    26]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    27]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    28]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    29]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    30]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [696] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
== New Transaction - Mapping Address [0x40061300] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400612c0] [0]
  1] T [Write] [0x4005c080] [0]
  2] T [Write] [0x40061900] [0]
  3] T [Write] [0x400618c0] [0]
  4] T [Write] [0x40062200] [0]
  5] T [Write] [0x400621c0] [0]
  6] T [Write] [0x40061f00] [0]
  7] T [Write] [0x40061ec0] [0]
  8] T [Write] [0x40062500] [0]
  9] T [Write] [0x400624c0] [0]
  10] T [Write] [0x40063fc0] [0]
  11] T [Write] [0x40064000] [0]
  12] T [Write] [0x40063400] [0]
  13] T [Write] [0x400633c0] [0]
  14] T [Write] [0x40062e00] [0]
  15] T [Write] [0x40062dc0] [0]
  16] T [Write] [0x40062b00] [0]
  17] T [Write] [0x40062ac0] [0]
  18] T [Write] [0x4005c0c0] [0]
  19] T [Write] [0x40063100] [0]
  20] T [Write] [0x400630c0] [0]
  21] T [Write] [0x40063a00] [0]
  22] T [Write] [0x400639c0] [0]
  23] T [Write] [0x40063700] [0]
  24] T [Write] [0x400636c0] [0]
  25] T [Write] [0x40063d00] [0]
  26] T [Write] [0x40063cc0] [0]
  27] T [Write] [0x400657c0] [0]
  28] T [Write] [0x40065800] [0]
  29] T [Write] [0x40064c00] [0]
  30] T [Write] [0x40064bc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    7]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    9]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    10]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    11]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    12]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    13]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    14]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    15]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    16]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    17]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    18]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    19]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    20]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    21]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    22]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    23]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    24]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    25]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    26]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    27]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    28]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    29]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    30]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [697] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400609c0] r[0] b[7] row[8195] col[4]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060fc0] r[0] b[7] row[8195] col[7] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400603c0] r[0] b[7] row[8195] col[1] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
== New Transaction - Mapping Address [0x400612c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 9
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c080] [0]
  1] T [Write] [0x40061900] [0]
  2] T [Write] [0x400618c0] [0]
  3] T [Write] [0x40062200] [0]
  4] T [Write] [0x400621c0] [0]
  5] T [Write] [0x40061f00] [0]
  6] T [Write] [0x40061ec0] [0]
  7] T [Write] [0x40062500] [0]
  8] T [Write] [0x400624c0] [0]
  9] T [Write] [0x40063fc0] [0]
  10] T [Write] [0x40064000] [0]
  11] T [Write] [0x40063400] [0]
  12] T [Write] [0x400633c0] [0]
  13] T [Write] [0x40062e00] [0]
  14] T [Write] [0x40062dc0] [0]
  15] T [Write] [0x40062b00] [0]
  16] T [Write] [0x40062ac0] [0]
  17] T [Write] [0x4005c0c0] [0]
  18] T [Write] [0x40063100] [0]
  19] T [Write] [0x400630c0] [0]
  20] T [Write] [0x40063a00] [0]
  21] T [Write] [0x400639c0] [0]
  22] T [Write] [0x40063700] [0]
  23] T [Write] [0x400636c0] [0]
  24] T [Write] [0x40063d00] [0]
  25] T [Write] [0x40063cc0] [0]
  26] T [Write] [0x400657c0] [0]
  27] T [Write] [0x40065800] [0]
  28] T [Write] [0x40064c00] [0]
  29] T [Write] [0x40064bc0] [0]
  30] T [Write] [0x40064600] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    10]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    12]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    14]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    16]BP [ACT] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    17]BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
    18]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    19]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    20]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    21]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    22]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    23]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    24]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    25]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    26]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    27]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    28]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    29]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    30]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    31]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [698] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40060100] r[0] b[4] row[8195] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
== New Transaction - Mapping Address [0x4005c080] (Write)
  Rank : 0
  Bank : 2
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061900] [0]
  1] T [Write] [0x400618c0] [0]
  2] T [Write] [0x40062200] [0]
  3] T [Write] [0x400621c0] [0]
  4] T [Write] [0x40061f00] [0]
  5] T [Write] [0x40061ec0] [0]
  6] T [Write] [0x40062500] [0]
  7] T [Write] [0x400624c0] [0]
  8] T [Write] [0x40063fc0] [0]
  9] T [Write] [0x40064000] [0]
  10] T [Write] [0x40063400] [0]
  11] T [Write] [0x400633c0] [0]
  12] T [Write] [0x40062e00] [0]
  13] T [Write] [0x40062dc0] [0]
  14] T [Write] [0x40062b00] [0]
  15] T [Write] [0x40062ac0] [0]
  16] T [Write] [0x4005c0c0] [0]
  17] T [Write] [0x40063100] [0]
  18] T [Write] [0x400630c0] [0]
  19] T [Write] [0x40063a00] [0]
  20] T [Write] [0x400639c0] [0]
  21] T [Write] [0x40063700] [0]
  22] T [Write] [0x400636c0] [0]
  23] T [Write] [0x40063d00] [0]
  24] T [Write] [0x40063cc0] [0]
  25] T [Write] [0x400657c0] [0]
  26] T [Write] [0x40065800] [0]
  27] T [Write] [0x40064c00] [0]
  28] T [Write] [0x40064bc0] [0]
  29] T [Write] [0x40064600] [0]
  30] T [Write] [0x400645c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    10]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    12]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    14]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    16]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    17]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    18]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    19]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    20]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    21]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    22]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    23]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    24]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    25]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    26]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    27]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    28]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    29]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    30]BP [ACT] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [699] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400627c0] r[0] b[7] row[8195] col[19]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400603c0] r[0] b[7] row[8195] col[1] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400609c0] r[0] b[7] row[8195] col[4] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061900] [0]
  1] T [Write] [0x400618c0] [0]
  2] T [Write] [0x40062200] [0]
  3] T [Write] [0x400621c0] [0]
  4] T [Write] [0x40061f00] [0]
  5] T [Write] [0x40061ec0] [0]
  6] T [Write] [0x40062500] [0]
  7] T [Write] [0x400624c0] [0]
  8] T [Write] [0x40063fc0] [0]
  9] T [Write] [0x40064000] [0]
  10] T [Write] [0x40063400] [0]
  11] T [Write] [0x400633c0] [0]
  12] T [Write] [0x40062e00] [0]
  13] T [Write] [0x40062dc0] [0]
  14] T [Write] [0x40062b00] [0]
  15] T [Write] [0x40062ac0] [0]
  16] T [Write] [0x4005c0c0] [0]
  17] T [Write] [0x40063100] [0]
  18] T [Write] [0x400630c0] [0]
  19] T [Write] [0x40063a00] [0]
  20] T [Write] [0x400639c0] [0]
  21] T [Write] [0x40063700] [0]
  22] T [Write] [0x400636c0] [0]
  23] T [Write] [0x40063d00] [0]
  24] T [Write] [0x40063cc0] [0]
  25] T [Write] [0x400657c0] [0]
  26] T [Write] [0x40065800] [0]
  27] T [Write] [0x40064c00] [0]
  28] T [Write] [0x40064bc0] [0]
  29] T [Write] [0x40064600] [0]
  30] T [Write] [0x400645c0] [0]
  31] T [Write] [0x40064300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    10]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    12]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    14]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    16]BP [ACT] pa[0x40062800] r[0] b[0] row[8195] col[20]
    17]BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
    18]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    19]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    20]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    21]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    22]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    23]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    24]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    25]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    26]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    27]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    28]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    29]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    30]BP [ACT] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [700] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
== New Transaction - Mapping Address [0x40061900] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 12
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400618c0] [0]
  1] T [Write] [0x40062200] [0]
  2] T [Write] [0x400621c0] [0]
  3] T [Write] [0x40061f00] [0]
  4] T [Write] [0x40061ec0] [0]
  5] T [Write] [0x40062500] [0]
  6] T [Write] [0x400624c0] [0]
  7] T [Write] [0x40063fc0] [0]
  8] T [Write] [0x40064000] [0]
  9] T [Write] [0x40063400] [0]
  10] T [Write] [0x400633c0] [0]
  11] T [Write] [0x40062e00] [0]
  12] T [Write] [0x40062dc0] [0]
  13] T [Write] [0x40062b00] [0]
  14] T [Write] [0x40062ac0] [0]
  15] T [Write] [0x4005c0c0] [0]
  16] T [Write] [0x40063100] [0]
  17] T [Write] [0x400630c0] [0]
  18] T [Write] [0x40063a00] [0]
  19] T [Write] [0x400639c0] [0]
  20] T [Write] [0x40063700] [0]
  21] T [Write] [0x400636c0] [0]
  22] T [Write] [0x40063d00] [0]
  23] T [Write] [0x40063cc0] [0]
  24] T [Write] [0x400657c0] [0]
  25] T [Write] [0x40065800] [0]
  26] T [Write] [0x40064c00] [0]
  27] T [Write] [0x40064bc0] [0]
  28] T [Write] [0x40064600] [0]
  29] T [Write] [0x400645c0] [0]
  30] T [Write] [0x40064300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    10]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    12]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    14]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    16]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    17]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    18]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    19]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    20]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    21]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    22]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    23]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    24]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    25]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    26]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    27]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    28]BP [ACT] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    29]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    30]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    31]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [701] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062800] r[0] b[0] row[8195] col[20]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400609c0] r[0] b[7] row[8195] col[4] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400627c0] r[0] b[7] row[8195] col[19] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c080] r[0] b[2] row[8194] col[224]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400618c0] [0]
  1] T [Write] [0x40062200] [0]
  2] T [Write] [0x400621c0] [0]
  3] T [Write] [0x40061f00] [0]
  4] T [Write] [0x40061ec0] [0]
  5] T [Write] [0x40062500] [0]
  6] T [Write] [0x400624c0] [0]
  7] T [Write] [0x40063fc0] [0]
  8] T [Write] [0x40064000] [0]
  9] T [Write] [0x40063400] [0]
  10] T [Write] [0x400633c0] [0]
  11] T [Write] [0x40062e00] [0]
  12] T [Write] [0x40062dc0] [0]
  13] T [Write] [0x40062b00] [0]
  14] T [Write] [0x40062ac0] [0]
  15] T [Write] [0x4005c0c0] [0]
  16] T [Write] [0x40063100] [0]
  17] T [Write] [0x400630c0] [0]
  18] T [Write] [0x40063a00] [0]
  19] T [Write] [0x400639c0] [0]
  20] T [Write] [0x40063700] [0]
  21] T [Write] [0x400636c0] [0]
  22] T [Write] [0x40063d00] [0]
  23] T [Write] [0x40063cc0] [0]
  24] T [Write] [0x400657c0] [0]
  25] T [Write] [0x40065800] [0]
  26] T [Write] [0x40064c00] [0]
  27] T [Write] [0x40064bc0] [0]
  28] T [Write] [0x40064600] [0]
  29] T [Write] [0x400645c0] [0]
  30] T [Write] [0x40064300] [0]
  31] T [Write] [0x400642c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
    6]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    8]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    10]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    12]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    14]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    16]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    17]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    18]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    19]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    20]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    21]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    22]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    23]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    24]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    25]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    26]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    27]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    28]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    29]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    30]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [702] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c080] r[0] b[2] row[8194] col[224]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
== New Transaction - Mapping Address [0x400618c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 12
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062200] [0]
  1] T [Write] [0x400621c0] [0]
  2] T [Write] [0x40061f00] [0]
  3] T [Write] [0x40061ec0] [0]
  4] T [Write] [0x40062500] [0]
  5] T [Write] [0x400624c0] [0]
  6] T [Write] [0x40063fc0] [0]
  7] T [Write] [0x40064000] [0]
  8] T [Write] [0x40063400] [0]
  9] T [Write] [0x400633c0] [0]
  10] T [Write] [0x40062e00] [0]
  11] T [Write] [0x40062dc0] [0]
  12] T [Write] [0x40062b00] [0]
  13] T [Write] [0x40062ac0] [0]
  14] T [Write] [0x4005c0c0] [0]
  15] T [Write] [0x40063100] [0]
  16] T [Write] [0x400630c0] [0]
  17] T [Write] [0x40063a00] [0]
  18] T [Write] [0x400639c0] [0]
  19] T [Write] [0x40063700] [0]
  20] T [Write] [0x400636c0] [0]
  21] T [Write] [0x40063d00] [0]
  22] T [Write] [0x40063cc0] [0]
  23] T [Write] [0x400657c0] [0]
  24] T [Write] [0x40065800] [0]
  25] T [Write] [0x40064c00] [0]
  26] T [Write] [0x40064bc0] [0]
  27] T [Write] [0x40064600] [0]
  28] T [Write] [0x400645c0] [0]
  29] T [Write] [0x40064300] [0]
  30] T [Write] [0x400642c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    8]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    10]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    12]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    14]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    16]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    17]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    18]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    19]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    20]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    21]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    22]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    23]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    24]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    25]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    26]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    27]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    28]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    29]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    30]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    31]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [703] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060100] r[0] b[4] row[8195] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400627c0] r[0] b[7] row[8195] col[19] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062800] r[0] b[0] row[8195] col[20] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062200] [0]
  1] T [Write] [0x400621c0] [0]
  2] T [Write] [0x40061f00] [0]
  3] T [Write] [0x40061ec0] [0]
  4] T [Write] [0x40062500] [0]
  5] T [Write] [0x400624c0] [0]
  6] T [Write] [0x40063fc0] [0]
  7] T [Write] [0x40064000] [0]
  8] T [Write] [0x40063400] [0]
  9] T [Write] [0x400633c0] [0]
  10] T [Write] [0x40062e00] [0]
  11] T [Write] [0x40062dc0] [0]
  12] T [Write] [0x40062b00] [0]
  13] T [Write] [0x40062ac0] [0]
  14] T [Write] [0x4005c0c0] [0]
  15] T [Write] [0x40063100] [0]
  16] T [Write] [0x400630c0] [0]
  17] T [Write] [0x40063a00] [0]
  18] T [Write] [0x400639c0] [0]
  19] T [Write] [0x40063700] [0]
  20] T [Write] [0x400636c0] [0]
  21] T [Write] [0x40063d00] [0]
  22] T [Write] [0x40063cc0] [0]
  23] T [Write] [0x400657c0] [0]
  24] T [Write] [0x40065800] [0]
  25] T [Write] [0x40064c00] [0]
  26] T [Write] [0x40064bc0] [0]
  27] T [Write] [0x40064600] [0]
  28] T [Write] [0x400645c0] [0]
  29] T [Write] [0x40064300] [0]
  30] T [Write] [0x400642c0] [0]
  31] T [Write] [0x4005c100] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x40060700] r[0] b[4] row[8195] col[3]
    8]BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
    9]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    10]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    11]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    12]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    13]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    14]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    15]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    16]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    17]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    18]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    19]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    20]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    21]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    22]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    23]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    24]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    25]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    26]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    27]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    28]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    29]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    30]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    31]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [704] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
== New Transaction - Mapping Address [0x40062200] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 17
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400621c0] [0]
  1] T [Write] [0x40061f00] [0]
  2] T [Write] [0x40061ec0] [0]
  3] T [Write] [0x40062500] [0]
  4] T [Write] [0x400624c0] [0]
  5] T [Write] [0x40063fc0] [0]
  6] T [Write] [0x40064000] [0]
  7] T [Write] [0x40063400] [0]
  8] T [Write] [0x400633c0] [0]
  9] T [Write] [0x40062e00] [0]
  10] T [Write] [0x40062dc0] [0]
  11] T [Write] [0x40062b00] [0]
  12] T [Write] [0x40062ac0] [0]
  13] T [Write] [0x4005c0c0] [0]
  14] T [Write] [0x40063100] [0]
  15] T [Write] [0x400630c0] [0]
  16] T [Write] [0x40063a00] [0]
  17] T [Write] [0x400639c0] [0]
  18] T [Write] [0x40063700] [0]
  19] T [Write] [0x400636c0] [0]
  20] T [Write] [0x40063d00] [0]
  21] T [Write] [0x40063cc0] [0]
  22] T [Write] [0x400657c0] [0]
  23] T [Write] [0x40065800] [0]
  24] T [Write] [0x40064c00] [0]
  25] T [Write] [0x40064bc0] [0]
  26] T [Write] [0x40064600] [0]
  27] T [Write] [0x400645c0] [0]
  28] T [Write] [0x40064300] [0]
  29] T [Write] [0x400642c0] [0]
  30] T [Write] [0x4005c100] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    10]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    11]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    12]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    13]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    14]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    15]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    16]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    17]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    18]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    19]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    20]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    21]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    22]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    23]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    24]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    25]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    26]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    27]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    28]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    29]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    30]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    31]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [705] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060700] r[0] b[4] row[8195] col[3]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062800] r[0] b[0] row[8195] col[20] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060100] r[0] b[4] row[8195] col[0] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400621c0] [0]
  1] T [Write] [0x40061f00] [0]
  2] T [Write] [0x40061ec0] [0]
  3] T [Write] [0x40062500] [0]
  4] T [Write] [0x400624c0] [0]
  5] T [Write] [0x40063fc0] [0]
  6] T [Write] [0x40064000] [0]
  7] T [Write] [0x40063400] [0]
  8] T [Write] [0x400633c0] [0]
  9] T [Write] [0x40062e00] [0]
  10] T [Write] [0x40062dc0] [0]
  11] T [Write] [0x40062b00] [0]
  12] T [Write] [0x40062ac0] [0]
  13] T [Write] [0x4005c0c0] [0]
  14] T [Write] [0x40063100] [0]
  15] T [Write] [0x400630c0] [0]
  16] T [Write] [0x40063a00] [0]
  17] T [Write] [0x400639c0] [0]
  18] T [Write] [0x40063700] [0]
  19] T [Write] [0x400636c0] [0]
  20] T [Write] [0x40063d00] [0]
  21] T [Write] [0x40063cc0] [0]
  22] T [Write] [0x400657c0] [0]
  23] T [Write] [0x40065800] [0]
  24] T [Write] [0x40064c00] [0]
  25] T [Write] [0x40064bc0] [0]
  26] T [Write] [0x40064600] [0]
  27] T [Write] [0x400645c0] [0]
  28] T [Write] [0x40064300] [0]
  29] T [Write] [0x400642c0] [0]
  30] T [Write] [0x4005c100] [0]
  31] T [Write] [0x40064900] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    10]BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
    11]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    12]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    13]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    14]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    15]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    16]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    17]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    18]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    19]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    20]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    21]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    22]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    23]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    24]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    25]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    26]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    27]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    28]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    29]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    30]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    31]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [706] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
== New Transaction - Mapping Address [0x400621c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 16
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061f00] [0]
  1] T [Write] [0x40061ec0] [0]
  2] T [Write] [0x40062500] [0]
  3] T [Write] [0x400624c0] [0]
  4] T [Write] [0x40063fc0] [0]
  5] T [Write] [0x40064000] [0]
  6] T [Write] [0x40063400] [0]
  7] T [Write] [0x400633c0] [0]
  8] T [Write] [0x40062e00] [0]
  9] T [Write] [0x40062dc0] [0]
  10] T [Write] [0x40062b00] [0]
  11] T [Write] [0x40062ac0] [0]
  12] T [Write] [0x4005c0c0] [0]
  13] T [Write] [0x40063100] [0]
  14] T [Write] [0x400630c0] [0]
  15] T [Write] [0x40063a00] [0]
  16] T [Write] [0x400639c0] [0]
  17] T [Write] [0x40063700] [0]
  18] T [Write] [0x400636c0] [0]
  19] T [Write] [0x40063d00] [0]
  20] T [Write] [0x40063cc0] [0]
  21] T [Write] [0x400657c0] [0]
  22] T [Write] [0x40065800] [0]
  23] T [Write] [0x40064c00] [0]
  24] T [Write] [0x40064bc0] [0]
  25] T [Write] [0x40064600] [0]
  26] T [Write] [0x400645c0] [0]
  27] T [Write] [0x40064300] [0]
  28] T [Write] [0x400642c0] [0]
  29] T [Write] [0x4005c100] [0]
  30] T [Write] [0x40064900] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    12]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    13]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    14]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    15]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    16]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    17]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    18]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    19]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    20]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    21]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    22]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    23]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    24]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    25]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    26]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    27]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    28]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    29]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    30]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    31]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [707] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060d00] r[0] b[4] row[8195] col[6]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060100] r[0] b[4] row[8195] col[0] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060700] r[0] b[4] row[8195] col[3] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061f00] [0]
  1] T [Write] [0x40061ec0] [0]
  2] T [Write] [0x40062500] [0]
  3] T [Write] [0x400624c0] [0]
  4] T [Write] [0x40063fc0] [0]
  5] T [Write] [0x40064000] [0]
  6] T [Write] [0x40063400] [0]
  7] T [Write] [0x400633c0] [0]
  8] T [Write] [0x40062e00] [0]
  9] T [Write] [0x40062dc0] [0]
  10] T [Write] [0x40062b00] [0]
  11] T [Write] [0x40062ac0] [0]
  12] T [Write] [0x4005c0c0] [0]
  13] T [Write] [0x40063100] [0]
  14] T [Write] [0x400630c0] [0]
  15] T [Write] [0x40063a00] [0]
  16] T [Write] [0x400639c0] [0]
  17] T [Write] [0x40063700] [0]
  18] T [Write] [0x400636c0] [0]
  19] T [Write] [0x40063d00] [0]
  20] T [Write] [0x40063cc0] [0]
  21] T [Write] [0x400657c0] [0]
  22] T [Write] [0x40065800] [0]
  23] T [Write] [0x40064c00] [0]
  24] T [Write] [0x40064bc0] [0]
  25] T [Write] [0x40064600] [0]
  26] T [Write] [0x400645c0] [0]
  27] T [Write] [0x40064300] [0]
  28] T [Write] [0x400642c0] [0]
  29] T [Write] [0x4005c100] [0]
  30] T [Write] [0x40064900] [0]
  31] T [Write] [0x400648c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    12]BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
    13]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    14]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    15]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    16]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    17]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    18]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    19]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    20]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    21]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    22]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    23]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    24]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    25]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    26]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    27]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    28]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    29]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    30]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    31]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [708] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
== New Transaction - Mapping Address [0x40061f00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 15
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061ec0] [0]
  1] T [Write] [0x40062500] [0]
  2] T [Write] [0x400624c0] [0]
  3] T [Write] [0x40063fc0] [0]
  4] T [Write] [0x40064000] [0]
  5] T [Write] [0x40063400] [0]
  6] T [Write] [0x400633c0] [0]
  7] T [Write] [0x40062e00] [0]
  8] T [Write] [0x40062dc0] [0]
  9] T [Write] [0x40062b00] [0]
  10] T [Write] [0x40062ac0] [0]
  11] T [Write] [0x4005c0c0] [0]
  12] T [Write] [0x40063100] [0]
  13] T [Write] [0x400630c0] [0]
  14] T [Write] [0x40063a00] [0]
  15] T [Write] [0x400639c0] [0]
  16] T [Write] [0x40063700] [0]
  17] T [Write] [0x400636c0] [0]
  18] T [Write] [0x40063d00] [0]
  19] T [Write] [0x40063cc0] [0]
  20] T [Write] [0x400657c0] [0]
  21] T [Write] [0x40065800] [0]
  22] T [Write] [0x40064c00] [0]
  23] T [Write] [0x40064bc0] [0]
  24] T [Write] [0x40064600] [0]
  25] T [Write] [0x400645c0] [0]
  26] T [Write] [0x40064300] [0]
  27] T [Write] [0x400642c0] [0]
  28] T [Write] [0x4005c100] [0]
  29] T [Write] [0x40064900] [0]
  30] T [Write] [0x400648c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    12]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    13]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    14]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    15]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    16]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    17]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    18]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    19]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    20]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    21]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    22]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    23]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    24]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    25]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    26]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    27]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    28]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    29]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    30]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    31]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [709] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061c00] r[0] b[0] row[8195] col[14]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060700] r[0] b[4] row[8195] col[3] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060d00] r[0] b[4] row[8195] col[6] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40061ec0] [0]
  1] T [Write] [0x40062500] [0]
  2] T [Write] [0x400624c0] [0]
  3] T [Write] [0x40063fc0] [0]
  4] T [Write] [0x40064000] [0]
  5] T [Write] [0x40063400] [0]
  6] T [Write] [0x400633c0] [0]
  7] T [Write] [0x40062e00] [0]
  8] T [Write] [0x40062dc0] [0]
  9] T [Write] [0x40062b00] [0]
  10] T [Write] [0x40062ac0] [0]
  11] T [Write] [0x4005c0c0] [0]
  12] T [Write] [0x40063100] [0]
  13] T [Write] [0x400630c0] [0]
  14] T [Write] [0x40063a00] [0]
  15] T [Write] [0x400639c0] [0]
  16] T [Write] [0x40063700] [0]
  17] T [Write] [0x400636c0] [0]
  18] T [Write] [0x40063d00] [0]
  19] T [Write] [0x40063cc0] [0]
  20] T [Write] [0x400657c0] [0]
  21] T [Write] [0x40065800] [0]
  22] T [Write] [0x40064c00] [0]
  23] T [Write] [0x40064bc0] [0]
  24] T [Write] [0x40064600] [0]
  25] T [Write] [0x400645c0] [0]
  26] T [Write] [0x40064300] [0]
  27] T [Write] [0x400642c0] [0]
  28] T [Write] [0x4005c100] [0]
  29] T [Write] [0x40064900] [0]
  30] T [Write] [0x400648c0] [0]
  31] T [Write] [0x40065200] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    12]BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
    13]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    14]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    15]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    16]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    17]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    18]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    19]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    20]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    21]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    22]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    23]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    24]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    25]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    26]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    27]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    28]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    29]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    30]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    31]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [710] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
== New Transaction - Mapping Address [0x40061ec0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 15
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062500] [0]
  1] T [Write] [0x400624c0] [0]
  2] T [Write] [0x40063fc0] [0]
  3] T [Write] [0x40064000] [0]
  4] T [Write] [0x40063400] [0]
  5] T [Write] [0x400633c0] [0]
  6] T [Write] [0x40062e00] [0]
  7] T [Write] [0x40062dc0] [0]
  8] T [Write] [0x40062b00] [0]
  9] T [Write] [0x40062ac0] [0]
  10] T [Write] [0x4005c0c0] [0]
  11] T [Write] [0x40063100] [0]
  12] T [Write] [0x400630c0] [0]
  13] T [Write] [0x40063a00] [0]
  14] T [Write] [0x400639c0] [0]
  15] T [Write] [0x40063700] [0]
  16] T [Write] [0x400636c0] [0]
  17] T [Write] [0x40063d00] [0]
  18] T [Write] [0x40063cc0] [0]
  19] T [Write] [0x400657c0] [0]
  20] T [Write] [0x40065800] [0]
  21] T [Write] [0x40064c00] [0]
  22] T [Write] [0x40064bc0] [0]
  23] T [Write] [0x40064600] [0]
  24] T [Write] [0x400645c0] [0]
  25] T [Write] [0x40064300] [0]
  26] T [Write] [0x400642c0] [0]
  27] T [Write] [0x4005c100] [0]
  28] T [Write] [0x40064900] [0]
  29] T [Write] [0x400648c0] [0]
  30] T [Write] [0x40065200] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    16]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    17]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    18]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    19]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    20]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    21]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    22]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    23]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    24]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    25]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    26]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    27]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    28]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    29]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    30]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    31]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [711] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061bc0] r[0] b[7] row[8195] col[13]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060d00] r[0] b[4] row[8195] col[6] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061c00] r[0] b[0] row[8195] col[14] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062500] [0]
  1] T [Write] [0x400624c0] [0]
  2] T [Write] [0x40063fc0] [0]
  3] T [Write] [0x40064000] [0]
  4] T [Write] [0x40063400] [0]
  5] T [Write] [0x400633c0] [0]
  6] T [Write] [0x40062e00] [0]
  7] T [Write] [0x40062dc0] [0]
  8] T [Write] [0x40062b00] [0]
  9] T [Write] [0x40062ac0] [0]
  10] T [Write] [0x4005c0c0] [0]
  11] T [Write] [0x40063100] [0]
  12] T [Write] [0x400630c0] [0]
  13] T [Write] [0x40063a00] [0]
  14] T [Write] [0x400639c0] [0]
  15] T [Write] [0x40063700] [0]
  16] T [Write] [0x400636c0] [0]
  17] T [Write] [0x40063d00] [0]
  18] T [Write] [0x40063cc0] [0]
  19] T [Write] [0x400657c0] [0]
  20] T [Write] [0x40065800] [0]
  21] T [Write] [0x40064c00] [0]
  22] T [Write] [0x40064bc0] [0]
  23] T [Write] [0x40064600] [0]
  24] T [Write] [0x400645c0] [0]
  25] T [Write] [0x40064300] [0]
  26] T [Write] [0x400642c0] [0]
  27] T [Write] [0x4005c100] [0]
  28] T [Write] [0x40064900] [0]
  29] T [Write] [0x400648c0] [0]
  30] T [Write] [0x40065200] [0]
  31] T [Write] [0x400651c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x40061300] r[0] b[4] row[8195] col[9]
    16]BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
    17]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    18]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    19]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    20]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    21]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    22]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    23]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    24]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    25]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    26]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    27]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    28]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    29]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    30]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    31]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [712] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
== New Transaction - Mapping Address [0x40062500] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 18
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400624c0] [0]
  1] T [Write] [0x40063fc0] [0]
  2] T [Write] [0x40064000] [0]
  3] T [Write] [0x40063400] [0]
  4] T [Write] [0x400633c0] [0]
  5] T [Write] [0x40062e00] [0]
  6] T [Write] [0x40062dc0] [0]
  7] T [Write] [0x40062b00] [0]
  8] T [Write] [0x40062ac0] [0]
  9] T [Write] [0x4005c0c0] [0]
  10] T [Write] [0x40063100] [0]
  11] T [Write] [0x400630c0] [0]
  12] T [Write] [0x40063a00] [0]
  13] T [Write] [0x400639c0] [0]
  14] T [Write] [0x40063700] [0]
  15] T [Write] [0x400636c0] [0]
  16] T [Write] [0x40063d00] [0]
  17] T [Write] [0x40063cc0] [0]
  18] T [Write] [0x400657c0] [0]
  19] T [Write] [0x40065800] [0]
  20] T [Write] [0x40064c00] [0]
  21] T [Write] [0x40064bc0] [0]
  22] T [Write] [0x40064600] [0]
  23] T [Write] [0x400645c0] [0]
  24] T [Write] [0x40064300] [0]
  25] T [Write] [0x400642c0] [0]
  26] T [Write] [0x4005c100] [0]
  27] T [Write] [0x40064900] [0]
  28] T [Write] [0x400648c0] [0]
  29] T [Write] [0x40065200] [0]
  30] T [Write] [0x400651c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    18]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    19]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    20]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    21]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    22]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    23]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    24]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    25]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    26]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    27]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    28]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    29]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    30]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    31]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [713] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061300] r[0] b[4] row[8195] col[9]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061c00] r[0] b[0] row[8195] col[14] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061bc0] r[0] b[7] row[8195] col[13] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400624c0] [0]
  1] T [Write] [0x40063fc0] [0]
  2] T [Write] [0x40064000] [0]
  3] T [Write] [0x40063400] [0]
  4] T [Write] [0x400633c0] [0]
  5] T [Write] [0x40062e00] [0]
  6] T [Write] [0x40062dc0] [0]
  7] T [Write] [0x40062b00] [0]
  8] T [Write] [0x40062ac0] [0]
  9] T [Write] [0x4005c0c0] [0]
  10] T [Write] [0x40063100] [0]
  11] T [Write] [0x400630c0] [0]
  12] T [Write] [0x40063a00] [0]
  13] T [Write] [0x400639c0] [0]
  14] T [Write] [0x40063700] [0]
  15] T [Write] [0x400636c0] [0]
  16] T [Write] [0x40063d00] [0]
  17] T [Write] [0x40063cc0] [0]
  18] T [Write] [0x400657c0] [0]
  19] T [Write] [0x40065800] [0]
  20] T [Write] [0x40064c00] [0]
  21] T [Write] [0x40064bc0] [0]
  22] T [Write] [0x40064600] [0]
  23] T [Write] [0x400645c0] [0]
  24] T [Write] [0x40064300] [0]
  25] T [Write] [0x400642c0] [0]
  26] T [Write] [0x4005c100] [0]
  27] T [Write] [0x40064900] [0]
  28] T [Write] [0x400648c0] [0]
  29] T [Write] [0x40065200] [0]
  30] T [Write] [0x400651c0] [0]
  31] T [Write] [0x40064f00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
    18]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    19]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    20]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    21]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    22]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    23]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    24]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    25]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    26]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    27]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    28]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    29]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    30]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    31]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [714] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400624c0] [0]
  1] T [Write] [0x40063fc0] [0]
  2] T [Write] [0x40064000] [0]
  3] T [Write] [0x40063400] [0]
  4] T [Write] [0x400633c0] [0]
  5] T [Write] [0x40062e00] [0]
  6] T [Write] [0x40062dc0] [0]
  7] T [Write] [0x40062b00] [0]
  8] T [Write] [0x40062ac0] [0]
  9] T [Write] [0x4005c0c0] [0]
  10] T [Write] [0x40063100] [0]
  11] T [Write] [0x400630c0] [0]
  12] T [Write] [0x40063a00] [0]
  13] T [Write] [0x400639c0] [0]
  14] T [Write] [0x40063700] [0]
  15] T [Write] [0x400636c0] [0]
  16] T [Write] [0x40063d00] [0]
  17] T [Write] [0x40063cc0] [0]
  18] T [Write] [0x400657c0] [0]
  19] T [Write] [0x40065800] [0]
  20] T [Write] [0x40064c00] [0]
  21] T [Write] [0x40064bc0] [0]
  22] T [Write] [0x40064600] [0]
  23] T [Write] [0x400645c0] [0]
  24] T [Write] [0x40064300] [0]
  25] T [Write] [0x400642c0] [0]
  26] T [Write] [0x4005c100] [0]
  27] T [Write] [0x40064900] [0]
  28] T [Write] [0x400648c0] [0]
  29] T [Write] [0x40065200] [0]
  30] T [Write] [0x400651c0] [0]
  31] T [Write] [0x40064f00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    18]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    19]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    20]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    21]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    22]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    23]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    24]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    25]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    26]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    27]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    28]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    29]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    30]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [715] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c080] r[0] b[2] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061bc0] r[0] b[7] row[8195] col[13] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061300] r[0] b[4] row[8195] col[9] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400624c0] [0]
  1] T [Write] [0x40063fc0] [0]
  2] T [Write] [0x40064000] [0]
  3] T [Write] [0x40063400] [0]
  4] T [Write] [0x400633c0] [0]
  5] T [Write] [0x40062e00] [0]
  6] T [Write] [0x40062dc0] [0]
  7] T [Write] [0x40062b00] [0]
  8] T [Write] [0x40062ac0] [0]
  9] T [Write] [0x4005c0c0] [0]
  10] T [Write] [0x40063100] [0]
  11] T [Write] [0x400630c0] [0]
  12] T [Write] [0x40063a00] [0]
  13] T [Write] [0x400639c0] [0]
  14] T [Write] [0x40063700] [0]
  15] T [Write] [0x400636c0] [0]
  16] T [Write] [0x40063d00] [0]
  17] T [Write] [0x40063cc0] [0]
  18] T [Write] [0x400657c0] [0]
  19] T [Write] [0x40065800] [0]
  20] T [Write] [0x40064c00] [0]
  21] T [Write] [0x40064bc0] [0]
  22] T [Write] [0x40064600] [0]
  23] T [Write] [0x400645c0] [0]
  24] T [Write] [0x40064300] [0]
  25] T [Write] [0x400642c0] [0]
  26] T [Write] [0x4005c100] [0]
  27] T [Write] [0x40064900] [0]
  28] T [Write] [0x400648c0] [0]
  29] T [Write] [0x40065200] [0]
  30] T [Write] [0x400651c0] [0]
  31] T [Write] [0x40064f00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x40061900] r[0] b[4] row[8195] col[12]
    18]BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
    19]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    20]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    21]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    22]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    23]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    24]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    25]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    26]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    27]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    28]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    29]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    30]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [716] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
== New Transaction - Mapping Address [0x400624c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 18
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063fc0] [0]
  1] T [Write] [0x40064000] [0]
  2] T [Write] [0x40063400] [0]
  3] T [Write] [0x400633c0] [0]
  4] T [Write] [0x40062e00] [0]
  5] T [Write] [0x40062dc0] [0]
  6] T [Write] [0x40062b00] [0]
  7] T [Write] [0x40062ac0] [0]
  8] T [Write] [0x4005c0c0] [0]
  9] T [Write] [0x40063100] [0]
  10] T [Write] [0x400630c0] [0]
  11] T [Write] [0x40063a00] [0]
  12] T [Write] [0x400639c0] [0]
  13] T [Write] [0x40063700] [0]
  14] T [Write] [0x400636c0] [0]
  15] T [Write] [0x40063d00] [0]
  16] T [Write] [0x40063cc0] [0]
  17] T [Write] [0x400657c0] [0]
  18] T [Write] [0x40065800] [0]
  19] T [Write] [0x40064c00] [0]
  20] T [Write] [0x40064bc0] [0]
  21] T [Write] [0x40064600] [0]
  22] T [Write] [0x400645c0] [0]
  23] T [Write] [0x40064300] [0]
  24] T [Write] [0x400642c0] [0]
  25] T [Write] [0x4005c100] [0]
  26] T [Write] [0x40064900] [0]
  27] T [Write] [0x400648c0] [0]
  28] T [Write] [0x40065200] [0]
  29] T [Write] [0x400651c0] [0]
  30] T [Write] [0x40064f00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    19]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    21]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    23]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    25]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    27]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    29]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [717] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061900] r[0] b[4] row[8195] col[12]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061300] r[0] b[4] row[8195] col[9] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c080] r[0] b[2] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063fc0] [0]
  1] T [Write] [0x40064000] [0]
  2] T [Write] [0x40063400] [0]
  3] T [Write] [0x400633c0] [0]
  4] T [Write] [0x40062e00] [0]
  5] T [Write] [0x40062dc0] [0]
  6] T [Write] [0x40062b00] [0]
  7] T [Write] [0x40062ac0] [0]
  8] T [Write] [0x4005c0c0] [0]
  9] T [Write] [0x40063100] [0]
  10] T [Write] [0x400630c0] [0]
  11] T [Write] [0x40063a00] [0]
  12] T [Write] [0x400639c0] [0]
  13] T [Write] [0x40063700] [0]
  14] T [Write] [0x400636c0] [0]
  15] T [Write] [0x40063d00] [0]
  16] T [Write] [0x40063cc0] [0]
  17] T [Write] [0x400657c0] [0]
  18] T [Write] [0x40065800] [0]
  19] T [Write] [0x40064c00] [0]
  20] T [Write] [0x40064bc0] [0]
  21] T [Write] [0x40064600] [0]
  22] T [Write] [0x400645c0] [0]
  23] T [Write] [0x40064300] [0]
  24] T [Write] [0x400642c0] [0]
  25] T [Write] [0x4005c100] [0]
  26] T [Write] [0x40064900] [0]
  27] T [Write] [0x400648c0] [0]
  28] T [Write] [0x40065200] [0]
  29] T [Write] [0x400651c0] [0]
  30] T [Write] [0x40064f00] [0]
  31] T [Write] [0x40064ec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    19]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    21]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    23]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    25]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    27]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    29]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [718] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063fc0] [0]
  1] T [Write] [0x40064000] [0]
  2] T [Write] [0x40063400] [0]
  3] T [Write] [0x400633c0] [0]
  4] T [Write] [0x40062e00] [0]
  5] T [Write] [0x40062dc0] [0]
  6] T [Write] [0x40062b00] [0]
  7] T [Write] [0x40062ac0] [0]
  8] T [Write] [0x4005c0c0] [0]
  9] T [Write] [0x40063100] [0]
  10] T [Write] [0x400630c0] [0]
  11] T [Write] [0x40063a00] [0]
  12] T [Write] [0x400639c0] [0]
  13] T [Write] [0x40063700] [0]
  14] T [Write] [0x400636c0] [0]
  15] T [Write] [0x40063d00] [0]
  16] T [Write] [0x40063cc0] [0]
  17] T [Write] [0x400657c0] [0]
  18] T [Write] [0x40065800] [0]
  19] T [Write] [0x40064c00] [0]
  20] T [Write] [0x40064bc0] [0]
  21] T [Write] [0x40064600] [0]
  22] T [Write] [0x400645c0] [0]
  23] T [Write] [0x40064300] [0]
  24] T [Write] [0x400642c0] [0]
  25] T [Write] [0x4005c100] [0]
  26] T [Write] [0x40064900] [0]
  27] T [Write] [0x400648c0] [0]
  28] T [Write] [0x40065200] [0]
  29] T [Write] [0x400651c0] [0]
  30] T [Write] [0x40064f00] [0]
  31] T [Write] [0x40064ec0] [0]
== Printing bank states (According to MC)
[pre] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    19]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    21]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    23]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    25]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    27]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    29]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [719] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c080] r[0] b[2] row[8194] col[224] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061900] r[0] b[4] row[8195] col[12] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063fc0] [0]
  1] T [Write] [0x40064000] [0]
  2] T [Write] [0x40063400] [0]
  3] T [Write] [0x400633c0] [0]
  4] T [Write] [0x40062e00] [0]
  5] T [Write] [0x40062dc0] [0]
  6] T [Write] [0x40062b00] [0]
  7] T [Write] [0x40062ac0] [0]
  8] T [Write] [0x4005c0c0] [0]
  9] T [Write] [0x40063100] [0]
  10] T [Write] [0x400630c0] [0]
  11] T [Write] [0x40063a00] [0]
  12] T [Write] [0x400639c0] [0]
  13] T [Write] [0x40063700] [0]
  14] T [Write] [0x400636c0] [0]
  15] T [Write] [0x40063d00] [0]
  16] T [Write] [0x40063cc0] [0]
  17] T [Write] [0x400657c0] [0]
  18] T [Write] [0x40065800] [0]
  19] T [Write] [0x40064c00] [0]
  20] T [Write] [0x40064bc0] [0]
  21] T [Write] [0x40064600] [0]
  22] T [Write] [0x400645c0] [0]
  23] T [Write] [0x40064300] [0]
  24] T [Write] [0x400642c0] [0]
  25] T [Write] [0x4005c100] [0]
  26] T [Write] [0x40064900] [0]
  27] T [Write] [0x400648c0] [0]
  28] T [Write] [0x40065200] [0]
  29] T [Write] [0x400651c0] [0]
  30] T [Write] [0x40064f00] [0]
  31] T [Write] [0x40064ec0] [0]
== Printing bank states (According to MC)
[pre] [idle] [8194] [4096] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    19]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    21]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    23]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    25]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    27]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    29]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [720] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063fc0] [0]
  1] T [Write] [0x40064000] [0]
  2] T [Write] [0x40063400] [0]
  3] T [Write] [0x400633c0] [0]
  4] T [Write] [0x40062e00] [0]
  5] T [Write] [0x40062dc0] [0]
  6] T [Write] [0x40062b00] [0]
  7] T [Write] [0x40062ac0] [0]
  8] T [Write] [0x4005c0c0] [0]
  9] T [Write] [0x40063100] [0]
  10] T [Write] [0x400630c0] [0]
  11] T [Write] [0x40063a00] [0]
  12] T [Write] [0x400639c0] [0]
  13] T [Write] [0x40063700] [0]
  14] T [Write] [0x400636c0] [0]
  15] T [Write] [0x40063d00] [0]
  16] T [Write] [0x40063cc0] [0]
  17] T [Write] [0x400657c0] [0]
  18] T [Write] [0x40065800] [0]
  19] T [Write] [0x40064c00] [0]
  20] T [Write] [0x40064bc0] [0]
  21] T [Write] [0x40064600] [0]
  22] T [Write] [0x400645c0] [0]
  23] T [Write] [0x40064300] [0]
  24] T [Write] [0x400642c0] [0]
  25] T [Write] [0x4005c100] [0]
  26] T [Write] [0x40064900] [0]
  27] T [Write] [0x400648c0] [0]
  28] T [Write] [0x40065200] [0]
  29] T [Write] [0x400651c0] [0]
  30] T [Write] [0x40064f00] [0]
  31] T [Write] [0x40064ec0] [0]
== Printing bank states (According to MC)
[pre] [idle] [8194] [4096] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    19]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    21]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    23]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    25]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    27]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    29]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [721] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061900] r[0] b[4] row[8195] col[12] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063fc0] [0]
  1] T [Write] [0x40064000] [0]
  2] T [Write] [0x40063400] [0]
  3] T [Write] [0x400633c0] [0]
  4] T [Write] [0x40062e00] [0]
  5] T [Write] [0x40062dc0] [0]
  6] T [Write] [0x40062b00] [0]
  7] T [Write] [0x40062ac0] [0]
  8] T [Write] [0x4005c0c0] [0]
  9] T [Write] [0x40063100] [0]
  10] T [Write] [0x400630c0] [0]
  11] T [Write] [0x40063a00] [0]
  12] T [Write] [0x400639c0] [0]
  13] T [Write] [0x40063700] [0]
  14] T [Write] [0x400636c0] [0]
  15] T [Write] [0x40063d00] [0]
  16] T [Write] [0x40063cc0] [0]
  17] T [Write] [0x400657c0] [0]
  18] T [Write] [0x40065800] [0]
  19] T [Write] [0x40064c00] [0]
  20] T [Write] [0x40064bc0] [0]
  21] T [Write] [0x40064600] [0]
  22] T [Write] [0x400645c0] [0]
  23] T [Write] [0x40064300] [0]
  24] T [Write] [0x400642c0] [0]
  25] T [Write] [0x4005c100] [0]
  26] T [Write] [0x40064900] [0]
  27] T [Write] [0x400648c0] [0]
  28] T [Write] [0x40065200] [0]
  29] T [Write] [0x400651c0] [0]
  30] T [Write] [0x40064f00] [0]
  31] T [Write] [0x40064ec0] [0]
== Printing bank states (According to MC)
[pre] [idle] [8194] [4096] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    13]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    15]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    17]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    19]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    21]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    23]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    25]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    27]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    29]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [722] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
== New Transaction - Mapping Address [0x40063fc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 31
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064000] [0]
  1] T [Write] [0x40063400] [0]
  2] T [Write] [0x400633c0] [0]
  3] T [Write] [0x40062e00] [0]
  4] T [Write] [0x40062dc0] [0]
  5] T [Write] [0x40062b00] [0]
  6] T [Write] [0x40062ac0] [0]
  7] T [Write] [0x4005c0c0] [0]
  8] T [Write] [0x40063100] [0]
  9] T [Write] [0x400630c0] [0]
  10] T [Write] [0x40063a00] [0]
  11] T [Write] [0x400639c0] [0]
  12] T [Write] [0x40063700] [0]
  13] T [Write] [0x400636c0] [0]
  14] T [Write] [0x40063d00] [0]
  15] T [Write] [0x40063cc0] [0]
  16] T [Write] [0x400657c0] [0]
  17] T [Write] [0x40065800] [0]
  18] T [Write] [0x40064c00] [0]
  19] T [Write] [0x40064bc0] [0]
  20] T [Write] [0x40064600] [0]
  21] T [Write] [0x400645c0] [0]
  22] T [Write] [0x40064300] [0]
  23] T [Write] [0x400642c0] [0]
  24] T [Write] [0x4005c100] [0]
  25] T [Write] [0x40064900] [0]
  26] T [Write] [0x400648c0] [0]
  27] T [Write] [0x40065200] [0]
  28] T [Write] [0x400651c0] [0]
  29] T [Write] [0x40064f00] [0]
  30] T [Write] [0x40064ec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    13]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    15]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    17]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    19]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    21]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    23]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    25]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    27]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    29]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    31]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [723] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40061600] r[0] b[0] row[8195] col[11]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064000] [0]
  1] T [Write] [0x40063400] [0]
  2] T [Write] [0x400633c0] [0]
  3] T [Write] [0x40062e00] [0]
  4] T [Write] [0x40062dc0] [0]
  5] T [Write] [0x40062b00] [0]
  6] T [Write] [0x40062ac0] [0]
  7] T [Write] [0x4005c0c0] [0]
  8] T [Write] [0x40063100] [0]
  9] T [Write] [0x400630c0] [0]
  10] T [Write] [0x40063a00] [0]
  11] T [Write] [0x400639c0] [0]
  12] T [Write] [0x40063700] [0]
  13] T [Write] [0x400636c0] [0]
  14] T [Write] [0x40063d00] [0]
  15] T [Write] [0x40063cc0] [0]
  16] T [Write] [0x400657c0] [0]
  17] T [Write] [0x40065800] [0]
  18] T [Write] [0x40064c00] [0]
  19] T [Write] [0x40064bc0] [0]
  20] T [Write] [0x40064600] [0]
  21] T [Write] [0x400645c0] [0]
  22] T [Write] [0x40064300] [0]
  23] T [Write] [0x400642c0] [0]
  24] T [Write] [0x4005c100] [0]
  25] T [Write] [0x40064900] [0]
  26] T [Write] [0x400648c0] [0]
  27] T [Write] [0x40065200] [0]
  28] T [Write] [0x400651c0] [0]
  29] T [Write] [0x40064f00] [0]
  30] T [Write] [0x40064ec0] [0]
  31] T [Write] [0x40065500] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
    1]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    3]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    5]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    7]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    9]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    11]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    12]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    13]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    14]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    15]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    16]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    17]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    18]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    19]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    20]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    21]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    22]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    23]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    24]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    25]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    26]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    27]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    28]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    29]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    30]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    31]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [724] -------------------------
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064000] [0]
  1] T [Write] [0x40063400] [0]
  2] T [Write] [0x400633c0] [0]
  3] T [Write] [0x40062e00] [0]
  4] T [Write] [0x40062dc0] [0]
  5] T [Write] [0x40062b00] [0]
  6] T [Write] [0x40062ac0] [0]
  7] T [Write] [0x4005c0c0] [0]
  8] T [Write] [0x40063100] [0]
  9] T [Write] [0x400630c0] [0]
  10] T [Write] [0x40063a00] [0]
  11] T [Write] [0x400639c0] [0]
  12] T [Write] [0x40063700] [0]
  13] T [Write] [0x400636c0] [0]
  14] T [Write] [0x40063d00] [0]
  15] T [Write] [0x40063cc0] [0]
  16] T [Write] [0x400657c0] [0]
  17] T [Write] [0x40065800] [0]
  18] T [Write] [0x40064c00] [0]
  19] T [Write] [0x40064bc0] [0]
  20] T [Write] [0x40064600] [0]
  21] T [Write] [0x400645c0] [0]
  22] T [Write] [0x40064300] [0]
  23] T [Write] [0x400642c0] [0]
  24] T [Write] [0x4005c100] [0]
  25] T [Write] [0x40064900] [0]
  26] T [Write] [0x400648c0] [0]
  27] T [Write] [0x40065200] [0]
  28] T [Write] [0x400651c0] [0]
  29] T [Write] [0x40064f00] [0]
  30] T [Write] [0x40064ec0] [0]
  31] T [Write] [0x40065500] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    1]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    3]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    4]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    5]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    6]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    7]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    8]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    9]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    10]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    11]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    12]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    13]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    14]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    15]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    16]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    17]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    18]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    19]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    20]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    21]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    22]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    23]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    24]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    25]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    26]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    27]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    28]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    29]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    30]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [725] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200104c0] r[0] b[3] row[4096] col[130]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
== New Transaction - Mapping Address [0x40064000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 32
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063400] [0]
  1] T [Write] [0x400633c0] [0]
  2] T [Write] [0x40062e00] [0]
  3] T [Write] [0x40062dc0] [0]
  4] T [Write] [0x40062b00] [0]
  5] T [Write] [0x40062ac0] [0]
  6] T [Write] [0x4005c0c0] [0]
  7] T [Write] [0x40063100] [0]
  8] T [Write] [0x400630c0] [0]
  9] T [Write] [0x40063a00] [0]
  10] T [Write] [0x400639c0] [0]
  11] T [Write] [0x40063700] [0]
  12] T [Write] [0x400636c0] [0]
  13] T [Write] [0x40063d00] [0]
  14] T [Write] [0x40063cc0] [0]
  15] T [Write] [0x400657c0] [0]
  16] T [Write] [0x40065800] [0]
  17] T [Write] [0x40064c00] [0]
  18] T [Write] [0x40064bc0] [0]
  19] T [Write] [0x40064600] [0]
  20] T [Write] [0x400645c0] [0]
  21] T [Write] [0x40064300] [0]
  22] T [Write] [0x400642c0] [0]
  23] T [Write] [0x4005c100] [0]
  24] T [Write] [0x40064900] [0]
  25] T [Write] [0x400648c0] [0]
  26] T [Write] [0x40065200] [0]
  27] T [Write] [0x400651c0] [0]
  28] T [Write] [0x40064f00] [0]
  29] T [Write] [0x40064ec0] [0]
  30] T [Write] [0x40065500] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    1]BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
    2]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    3]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    4]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    5]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    6]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    7]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    8]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    9]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    10]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    11]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    12]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    13]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    14]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    15]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    16]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    17]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    18]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    19]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    20]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    21]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    22]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    23]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    24]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    25]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    26]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    27]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    28]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    29]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    30]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    31]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [726] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
 ++ Adding Read energy to total energy
 -- MC Issuing On Command Bus : BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
== New Transaction - Mapping Address [0x40063400] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 26
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400633c0] [0]
  1] T [Write] [0x40062e00] [0]
  2] T [Write] [0x40062dc0] [0]
  3] T [Write] [0x40062b00] [0]
  4] T [Write] [0x40062ac0] [0]
  5] T [Write] [0x4005c0c0] [0]
  6] T [Write] [0x40063100] [0]
  7] T [Write] [0x400630c0] [0]
  8] T [Write] [0x40063a00] [0]
  9] T [Write] [0x400639c0] [0]
  10] T [Write] [0x40063700] [0]
  11] T [Write] [0x400636c0] [0]
  12] T [Write] [0x40063d00] [0]
  13] T [Write] [0x40063cc0] [0]
  14] T [Write] [0x400657c0] [0]
  15] T [Write] [0x40065800] [0]
  16] T [Write] [0x40064c00] [0]
  17] T [Write] [0x40064bc0] [0]
  18] T [Write] [0x40064600] [0]
  19] T [Write] [0x400645c0] [0]
  20] T [Write] [0x40064300] [0]
  21] T [Write] [0x400642c0] [0]
  22] T [Write] [0x4005c100] [0]
  23] T [Write] [0x40064900] [0]
  24] T [Write] [0x400648c0] [0]
  25] T [Write] [0x40065200] [0]
  26] T [Write] [0x400651c0] [0]
  27] T [Write] [0x40064f00] [0]
  28] T [Write] [0x40064ec0] [0]
  29] T [Write] [0x40065500] [0]
  30] T [Write] [0x400654c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8194] [4096] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    1]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    3]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    5]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    7]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    8]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    9]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    10]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    11]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    12]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    13]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    14]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    15]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    16]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    17]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    18]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    19]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    20]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    21]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    22]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    23]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    24]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    25]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    26]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    27]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    28]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    29]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    30]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    31]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [727] -------------------------
 -- R0 Receiving On Bus    : BP [READ] pa[0x200026c0] r[0] b[3] row[4096] col[19]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400633c0] [0]
  1] T [Write] [0x40062e00] [0]
  2] T [Write] [0x40062dc0] [0]
  3] T [Write] [0x40062b00] [0]
  4] T [Write] [0x40062ac0] [0]
  5] T [Write] [0x4005c0c0] [0]
  6] T [Write] [0x40063100] [0]
  7] T [Write] [0x400630c0] [0]
  8] T [Write] [0x40063a00] [0]
  9] T [Write] [0x400639c0] [0]
  10] T [Write] [0x40063700] [0]
  11] T [Write] [0x400636c0] [0]
  12] T [Write] [0x40063d00] [0]
  13] T [Write] [0x40063cc0] [0]
  14] T [Write] [0x400657c0] [0]
  15] T [Write] [0x40065800] [0]
  16] T [Write] [0x40064c00] [0]
  17] T [Write] [0x40064bc0] [0]
  18] T [Write] [0x40064600] [0]
  19] T [Write] [0x400645c0] [0]
  20] T [Write] [0x40064300] [0]
  21] T [Write] [0x400642c0] [0]
  22] T [Write] [0x4005c100] [0]
  23] T [Write] [0x40064900] [0]
  24] T [Write] [0x400648c0] [0]
  25] T [Write] [0x40065200] [0]
  26] T [Write] [0x400651c0] [0]
  27] T [Write] [0x40064f00] [0]
  28] T [Write] [0x40064ec0] [0]
  29] T [Write] [0x40065500] [0]
  30] T [Write] [0x400654c0] [0]
  31] T [Write] [0x40066fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [4096] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    1]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    3]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    5]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    7]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    8]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    9]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    10]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    11]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    12]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    13]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    14]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    15]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    16]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    17]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    18]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    19]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    20]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    21]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    22]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    23]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    24]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    25]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    26]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    27]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    28]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    29]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    30]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    31]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [728] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400633c0] [0]
  1] T [Write] [0x40062e00] [0]
  2] T [Write] [0x40062dc0] [0]
  3] T [Write] [0x40062b00] [0]
  4] T [Write] [0x40062ac0] [0]
  5] T [Write] [0x4005c0c0] [0]
  6] T [Write] [0x40063100] [0]
  7] T [Write] [0x400630c0] [0]
  8] T [Write] [0x40063a00] [0]
  9] T [Write] [0x400639c0] [0]
  10] T [Write] [0x40063700] [0]
  11] T [Write] [0x400636c0] [0]
  12] T [Write] [0x40063d00] [0]
  13] T [Write] [0x40063cc0] [0]
  14] T [Write] [0x400657c0] [0]
  15] T [Write] [0x40065800] [0]
  16] T [Write] [0x40064c00] [0]
  17] T [Write] [0x40064bc0] [0]
  18] T [Write] [0x40064600] [0]
  19] T [Write] [0x400645c0] [0]
  20] T [Write] [0x40064300] [0]
  21] T [Write] [0x400642c0] [0]
  22] T [Write] [0x4005c100] [0]
  23] T [Write] [0x40064900] [0]
  24] T [Write] [0x400648c0] [0]
  25] T [Write] [0x40065200] [0]
  26] T [Write] [0x400651c0] [0]
  27] T [Write] [0x40064f00] [0]
  28] T [Write] [0x40064ec0] [0]
  29] T [Write] [0x40065500] [0]
  30] T [Write] [0x400654c0] [0]
  31] T [Write] [0x40066fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [4096] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    1]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    3]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    5]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    7]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    8]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    9]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    10]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    11]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    12]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    13]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    14]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    15]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    16]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    17]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    18]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    19]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    20]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    21]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    22]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    23]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    24]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    25]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    26]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    27]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    28]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    29]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    30]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    31]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200104c0] r[0] b[3] row[4096] col[130] data[0]=NO DATA

 ------------------------- [729] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400633c0] [0]
  1] T [Write] [0x40062e00] [0]
  2] T [Write] [0x40062dc0] [0]
  3] T [Write] [0x40062b00] [0]
  4] T [Write] [0x40062ac0] [0]
  5] T [Write] [0x4005c0c0] [0]
  6] T [Write] [0x40063100] [0]
  7] T [Write] [0x400630c0] [0]
  8] T [Write] [0x40063a00] [0]
  9] T [Write] [0x400639c0] [0]
  10] T [Write] [0x40063700] [0]
  11] T [Write] [0x400636c0] [0]
  12] T [Write] [0x40063d00] [0]
  13] T [Write] [0x40063cc0] [0]
  14] T [Write] [0x400657c0] [0]
  15] T [Write] [0x40065800] [0]
  16] T [Write] [0x40064c00] [0]
  17] T [Write] [0x40064bc0] [0]
  18] T [Write] [0x40064600] [0]
  19] T [Write] [0x400645c0] [0]
  20] T [Write] [0x40064300] [0]
  21] T [Write] [0x400642c0] [0]
  22] T [Write] [0x4005c100] [0]
  23] T [Write] [0x40064900] [0]
  24] T [Write] [0x400648c0] [0]
  25] T [Write] [0x40065200] [0]
  26] T [Write] [0x400651c0] [0]
  27] T [Write] [0x40064f00] [0]
  28] T [Write] [0x40064ec0] [0]
  29] T [Write] [0x40065500] [0]
  30] T [Write] [0x400654c0] [0]
  31] T [Write] [0x40066fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [pre] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
    1]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    3]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    5]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    7]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    8]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    9]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    10]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    11]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    12]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    13]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    14]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    15]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    16]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    17]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    18]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    19]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    20]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    21]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    22]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    23]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    24]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    25]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    26]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    27]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    28]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    29]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    30]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    31]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [730] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400633c0] [0]
  1] T [Write] [0x40062e00] [0]
  2] T [Write] [0x40062dc0] [0]
  3] T [Write] [0x40062b00] [0]
  4] T [Write] [0x40062ac0] [0]
  5] T [Write] [0x4005c0c0] [0]
  6] T [Write] [0x40063100] [0]
  7] T [Write] [0x400630c0] [0]
  8] T [Write] [0x40063a00] [0]
  9] T [Write] [0x400639c0] [0]
  10] T [Write] [0x40063700] [0]
  11] T [Write] [0x400636c0] [0]
  12] T [Write] [0x40063d00] [0]
  13] T [Write] [0x40063cc0] [0]
  14] T [Write] [0x400657c0] [0]
  15] T [Write] [0x40065800] [0]
  16] T [Write] [0x40064c00] [0]
  17] T [Write] [0x40064bc0] [0]
  18] T [Write] [0x40064600] [0]
  19] T [Write] [0x400645c0] [0]
  20] T [Write] [0x40064300] [0]
  21] T [Write] [0x400642c0] [0]
  22] T [Write] [0x4005c100] [0]
  23] T [Write] [0x40064900] [0]
  24] T [Write] [0x400648c0] [0]
  25] T [Write] [0x40065200] [0]
  26] T [Write] [0x400651c0] [0]
  27] T [Write] [0x40064f00] [0]
  28] T [Write] [0x40064ec0] [0]
  29] T [Write] [0x40065500] [0]
  30] T [Write] [0x400654c0] [0]
  31] T [Write] [0x40066fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [pre] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    7]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    8]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    9]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    10]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    11]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    12]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    13]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    14]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    15]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    16]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    17]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    18]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    19]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    20]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    21]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    22]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    23]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    24]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    25]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    26]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    27]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    28]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    29]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    30]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200104c0] r[0] b[3] row[4096] col[130] data[0]=NO DATA
 -- R0 Issuing On Data Bus : BP [DATA] pa[0x200026c0] r[0] b[3] row[4096] col[19] data[0]=NO DATA

 ------------------------- [731] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005fdc0] r[0] b[7] row[8194] col[254]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200104c0] [0]
== Printing transaction queue
  0] T [Write] [0x400633c0] [0]
  1] T [Write] [0x40062e00] [0]
  2] T [Write] [0x40062dc0] [0]
  3] T [Write] [0x40062b00] [0]
  4] T [Write] [0x40062ac0] [0]
  5] T [Write] [0x4005c0c0] [0]
  6] T [Write] [0x40063100] [0]
  7] T [Write] [0x400630c0] [0]
  8] T [Write] [0x40063a00] [0]
  9] T [Write] [0x400639c0] [0]
  10] T [Write] [0x40063700] [0]
  11] T [Write] [0x400636c0] [0]
  12] T [Write] [0x40063d00] [0]
  13] T [Write] [0x40063cc0] [0]
  14] T [Write] [0x400657c0] [0]
  15] T [Write] [0x40065800] [0]
  16] T [Write] [0x40064c00] [0]
  17] T [Write] [0x40064bc0] [0]
  18] T [Write] [0x40064600] [0]
  19] T [Write] [0x400645c0] [0]
  20] T [Write] [0x40064300] [0]
  21] T [Write] [0x400642c0] [0]
  22] T [Write] [0x4005c100] [0]
  23] T [Write] [0x40064900] [0]
  24] T [Write] [0x400648c0] [0]
  25] T [Write] [0x40065200] [0]
  26] T [Write] [0x400651c0] [0]
  27] T [Write] [0x40064f00] [0]
  28] T [Write] [0x40064ec0] [0]
  29] T [Write] [0x40065500] [0]
  30] T [Write] [0x400654c0] [0]
  31] T [Write] [0x40066fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
    7]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    8]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    9]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    10]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    11]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    12]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    13]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    14]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    15]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    16]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    17]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    18]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    19]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    20]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    21]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    22]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    23]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    24]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    25]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    26]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    27]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    28]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    29]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    30]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [732] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
== New Transaction - Mapping Address [0x400633c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 25
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062e00] [0]
  1] T [Write] [0x40062dc0] [0]
  2] T [Write] [0x40062b00] [0]
  3] T [Write] [0x40062ac0] [0]
  4] T [Write] [0x4005c0c0] [0]
  5] T [Write] [0x40063100] [0]
  6] T [Write] [0x400630c0] [0]
  7] T [Write] [0x40063a00] [0]
  8] T [Write] [0x400639c0] [0]
  9] T [Write] [0x40063700] [0]
  10] T [Write] [0x400636c0] [0]
  11] T [Write] [0x40063d00] [0]
  12] T [Write] [0x40063cc0] [0]
  13] T [Write] [0x400657c0] [0]
  14] T [Write] [0x40065800] [0]
  15] T [Write] [0x40064c00] [0]
  16] T [Write] [0x40064bc0] [0]
  17] T [Write] [0x40064600] [0]
  18] T [Write] [0x400645c0] [0]
  19] T [Write] [0x40064300] [0]
  20] T [Write] [0x400642c0] [0]
  21] T [Write] [0x4005c100] [0]
  22] T [Write] [0x40064900] [0]
  23] T [Write] [0x400648c0] [0]
  24] T [Write] [0x40065200] [0]
  25] T [Write] [0x400651c0] [0]
  26] T [Write] [0x40064f00] [0]
  27] T [Write] [0x40064ec0] [0]
  28] T [Write] [0x40065500] [0]
  29] T [Write] [0x400654c0] [0]
  30] T [Write] [0x40066fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [idle] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    2]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    4]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    6]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    7]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    8]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    9]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    10]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    11]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    12]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    13]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    14]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    15]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    16]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    17]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    18]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    19]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    20]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    21]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    22]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    23]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    24]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    25]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    26]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    27]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    28]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    29]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    30]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    31]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 -- MC Receiving From Data Bus : BP [DATA] pa[0x200026c0] r[0] b[3] row[4096] col[19] data[0]=NO DATA
 ------------------------- [733] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061600] r[0] b[0] row[8195] col[11]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005fdc0] r[0] b[7] row[8194] col[254] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
 -- MC Issuing to CPU bus : T [Data] [0x200026c0] [0]
== Printing transaction queue
  0] T [Write] [0x40062e00] [0]
  1] T [Write] [0x40062dc0] [0]
  2] T [Write] [0x40062b00] [0]
  3] T [Write] [0x40062ac0] [0]
  4] T [Write] [0x4005c0c0] [0]
  5] T [Write] [0x40063100] [0]
  6] T [Write] [0x400630c0] [0]
  7] T [Write] [0x40063a00] [0]
  8] T [Write] [0x400639c0] [0]
  9] T [Write] [0x40063700] [0]
  10] T [Write] [0x400636c0] [0]
  11] T [Write] [0x40063d00] [0]
  12] T [Write] [0x40063cc0] [0]
  13] T [Write] [0x400657c0] [0]
  14] T [Write] [0x40065800] [0]
  15] T [Write] [0x40064c00] [0]
  16] T [Write] [0x40064bc0] [0]
  17] T [Write] [0x40064600] [0]
  18] T [Write] [0x400645c0] [0]
  19] T [Write] [0x40064300] [0]
  20] T [Write] [0x400642c0] [0]
  21] T [Write] [0x4005c100] [0]
  22] T [Write] [0x40064900] [0]
  23] T [Write] [0x400648c0] [0]
  24] T [Write] [0x40065200] [0]
  25] T [Write] [0x400651c0] [0]
  26] T [Write] [0x40064f00] [0]
  27] T [Write] [0x40064ec0] [0]
  28] T [Write] [0x40065500] [0]
  29] T [Write] [0x400654c0] [0]
  30] T [Write] [0x40066fc0] [0]
  31] T [Write] [0x40067000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [idle] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    2]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    4]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    6]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    7]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    8]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    9]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    10]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    11]BP [ACT] pa[0x40062200] r[0] b[0] row[8195] col[17]
    12]BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
    13]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    14]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    15]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    16]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    17]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    18]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    19]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    20]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    21]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    22]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    23]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    24]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    25]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    26]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    27]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    28]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    29]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    30]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [734] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400600c0] r[0] b[3] row[8195] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
== New Transaction - Mapping Address [0x40062e00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 23
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062dc0] [0]
  1] T [Write] [0x40062b00] [0]
  2] T [Write] [0x40062ac0] [0]
  3] T [Write] [0x4005c0c0] [0]
  4] T [Write] [0x40063100] [0]
  5] T [Write] [0x400630c0] [0]
  6] T [Write] [0x40063a00] [0]
  7] T [Write] [0x400639c0] [0]
  8] T [Write] [0x40063700] [0]
  9] T [Write] [0x400636c0] [0]
  10] T [Write] [0x40063d00] [0]
  11] T [Write] [0x40063cc0] [0]
  12] T [Write] [0x400657c0] [0]
  13] T [Write] [0x40065800] [0]
  14] T [Write] [0x40064c00] [0]
  15] T [Write] [0x40064bc0] [0]
  16] T [Write] [0x40064600] [0]
  17] T [Write] [0x400645c0] [0]
  18] T [Write] [0x40064300] [0]
  19] T [Write] [0x400642c0] [0]
  20] T [Write] [0x4005c100] [0]
  21] T [Write] [0x40064900] [0]
  22] T [Write] [0x400648c0] [0]
  23] T [Write] [0x40065200] [0]
  24] T [Write] [0x400651c0] [0]
  25] T [Write] [0x40064f00] [0]
  26] T [Write] [0x40064ec0] [0]
  27] T [Write] [0x40065500] [0]
  28] T [Write] [0x400654c0] [0]
  29] T [Write] [0x40066fc0] [0]
  30] T [Write] [0x40067000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [idle] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    2]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    4]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    6]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    7]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    8]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    9]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    10]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    11]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    12]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    13]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    14]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    15]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    16]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    17]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    18]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    19]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    20]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    21]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    22]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    23]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    24]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    25]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    26]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    27]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    28]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    29]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    30]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [735] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062200] r[0] b[0] row[8195] col[17]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005fdc0] r[0] b[7] row[8194] col[254] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061600] r[0] b[0] row[8195] col[11] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062dc0] [0]
  1] T [Write] [0x40062b00] [0]
  2] T [Write] [0x40062ac0] [0]
  3] T [Write] [0x4005c0c0] [0]
  4] T [Write] [0x40063100] [0]
  5] T [Write] [0x400630c0] [0]
  6] T [Write] [0x40063a00] [0]
  7] T [Write] [0x400639c0] [0]
  8] T [Write] [0x40063700] [0]
  9] T [Write] [0x400636c0] [0]
  10] T [Write] [0x40063d00] [0]
  11] T [Write] [0x40063cc0] [0]
  12] T [Write] [0x400657c0] [0]
  13] T [Write] [0x40065800] [0]
  14] T [Write] [0x40064c00] [0]
  15] T [Write] [0x40064bc0] [0]
  16] T [Write] [0x40064600] [0]
  17] T [Write] [0x400645c0] [0]
  18] T [Write] [0x40064300] [0]
  19] T [Write] [0x400642c0] [0]
  20] T [Write] [0x4005c100] [0]
  21] T [Write] [0x40064900] [0]
  22] T [Write] [0x400648c0] [0]
  23] T [Write] [0x40065200] [0]
  24] T [Write] [0x400651c0] [0]
  25] T [Write] [0x40064f00] [0]
  26] T [Write] [0x40064ec0] [0]
  27] T [Write] [0x40065500] [0]
  28] T [Write] [0x400654c0] [0]
  29] T [Write] [0x40066fc0] [0]
  30] T [Write] [0x40067000] [0]
  31] T [Write] [0x40066400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [idle] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    2]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    4]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    6]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    7]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    8]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    9]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    10]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    11]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    12]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    13]BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    14]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    15]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    16]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    17]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    18]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    19]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    20]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    21]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    22]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    23]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    24]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    25]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    26]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    27]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    28]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    29]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    30]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [736] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
== New Transaction - Mapping Address [0x40062dc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 22
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062b00] [0]
  1] T [Write] [0x40062ac0] [0]
  2] T [Write] [0x4005c0c0] [0]
  3] T [Write] [0x40063100] [0]
  4] T [Write] [0x400630c0] [0]
  5] T [Write] [0x40063a00] [0]
  6] T [Write] [0x400639c0] [0]
  7] T [Write] [0x40063700] [0]
  8] T [Write] [0x400636c0] [0]
  9] T [Write] [0x40063d00] [0]
  10] T [Write] [0x40063cc0] [0]
  11] T [Write] [0x400657c0] [0]
  12] T [Write] [0x40065800] [0]
  13] T [Write] [0x40064c00] [0]
  14] T [Write] [0x40064bc0] [0]
  15] T [Write] [0x40064600] [0]
  16] T [Write] [0x400645c0] [0]
  17] T [Write] [0x40064300] [0]
  18] T [Write] [0x400642c0] [0]
  19] T [Write] [0x4005c100] [0]
  20] T [Write] [0x40064900] [0]
  21] T [Write] [0x400648c0] [0]
  22] T [Write] [0x40065200] [0]
  23] T [Write] [0x400651c0] [0]
  24] T [Write] [0x40064f00] [0]
  25] T [Write] [0x40064ec0] [0]
  26] T [Write] [0x40065500] [0]
  27] T [Write] [0x400654c0] [0]
  28] T [Write] [0x40066fc0] [0]
  29] T [Write] [0x40067000] [0]
  30] T [Write] [0x40066400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
    1]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    2]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    3]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    4]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    5]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    6]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    7]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    8]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    9]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    10]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    11]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    12]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    13]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    14]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    15]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    16]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    17]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    18]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    19]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    20]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    21]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    22]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    23]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    24]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    25]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    26]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    27]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    28]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    29]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    30]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    31]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [737] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40061f00] r[0] b[4] row[8195] col[15]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061600] r[0] b[0] row[8195] col[11] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062200] r[0] b[0] row[8195] col[17] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062b00] [0]
  1] T [Write] [0x40062ac0] [0]
  2] T [Write] [0x4005c0c0] [0]
  3] T [Write] [0x40063100] [0]
  4] T [Write] [0x400630c0] [0]
  5] T [Write] [0x40063a00] [0]
  6] T [Write] [0x400639c0] [0]
  7] T [Write] [0x40063700] [0]
  8] T [Write] [0x400636c0] [0]
  9] T [Write] [0x40063d00] [0]
  10] T [Write] [0x40063cc0] [0]
  11] T [Write] [0x400657c0] [0]
  12] T [Write] [0x40065800] [0]
  13] T [Write] [0x40064c00] [0]
  14] T [Write] [0x40064bc0] [0]
  15] T [Write] [0x40064600] [0]
  16] T [Write] [0x400645c0] [0]
  17] T [Write] [0x40064300] [0]
  18] T [Write] [0x400642c0] [0]
  19] T [Write] [0x4005c100] [0]
  20] T [Write] [0x40064900] [0]
  21] T [Write] [0x400648c0] [0]
  22] T [Write] [0x40065200] [0]
  23] T [Write] [0x400651c0] [0]
  24] T [Write] [0x40064f00] [0]
  25] T [Write] [0x40064ec0] [0]
  26] T [Write] [0x40065500] [0]
  27] T [Write] [0x400654c0] [0]
  28] T [Write] [0x40066fc0] [0]
  29] T [Write] [0x40067000] [0]
  30] T [Write] [0x40066400] [0]
  31] T [Write] [0x400663c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    1]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    2]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    3]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    4]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    5]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    6]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    7]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    8]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    9]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    10]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    11]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    12]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    13]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    14]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    15]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    16]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    17]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    18]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    19]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    20]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    21]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    22]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    23]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    24]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    25]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    26]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    27]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    28]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    29]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    30]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [738] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400600c0] r[0] b[3] row[8195] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062b00] [0]
  1] T [Write] [0x40062ac0] [0]
  2] T [Write] [0x4005c0c0] [0]
  3] T [Write] [0x40063100] [0]
  4] T [Write] [0x400630c0] [0]
  5] T [Write] [0x40063a00] [0]
  6] T [Write] [0x400639c0] [0]
  7] T [Write] [0x40063700] [0]
  8] T [Write] [0x400636c0] [0]
  9] T [Write] [0x40063d00] [0]
  10] T [Write] [0x40063cc0] [0]
  11] T [Write] [0x400657c0] [0]
  12] T [Write] [0x40065800] [0]
  13] T [Write] [0x40064c00] [0]
  14] T [Write] [0x40064bc0] [0]
  15] T [Write] [0x40064600] [0]
  16] T [Write] [0x400645c0] [0]
  17] T [Write] [0x40064300] [0]
  18] T [Write] [0x400642c0] [0]
  19] T [Write] [0x4005c100] [0]
  20] T [Write] [0x40064900] [0]
  21] T [Write] [0x400648c0] [0]
  22] T [Write] [0x40065200] [0]
  23] T [Write] [0x400651c0] [0]
  24] T [Write] [0x40064f00] [0]
  25] T [Write] [0x40064ec0] [0]
  26] T [Write] [0x40065500] [0]
  27] T [Write] [0x400654c0] [0]
  28] T [Write] [0x40066fc0] [0]
  29] T [Write] [0x40067000] [0]
  30] T [Write] [0x40066400] [0]
  31] T [Write] [0x400663c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    1]BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
    2]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    3]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    4]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    5]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    6]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    7]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    8]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    9]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    10]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    11]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    12]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    13]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    14]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    15]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    16]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    17]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    18]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    19]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    20]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    21]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    22]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    23]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    24]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    25]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    26]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    27]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    28]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    29]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    30]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [739] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062200] r[0] b[0] row[8195] col[17] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
== New Transaction - Mapping Address [0x40062b00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 21
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062ac0] [0]
  1] T [Write] [0x4005c0c0] [0]
  2] T [Write] [0x40063100] [0]
  3] T [Write] [0x400630c0] [0]
  4] T [Write] [0x40063a00] [0]
  5] T [Write] [0x400639c0] [0]
  6] T [Write] [0x40063700] [0]
  7] T [Write] [0x400636c0] [0]
  8] T [Write] [0x40063d00] [0]
  9] T [Write] [0x40063cc0] [0]
  10] T [Write] [0x400657c0] [0]
  11] T [Write] [0x40065800] [0]
  12] T [Write] [0x40064c00] [0]
  13] T [Write] [0x40064bc0] [0]
  14] T [Write] [0x40064600] [0]
  15] T [Write] [0x400645c0] [0]
  16] T [Write] [0x40064300] [0]
  17] T [Write] [0x400642c0] [0]
  18] T [Write] [0x4005c100] [0]
  19] T [Write] [0x40064900] [0]
  20] T [Write] [0x400648c0] [0]
  21] T [Write] [0x40065200] [0]
  22] T [Write] [0x400651c0] [0]
  23] T [Write] [0x40064f00] [0]
  24] T [Write] [0x40064ec0] [0]
  25] T [Write] [0x40065500] [0]
  26] T [Write] [0x400654c0] [0]
  27] T [Write] [0x40066fc0] [0]
  28] T [Write] [0x40067000] [0]
  29] T [Write] [0x40066400] [0]
  30] T [Write] [0x400663c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    1]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    2]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    3]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    4]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    5]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    6]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    7]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    8]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    9]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    10]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    11]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    12]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    13]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    14]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    15]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    16]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    17]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    18]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    19]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    20]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    21]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    22]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    23]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    24]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    25]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    26]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    27]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    28]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    29]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    30]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [740] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400606c0] r[0] b[3] row[8195] col[3]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400600c0] r[0] b[3] row[8195] col[0] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40062ac0] [0]
  1] T [Write] [0x4005c0c0] [0]
  2] T [Write] [0x40063100] [0]
  3] T [Write] [0x400630c0] [0]
  4] T [Write] [0x40063a00] [0]
  5] T [Write] [0x400639c0] [0]
  6] T [Write] [0x40063700] [0]
  7] T [Write] [0x400636c0] [0]
  8] T [Write] [0x40063d00] [0]
  9] T [Write] [0x40063cc0] [0]
  10] T [Write] [0x400657c0] [0]
  11] T [Write] [0x40065800] [0]
  12] T [Write] [0x40064c00] [0]
  13] T [Write] [0x40064bc0] [0]
  14] T [Write] [0x40064600] [0]
  15] T [Write] [0x400645c0] [0]
  16] T [Write] [0x40064300] [0]
  17] T [Write] [0x400642c0] [0]
  18] T [Write] [0x4005c100] [0]
  19] T [Write] [0x40064900] [0]
  20] T [Write] [0x400648c0] [0]
  21] T [Write] [0x40065200] [0]
  22] T [Write] [0x400651c0] [0]
  23] T [Write] [0x40064f00] [0]
  24] T [Write] [0x40064ec0] [0]
  25] T [Write] [0x40065500] [0]
  26] T [Write] [0x400654c0] [0]
  27] T [Write] [0x40066fc0] [0]
  28] T [Write] [0x40067000] [0]
  29] T [Write] [0x40066400] [0]
  30] T [Write] [0x400663c0] [0]
  31] T [Write] [0x40065e00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    1]BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
    2]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    3]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    4]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    5]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    6]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    7]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    8]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    9]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    10]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    11]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    12]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    13]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    14]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    15]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    16]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    17]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    18]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    19]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    20]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    21]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    22]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    23]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    24]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    25]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    26]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    27]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    28]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    29]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    30]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [741] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
== New Transaction - Mapping Address [0x40062ac0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 21
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c0c0] [0]
  1] T [Write] [0x40063100] [0]
  2] T [Write] [0x400630c0] [0]
  3] T [Write] [0x40063a00] [0]
  4] T [Write] [0x400639c0] [0]
  5] T [Write] [0x40063700] [0]
  6] T [Write] [0x400636c0] [0]
  7] T [Write] [0x40063d00] [0]
  8] T [Write] [0x40063cc0] [0]
  9] T [Write] [0x400657c0] [0]
  10] T [Write] [0x40065800] [0]
  11] T [Write] [0x40064c00] [0]
  12] T [Write] [0x40064bc0] [0]
  13] T [Write] [0x40064600] [0]
  14] T [Write] [0x400645c0] [0]
  15] T [Write] [0x40064300] [0]
  16] T [Write] [0x400642c0] [0]
  17] T [Write] [0x4005c100] [0]
  18] T [Write] [0x40064900] [0]
  19] T [Write] [0x400648c0] [0]
  20] T [Write] [0x40065200] [0]
  21] T [Write] [0x400651c0] [0]
  22] T [Write] [0x40064f00] [0]
  23] T [Write] [0x40064ec0] [0]
  24] T [Write] [0x40065500] [0]
  25] T [Write] [0x400654c0] [0]
  26] T [Write] [0x40066fc0] [0]
  27] T [Write] [0x40067000] [0]
  28] T [Write] [0x40066400] [0]
  29] T [Write] [0x400663c0] [0]
  30] T [Write] [0x40065e00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    2]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    3]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    4]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    5]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    6]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    7]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    8]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    9]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    10]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    11]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    12]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    13]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    14]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    15]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    16]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    17]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    18]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    19]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    20]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    21]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    22]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    23]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    24]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    25]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    26]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    27]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    28]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    29]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    30]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [742] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40060cc0] r[0] b[3] row[8195] col[6]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400600c0] r[0] b[3] row[8195] col[0] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400606c0] r[0] b[3] row[8195] col[3] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c0c0] [0]
  1] T [Write] [0x40063100] [0]
  2] T [Write] [0x400630c0] [0]
  3] T [Write] [0x40063a00] [0]
  4] T [Write] [0x400639c0] [0]
  5] T [Write] [0x40063700] [0]
  6] T [Write] [0x400636c0] [0]
  7] T [Write] [0x40063d00] [0]
  8] T [Write] [0x40063cc0] [0]
  9] T [Write] [0x400657c0] [0]
  10] T [Write] [0x40065800] [0]
  11] T [Write] [0x40064c00] [0]
  12] T [Write] [0x40064bc0] [0]
  13] T [Write] [0x40064600] [0]
  14] T [Write] [0x400645c0] [0]
  15] T [Write] [0x40064300] [0]
  16] T [Write] [0x400642c0] [0]
  17] T [Write] [0x4005c100] [0]
  18] T [Write] [0x40064900] [0]
  19] T [Write] [0x400648c0] [0]
  20] T [Write] [0x40065200] [0]
  21] T [Write] [0x400651c0] [0]
  22] T [Write] [0x40064f00] [0]
  23] T [Write] [0x40064ec0] [0]
  24] T [Write] [0x40065500] [0]
  25] T [Write] [0x400654c0] [0]
  26] T [Write] [0x40066fc0] [0]
  27] T [Write] [0x40067000] [0]
  28] T [Write] [0x40066400] [0]
  29] T [Write] [0x400663c0] [0]
  30] T [Write] [0x40065e00] [0]
  31] T [Write] [0x40065dc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    2]BP [ACT] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    3]BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
    4]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    5]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    6]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    7]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    8]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    9]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    10]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    11]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    12]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    13]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    14]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    15]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    16]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    17]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    18]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    19]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    20]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    21]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    22]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    23]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    24]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    25]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    26]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    27]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    28]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    29]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    30]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [743] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
== New Transaction - Mapping Address [0x4005c0c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063100] [0]
  1] T [Write] [0x400630c0] [0]
  2] T [Write] [0x40063a00] [0]
  3] T [Write] [0x400639c0] [0]
  4] T [Write] [0x40063700] [0]
  5] T [Write] [0x400636c0] [0]
  6] T [Write] [0x40063d00] [0]
  7] T [Write] [0x40063cc0] [0]
  8] T [Write] [0x400657c0] [0]
  9] T [Write] [0x40065800] [0]
  10] T [Write] [0x40064c00] [0]
  11] T [Write] [0x40064bc0] [0]
  12] T [Write] [0x40064600] [0]
  13] T [Write] [0x400645c0] [0]
  14] T [Write] [0x40064300] [0]
  15] T [Write] [0x400642c0] [0]
  16] T [Write] [0x4005c100] [0]
  17] T [Write] [0x40064900] [0]
  18] T [Write] [0x400648c0] [0]
  19] T [Write] [0x40065200] [0]
  20] T [Write] [0x400651c0] [0]
  21] T [Write] [0x40064f00] [0]
  22] T [Write] [0x40064ec0] [0]
  23] T [Write] [0x40065500] [0]
  24] T [Write] [0x400654c0] [0]
  25] T [Write] [0x40066fc0] [0]
  26] T [Write] [0x40067000] [0]
  27] T [Write] [0x40066400] [0]
  28] T [Write] [0x400663c0] [0]
  29] T [Write] [0x40065e00] [0]
  30] T [Write] [0x40065dc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    2]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    3]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    4]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    5]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    6]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    7]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    8]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    9]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    10]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    11]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    12]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    13]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    14]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    15]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    16]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    17]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    18]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    19]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    20]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    21]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    22]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    23]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    24]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    25]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    26]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    27]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    28]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    29]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    30]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [744] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400612c0] r[0] b[3] row[8195] col[9]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400606c0] r[0] b[3] row[8195] col[3] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40060cc0] r[0] b[3] row[8195] col[6] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
== New Transaction - Mapping Address [0x40063100] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 24
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400630c0] [0]
  1] T [Write] [0x40063a00] [0]
  2] T [Write] [0x400639c0] [0]
  3] T [Write] [0x40063700] [0]
  4] T [Write] [0x400636c0] [0]
  5] T [Write] [0x40063d00] [0]
  6] T [Write] [0x40063cc0] [0]
  7] T [Write] [0x400657c0] [0]
  8] T [Write] [0x40065800] [0]
  9] T [Write] [0x40064c00] [0]
  10] T [Write] [0x40064bc0] [0]
  11] T [Write] [0x40064600] [0]
  12] T [Write] [0x400645c0] [0]
  13] T [Write] [0x40064300] [0]
  14] T [Write] [0x400642c0] [0]
  15] T [Write] [0x4005c100] [0]
  16] T [Write] [0x40064900] [0]
  17] T [Write] [0x400648c0] [0]
  18] T [Write] [0x40065200] [0]
  19] T [Write] [0x400651c0] [0]
  20] T [Write] [0x40064f00] [0]
  21] T [Write] [0x40064ec0] [0]
  22] T [Write] [0x40065500] [0]
  23] T [Write] [0x400654c0] [0]
  24] T [Write] [0x40066fc0] [0]
  25] T [Write] [0x40067000] [0]
  26] T [Write] [0x40066400] [0]
  27] T [Write] [0x400663c0] [0]
  28] T [Write] [0x40065e00] [0]
  29] T [Write] [0x40065dc0] [0]
  30] T [Write] [0x40065b00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [ACT] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    2]BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
    3]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    4]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    5]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    6]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    7]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    8]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    9]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    10]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    11]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    12]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    13]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    14]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    15]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    16]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    17]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    18]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    19]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    20]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    21]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    22]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    23]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    24]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    25]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    26]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    27]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    28]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    29]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    30]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    31]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [745] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400615c0] r[0] b[7] row[8195] col[10]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
== New Transaction - Mapping Address [0x400630c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 24
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063a00] [0]
  1] T [Write] [0x400639c0] [0]
  2] T [Write] [0x40063700] [0]
  3] T [Write] [0x400636c0] [0]
  4] T [Write] [0x40063d00] [0]
  5] T [Write] [0x40063cc0] [0]
  6] T [Write] [0x400657c0] [0]
  7] T [Write] [0x40065800] [0]
  8] T [Write] [0x40064c00] [0]
  9] T [Write] [0x40064bc0] [0]
  10] T [Write] [0x40064600] [0]
  11] T [Write] [0x400645c0] [0]
  12] T [Write] [0x40064300] [0]
  13] T [Write] [0x400642c0] [0]
  14] T [Write] [0x4005c100] [0]
  15] T [Write] [0x40064900] [0]
  16] T [Write] [0x400648c0] [0]
  17] T [Write] [0x40065200] [0]
  18] T [Write] [0x400651c0] [0]
  19] T [Write] [0x40064f00] [0]
  20] T [Write] [0x40064ec0] [0]
  21] T [Write] [0x40065500] [0]
  22] T [Write] [0x400654c0] [0]
  23] T [Write] [0x40066fc0] [0]
  24] T [Write] [0x40067000] [0]
  25] T [Write] [0x40066400] [0]
  26] T [Write] [0x400663c0] [0]
  27] T [Write] [0x40065e00] [0]
  28] T [Write] [0x40065dc0] [0]
  29] T [Write] [0x40065b00] [0]
  30] T [Write] [0x40065ac0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    2]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    3]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    4]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    5]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    6]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    7]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    8]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    9]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    10]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    11]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    12]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    13]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    14]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    15]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    16]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    17]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    18]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    19]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    20]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    21]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    22]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    23]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    24]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    25]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    26]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    27]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    28]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    29]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    30]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    31]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [746] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400618c0] r[0] b[3] row[8195] col[12]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40060cc0] r[0] b[3] row[8195] col[6] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400612c0] r[0] b[3] row[8195] col[9] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063a00] [0]
  1] T [Write] [0x400639c0] [0]
  2] T [Write] [0x40063700] [0]
  3] T [Write] [0x400636c0] [0]
  4] T [Write] [0x40063d00] [0]
  5] T [Write] [0x40063cc0] [0]
  6] T [Write] [0x400657c0] [0]
  7] T [Write] [0x40065800] [0]
  8] T [Write] [0x40064c00] [0]
  9] T [Write] [0x40064bc0] [0]
  10] T [Write] [0x40064600] [0]
  11] T [Write] [0x400645c0] [0]
  12] T [Write] [0x40064300] [0]
  13] T [Write] [0x400642c0] [0]
  14] T [Write] [0x4005c100] [0]
  15] T [Write] [0x40064900] [0]
  16] T [Write] [0x400648c0] [0]
  17] T [Write] [0x40065200] [0]
  18] T [Write] [0x400651c0] [0]
  19] T [Write] [0x40064f00] [0]
  20] T [Write] [0x40064ec0] [0]
  21] T [Write] [0x40065500] [0]
  22] T [Write] [0x400654c0] [0]
  23] T [Write] [0x40066fc0] [0]
  24] T [Write] [0x40067000] [0]
  25] T [Write] [0x40066400] [0]
  26] T [Write] [0x400663c0] [0]
  27] T [Write] [0x40065e00] [0]
  28] T [Write] [0x40065dc0] [0]
  29] T [Write] [0x40065b00] [0]
  30] T [Write] [0x40065ac0] [0]
  31] T [Write] [0x4005c140] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    2]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    3]BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
    4]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    5]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    6]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    7]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    8]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    9]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    10]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    11]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    12]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    13]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    14]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    15]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    16]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    17]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    18]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    19]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    20]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    21]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    22]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    23]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    24]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    25]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    26]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    27]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    28]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    29]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    30]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    31]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [747] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063a00] [0]
  1] T [Write] [0x400639c0] [0]
  2] T [Write] [0x40063700] [0]
  3] T [Write] [0x400636c0] [0]
  4] T [Write] [0x40063d00] [0]
  5] T [Write] [0x40063cc0] [0]
  6] T [Write] [0x400657c0] [0]
  7] T [Write] [0x40065800] [0]
  8] T [Write] [0x40064c00] [0]
  9] T [Write] [0x40064bc0] [0]
  10] T [Write] [0x40064600] [0]
  11] T [Write] [0x400645c0] [0]
  12] T [Write] [0x40064300] [0]
  13] T [Write] [0x400642c0] [0]
  14] T [Write] [0x4005c100] [0]
  15] T [Write] [0x40064900] [0]
  16] T [Write] [0x400648c0] [0]
  17] T [Write] [0x40065200] [0]
  18] T [Write] [0x400651c0] [0]
  19] T [Write] [0x40064f00] [0]
  20] T [Write] [0x40064ec0] [0]
  21] T [Write] [0x40065500] [0]
  22] T [Write] [0x400654c0] [0]
  23] T [Write] [0x40066fc0] [0]
  24] T [Write] [0x40067000] [0]
  25] T [Write] [0x40066400] [0]
  26] T [Write] [0x400663c0] [0]
  27] T [Write] [0x40065e00] [0]
  28] T [Write] [0x40065dc0] [0]
  29] T [Write] [0x40065b00] [0]
  30] T [Write] [0x40065ac0] [0]
  31] T [Write] [0x4005c140] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    2]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    3]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    4]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    5]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    6]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    7]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    8]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    9]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    10]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    11]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    12]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    13]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    14]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    15]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    16]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    17]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    18]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    19]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    20]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    21]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    22]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    23]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    24]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    25]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    26]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    27]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    28]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    29]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    30]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [748] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061f00] r[0] b[4] row[8195] col[15]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400612c0] r[0] b[3] row[8195] col[9] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400618c0] r[0] b[3] row[8195] col[12] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063a00] [0]
  1] T [Write] [0x400639c0] [0]
  2] T [Write] [0x40063700] [0]
  3] T [Write] [0x400636c0] [0]
  4] T [Write] [0x40063d00] [0]
  5] T [Write] [0x40063cc0] [0]
  6] T [Write] [0x400657c0] [0]
  7] T [Write] [0x40065800] [0]
  8] T [Write] [0x40064c00] [0]
  9] T [Write] [0x40064bc0] [0]
  10] T [Write] [0x40064600] [0]
  11] T [Write] [0x400645c0] [0]
  12] T [Write] [0x40064300] [0]
  13] T [Write] [0x400642c0] [0]
  14] T [Write] [0x4005c100] [0]
  15] T [Write] [0x40064900] [0]
  16] T [Write] [0x400648c0] [0]
  17] T [Write] [0x40065200] [0]
  18] T [Write] [0x400651c0] [0]
  19] T [Write] [0x40064f00] [0]
  20] T [Write] [0x40064ec0] [0]
  21] T [Write] [0x40065500] [0]
  22] T [Write] [0x400654c0] [0]
  23] T [Write] [0x40066fc0] [0]
  24] T [Write] [0x40067000] [0]
  25] T [Write] [0x40066400] [0]
  26] T [Write] [0x400663c0] [0]
  27] T [Write] [0x40065e00] [0]
  28] T [Write] [0x40065dc0] [0]
  29] T [Write] [0x40065b00] [0]
  30] T [Write] [0x40065ac0] [0]
  31] T [Write] [0x4005c140] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
    1]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    2]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    3]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    4]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    5]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    6]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    7]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    8]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    9]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    10]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    11]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    12]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    13]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    14]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    15]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    16]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    17]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    18]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    19]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    20]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    21]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    22]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    23]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    24]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    25]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    26]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    27]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    28]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    29]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    30]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [749] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
== New Transaction - Mapping Address [0x40063a00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 29
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400639c0] [0]
  1] T [Write] [0x40063700] [0]
  2] T [Write] [0x400636c0] [0]
  3] T [Write] [0x40063d00] [0]
  4] T [Write] [0x40063cc0] [0]
  5] T [Write] [0x400657c0] [0]
  6] T [Write] [0x40065800] [0]
  7] T [Write] [0x40064c00] [0]
  8] T [Write] [0x40064bc0] [0]
  9] T [Write] [0x40064600] [0]
  10] T [Write] [0x400645c0] [0]
  11] T [Write] [0x40064300] [0]
  12] T [Write] [0x400642c0] [0]
  13] T [Write] [0x4005c100] [0]
  14] T [Write] [0x40064900] [0]
  15] T [Write] [0x400648c0] [0]
  16] T [Write] [0x40065200] [0]
  17] T [Write] [0x400651c0] [0]
  18] T [Write] [0x40064f00] [0]
  19] T [Write] [0x40064ec0] [0]
  20] T [Write] [0x40065500] [0]
  21] T [Write] [0x400654c0] [0]
  22] T [Write] [0x40066fc0] [0]
  23] T [Write] [0x40067000] [0]
  24] T [Write] [0x40066400] [0]
  25] T [Write] [0x400663c0] [0]
  26] T [Write] [0x40065e00] [0]
  27] T [Write] [0x40065dc0] [0]
  28] T [Write] [0x40065b00] [0]
  29] T [Write] [0x40065ac0] [0]
  30] T [Write] [0x4005c140] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    1]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    2]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    3]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    4]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    5]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    6]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    7]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    8]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    9]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    10]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    11]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    12]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    13]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    14]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    15]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    16]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    17]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    18]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    19]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    20]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    21]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    22]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    23]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    24]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    25]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    26]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    27]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    28]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    29]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    30]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    31]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [750] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400615c0] r[0] b[7] row[8195] col[10]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400618c0] r[0] b[3] row[8195] col[12] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061f00] r[0] b[4] row[8195] col[15] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400639c0] [0]
  1] T [Write] [0x40063700] [0]
  2] T [Write] [0x400636c0] [0]
  3] T [Write] [0x40063d00] [0]
  4] T [Write] [0x40063cc0] [0]
  5] T [Write] [0x400657c0] [0]
  6] T [Write] [0x40065800] [0]
  7] T [Write] [0x40064c00] [0]
  8] T [Write] [0x40064bc0] [0]
  9] T [Write] [0x40064600] [0]
  10] T [Write] [0x400645c0] [0]
  11] T [Write] [0x40064300] [0]
  12] T [Write] [0x400642c0] [0]
  13] T [Write] [0x4005c100] [0]
  14] T [Write] [0x40064900] [0]
  15] T [Write] [0x400648c0] [0]
  16] T [Write] [0x40065200] [0]
  17] T [Write] [0x400651c0] [0]
  18] T [Write] [0x40064f00] [0]
  19] T [Write] [0x40064ec0] [0]
  20] T [Write] [0x40065500] [0]
  21] T [Write] [0x400654c0] [0]
  22] T [Write] [0x40066fc0] [0]
  23] T [Write] [0x40067000] [0]
  24] T [Write] [0x40066400] [0]
  25] T [Write] [0x400663c0] [0]
  26] T [Write] [0x40065e00] [0]
  27] T [Write] [0x40065dc0] [0]
  28] T [Write] [0x40065b00] [0]
  29] T [Write] [0x40065ac0] [0]
  30] T [Write] [0x4005c140] [0]
  31] T [Write] [0x40066100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    1]BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
    2]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    3]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    4]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    5]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    6]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    7]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    8]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    9]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    10]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    11]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    12]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    13]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    14]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    15]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    16]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    17]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    18]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    19]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    20]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    21]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    22]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    23]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    24]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    25]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    26]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    27]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    28]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    29]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    30]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    31]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [751] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
== New Transaction - Mapping Address [0x400639c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 28
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063700] [0]
  1] T [Write] [0x400636c0] [0]
  2] T [Write] [0x40063d00] [0]
  3] T [Write] [0x40063cc0] [0]
  4] T [Write] [0x400657c0] [0]
  5] T [Write] [0x40065800] [0]
  6] T [Write] [0x40064c00] [0]
  7] T [Write] [0x40064bc0] [0]
  8] T [Write] [0x40064600] [0]
  9] T [Write] [0x400645c0] [0]
  10] T [Write] [0x40064300] [0]
  11] T [Write] [0x400642c0] [0]
  12] T [Write] [0x4005c100] [0]
  13] T [Write] [0x40064900] [0]
  14] T [Write] [0x400648c0] [0]
  15] T [Write] [0x40065200] [0]
  16] T [Write] [0x400651c0] [0]
  17] T [Write] [0x40064f00] [0]
  18] T [Write] [0x40064ec0] [0]
  19] T [Write] [0x40065500] [0]
  20] T [Write] [0x400654c0] [0]
  21] T [Write] [0x40066fc0] [0]
  22] T [Write] [0x40067000] [0]
  23] T [Write] [0x40066400] [0]
  24] T [Write] [0x400663c0] [0]
  25] T [Write] [0x40065e00] [0]
  26] T [Write] [0x40065dc0] [0]
  27] T [Write] [0x40065b00] [0]
  28] T [Write] [0x40065ac0] [0]
  29] T [Write] [0x4005c140] [0]
  30] T [Write] [0x40066100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    3]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    4]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    5]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    6]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    7]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    8]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    9]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    10]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    11]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    12]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    13]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    14]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    15]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    16]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    17]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    18]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    19]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    20]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    21]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    22]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    23]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    24]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    25]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    26]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    27]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    28]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    29]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    30]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    31]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [752] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400621c0] r[0] b[7] row[8195] col[16]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061f00] r[0] b[4] row[8195] col[15] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400615c0] r[0] b[7] row[8195] col[10] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063700] [0]
  1] T [Write] [0x400636c0] [0]
  2] T [Write] [0x40063d00] [0]
  3] T [Write] [0x40063cc0] [0]
  4] T [Write] [0x400657c0] [0]
  5] T [Write] [0x40065800] [0]
  6] T [Write] [0x40064c00] [0]
  7] T [Write] [0x40064bc0] [0]
  8] T [Write] [0x40064600] [0]
  9] T [Write] [0x400645c0] [0]
  10] T [Write] [0x40064300] [0]
  11] T [Write] [0x400642c0] [0]
  12] T [Write] [0x4005c100] [0]
  13] T [Write] [0x40064900] [0]
  14] T [Write] [0x400648c0] [0]
  15] T [Write] [0x40065200] [0]
  16] T [Write] [0x400651c0] [0]
  17] T [Write] [0x40064f00] [0]
  18] T [Write] [0x40064ec0] [0]
  19] T [Write] [0x40065500] [0]
  20] T [Write] [0x400654c0] [0]
  21] T [Write] [0x40066fc0] [0]
  22] T [Write] [0x40067000] [0]
  23] T [Write] [0x40066400] [0]
  24] T [Write] [0x400663c0] [0]
  25] T [Write] [0x40065e00] [0]
  26] T [Write] [0x40065dc0] [0]
  27] T [Write] [0x40065b00] [0]
  28] T [Write] [0x40065ac0] [0]
  29] T [Write] [0x4005c140] [0]
  30] T [Write] [0x40066100] [0]
  31] T [Write] [0x400660c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x40062500] r[0] b[4] row[8195] col[18]
    3]BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
    4]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    5]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    6]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    7]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    8]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    9]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    10]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    11]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    12]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    13]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    14]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    15]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    16]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    17]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    18]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    19]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    20]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    21]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    22]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    23]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    24]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    25]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    26]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    27]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    28]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    29]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    30]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    31]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [753] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
== New Transaction - Mapping Address [0x40063700] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 27
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400636c0] [0]
  1] T [Write] [0x40063d00] [0]
  2] T [Write] [0x40063cc0] [0]
  3] T [Write] [0x400657c0] [0]
  4] T [Write] [0x40065800] [0]
  5] T [Write] [0x40064c00] [0]
  6] T [Write] [0x40064bc0] [0]
  7] T [Write] [0x40064600] [0]
  8] T [Write] [0x400645c0] [0]
  9] T [Write] [0x40064300] [0]
  10] T [Write] [0x400642c0] [0]
  11] T [Write] [0x4005c100] [0]
  12] T [Write] [0x40064900] [0]
  13] T [Write] [0x400648c0] [0]
  14] T [Write] [0x40065200] [0]
  15] T [Write] [0x400651c0] [0]
  16] T [Write] [0x40064f00] [0]
  17] T [Write] [0x40064ec0] [0]
  18] T [Write] [0x40065500] [0]
  19] T [Write] [0x400654c0] [0]
  20] T [Write] [0x40066fc0] [0]
  21] T [Write] [0x40067000] [0]
  22] T [Write] [0x40066400] [0]
  23] T [Write] [0x400663c0] [0]
  24] T [Write] [0x40065e00] [0]
  25] T [Write] [0x40065dc0] [0]
  26] T [Write] [0x40065b00] [0]
  27] T [Write] [0x40065ac0] [0]
  28] T [Write] [0x4005c140] [0]
  29] T [Write] [0x40066100] [0]
  30] T [Write] [0x400660c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    5]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    6]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    7]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    8]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    9]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    10]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    11]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    12]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    13]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    14]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    15]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    16]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    17]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    18]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    19]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    20]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    21]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    22]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    23]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    24]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    25]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    26]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    27]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    28]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    29]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    30]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    31]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [754] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062500] r[0] b[4] row[8195] col[18]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400615c0] r[0] b[7] row[8195] col[10] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400621c0] r[0] b[7] row[8195] col[16] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400636c0] [0]
  1] T [Write] [0x40063d00] [0]
  2] T [Write] [0x40063cc0] [0]
  3] T [Write] [0x400657c0] [0]
  4] T [Write] [0x40065800] [0]
  5] T [Write] [0x40064c00] [0]
  6] T [Write] [0x40064bc0] [0]
  7] T [Write] [0x40064600] [0]
  8] T [Write] [0x400645c0] [0]
  9] T [Write] [0x40064300] [0]
  10] T [Write] [0x400642c0] [0]
  11] T [Write] [0x4005c100] [0]
  12] T [Write] [0x40064900] [0]
  13] T [Write] [0x400648c0] [0]
  14] T [Write] [0x40065200] [0]
  15] T [Write] [0x400651c0] [0]
  16] T [Write] [0x40064f00] [0]
  17] T [Write] [0x40064ec0] [0]
  18] T [Write] [0x40065500] [0]
  19] T [Write] [0x400654c0] [0]
  20] T [Write] [0x40066fc0] [0]
  21] T [Write] [0x40067000] [0]
  22] T [Write] [0x40066400] [0]
  23] T [Write] [0x400663c0] [0]
  24] T [Write] [0x40065e00] [0]
  25] T [Write] [0x40065dc0] [0]
  26] T [Write] [0x40065b00] [0]
  27] T [Write] [0x40065ac0] [0]
  28] T [Write] [0x4005c140] [0]
  29] T [Write] [0x40066100] [0]
  30] T [Write] [0x400660c0] [0]
  31] T [Write] [0x40066a00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    5]BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
    6]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    7]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    8]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    9]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    10]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    11]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    12]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    13]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    14]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    15]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    16]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    17]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    18]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    19]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    20]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    21]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    22]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    23]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    24]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    25]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    26]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    27]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    28]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    29]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    30]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    31]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [755] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
== New Transaction - Mapping Address [0x400636c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 27
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063d00] [0]
  1] T [Write] [0x40063cc0] [0]
  2] T [Write] [0x400657c0] [0]
  3] T [Write] [0x40065800] [0]
  4] T [Write] [0x40064c00] [0]
  5] T [Write] [0x40064bc0] [0]
  6] T [Write] [0x40064600] [0]
  7] T [Write] [0x400645c0] [0]
  8] T [Write] [0x40064300] [0]
  9] T [Write] [0x400642c0] [0]
  10] T [Write] [0x4005c100] [0]
  11] T [Write] [0x40064900] [0]
  12] T [Write] [0x400648c0] [0]
  13] T [Write] [0x40065200] [0]
  14] T [Write] [0x400651c0] [0]
  15] T [Write] [0x40064f00] [0]
  16] T [Write] [0x40064ec0] [0]
  17] T [Write] [0x40065500] [0]
  18] T [Write] [0x400654c0] [0]
  19] T [Write] [0x40066fc0] [0]
  20] T [Write] [0x40067000] [0]
  21] T [Write] [0x40066400] [0]
  22] T [Write] [0x400663c0] [0]
  23] T [Write] [0x40065e00] [0]
  24] T [Write] [0x40065dc0] [0]
  25] T [Write] [0x40065b00] [0]
  26] T [Write] [0x40065ac0] [0]
  27] T [Write] [0x4005c140] [0]
  28] T [Write] [0x40066100] [0]
  29] T [Write] [0x400660c0] [0]
  30] T [Write] [0x40066a00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    5]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    6]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    7]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    8]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    9]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    10]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    11]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    12]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    13]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    14]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    15]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    16]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    17]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    18]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    19]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    20]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    21]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    22]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    23]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    24]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    25]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    26]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    27]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    28]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    29]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    30]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    31]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [756] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063fc0] r[0] b[7] row[8195] col[31]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400621c0] r[0] b[7] row[8195] col[16] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062500] r[0] b[4] row[8195] col[18] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063d00] [0]
  1] T [Write] [0x40063cc0] [0]
  2] T [Write] [0x400657c0] [0]
  3] T [Write] [0x40065800] [0]
  4] T [Write] [0x40064c00] [0]
  5] T [Write] [0x40064bc0] [0]
  6] T [Write] [0x40064600] [0]
  7] T [Write] [0x400645c0] [0]
  8] T [Write] [0x40064300] [0]
  9] T [Write] [0x400642c0] [0]
  10] T [Write] [0x4005c100] [0]
  11] T [Write] [0x40064900] [0]
  12] T [Write] [0x400648c0] [0]
  13] T [Write] [0x40065200] [0]
  14] T [Write] [0x400651c0] [0]
  15] T [Write] [0x40064f00] [0]
  16] T [Write] [0x40064ec0] [0]
  17] T [Write] [0x40065500] [0]
  18] T [Write] [0x400654c0] [0]
  19] T [Write] [0x40066fc0] [0]
  20] T [Write] [0x40067000] [0]
  21] T [Write] [0x40066400] [0]
  22] T [Write] [0x400663c0] [0]
  23] T [Write] [0x40065e00] [0]
  24] T [Write] [0x40065dc0] [0]
  25] T [Write] [0x40065b00] [0]
  26] T [Write] [0x40065ac0] [0]
  27] T [Write] [0x4005c140] [0]
  28] T [Write] [0x40066100] [0]
  29] T [Write] [0x400660c0] [0]
  30] T [Write] [0x40066a00] [0]
  31] T [Write] [0x400669c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x40064000] r[0] b[0] row[8195] col[32]
    5]BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
    6]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    7]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    8]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    9]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    10]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    11]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    12]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    13]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    14]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    15]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    16]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    17]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    18]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    19]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    20]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    21]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    22]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    23]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    24]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    25]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    26]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    27]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    28]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    29]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    30]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    31]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [757] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
== New Transaction - Mapping Address [0x40063d00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 30
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063cc0] [0]
  1] T [Write] [0x400657c0] [0]
  2] T [Write] [0x40065800] [0]
  3] T [Write] [0x40064c00] [0]
  4] T [Write] [0x40064bc0] [0]
  5] T [Write] [0x40064600] [0]
  6] T [Write] [0x400645c0] [0]
  7] T [Write] [0x40064300] [0]
  8] T [Write] [0x400642c0] [0]
  9] T [Write] [0x4005c100] [0]
  10] T [Write] [0x40064900] [0]
  11] T [Write] [0x400648c0] [0]
  12] T [Write] [0x40065200] [0]
  13] T [Write] [0x400651c0] [0]
  14] T [Write] [0x40064f00] [0]
  15] T [Write] [0x40064ec0] [0]
  16] T [Write] [0x40065500] [0]
  17] T [Write] [0x400654c0] [0]
  18] T [Write] [0x40066fc0] [0]
  19] T [Write] [0x40067000] [0]
  20] T [Write] [0x40066400] [0]
  21] T [Write] [0x400663c0] [0]
  22] T [Write] [0x40065e00] [0]
  23] T [Write] [0x40065dc0] [0]
  24] T [Write] [0x40065b00] [0]
  25] T [Write] [0x40065ac0] [0]
  26] T [Write] [0x4005c140] [0]
  27] T [Write] [0x40066100] [0]
  28] T [Write] [0x400660c0] [0]
  29] T [Write] [0x40066a00] [0]
  30] T [Write] [0x400669c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    5]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    6]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    7]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    8]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    9]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    10]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    11]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    12]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    13]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    14]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    15]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    16]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    17]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    18]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    19]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    20]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    21]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    22]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    23]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    24]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    25]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    26]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    27]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    28]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    29]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    30]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    31]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [758] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064000] r[0] b[0] row[8195] col[32]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062500] r[0] b[4] row[8195] col[18] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063fc0] r[0] b[7] row[8195] col[31] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40063cc0] [0]
  1] T [Write] [0x400657c0] [0]
  2] T [Write] [0x40065800] [0]
  3] T [Write] [0x40064c00] [0]
  4] T [Write] [0x40064bc0] [0]
  5] T [Write] [0x40064600] [0]
  6] T [Write] [0x400645c0] [0]
  7] T [Write] [0x40064300] [0]
  8] T [Write] [0x400642c0] [0]
  9] T [Write] [0x4005c100] [0]
  10] T [Write] [0x40064900] [0]
  11] T [Write] [0x400648c0] [0]
  12] T [Write] [0x40065200] [0]
  13] T [Write] [0x400651c0] [0]
  14] T [Write] [0x40064f00] [0]
  15] T [Write] [0x40064ec0] [0]
  16] T [Write] [0x40065500] [0]
  17] T [Write] [0x400654c0] [0]
  18] T [Write] [0x40066fc0] [0]
  19] T [Write] [0x40067000] [0]
  20] T [Write] [0x40066400] [0]
  21] T [Write] [0x400663c0] [0]
  22] T [Write] [0x40065e00] [0]
  23] T [Write] [0x40065dc0] [0]
  24] T [Write] [0x40065b00] [0]
  25] T [Write] [0x40065ac0] [0]
  26] T [Write] [0x4005c140] [0]
  27] T [Write] [0x40066100] [0]
  28] T [Write] [0x400660c0] [0]
  29] T [Write] [0x40066a00] [0]
  30] T [Write] [0x400669c0] [0]
  31] T [Write] [0x40066700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x40063400] r[0] b[0] row[8195] col[26]
    5]BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
    6]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    7]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    8]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    9]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    10]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    11]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    12]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    13]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    14]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    15]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    16]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    17]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    18]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    19]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    20]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    21]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    22]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    23]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    24]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    25]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    26]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    27]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    28]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    29]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    30]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    31]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [759] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
== New Transaction - Mapping Address [0x40063cc0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 30
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400657c0] [0]
  1] T [Write] [0x40065800] [0]
  2] T [Write] [0x40064c00] [0]
  3] T [Write] [0x40064bc0] [0]
  4] T [Write] [0x40064600] [0]
  5] T [Write] [0x400645c0] [0]
  6] T [Write] [0x40064300] [0]
  7] T [Write] [0x400642c0] [0]
  8] T [Write] [0x4005c100] [0]
  9] T [Write] [0x40064900] [0]
  10] T [Write] [0x400648c0] [0]
  11] T [Write] [0x40065200] [0]
  12] T [Write] [0x400651c0] [0]
  13] T [Write] [0x40064f00] [0]
  14] T [Write] [0x40064ec0] [0]
  15] T [Write] [0x40065500] [0]
  16] T [Write] [0x400654c0] [0]
  17] T [Write] [0x40066fc0] [0]
  18] T [Write] [0x40067000] [0]
  19] T [Write] [0x40066400] [0]
  20] T [Write] [0x400663c0] [0]
  21] T [Write] [0x40065e00] [0]
  22] T [Write] [0x40065dc0] [0]
  23] T [Write] [0x40065b00] [0]
  24] T [Write] [0x40065ac0] [0]
  25] T [Write] [0x4005c140] [0]
  26] T [Write] [0x40066100] [0]
  27] T [Write] [0x400660c0] [0]
  28] T [Write] [0x40066a00] [0]
  29] T [Write] [0x400669c0] [0]
  30] T [Write] [0x40066700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    2]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    4]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    5]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    6]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    7]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    8]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    9]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    10]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    11]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    12]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    13]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    14]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    15]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    16]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    17]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    18]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    19]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    20]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    21]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    22]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    23]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    24]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    25]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    26]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    27]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    28]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    29]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    30]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    31]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [760] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063400] r[0] b[0] row[8195] col[26]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063fc0] r[0] b[7] row[8195] col[31] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064000] r[0] b[0] row[8195] col[32] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400657c0] [0]
  1] T [Write] [0x40065800] [0]
  2] T [Write] [0x40064c00] [0]
  3] T [Write] [0x40064bc0] [0]
  4] T [Write] [0x40064600] [0]
  5] T [Write] [0x400645c0] [0]
  6] T [Write] [0x40064300] [0]
  7] T [Write] [0x400642c0] [0]
  8] T [Write] [0x4005c100] [0]
  9] T [Write] [0x40064900] [0]
  10] T [Write] [0x400648c0] [0]
  11] T [Write] [0x40065200] [0]
  12] T [Write] [0x400651c0] [0]
  13] T [Write] [0x40064f00] [0]
  14] T [Write] [0x40064ec0] [0]
  15] T [Write] [0x40065500] [0]
  16] T [Write] [0x400654c0] [0]
  17] T [Write] [0x40066fc0] [0]
  18] T [Write] [0x40067000] [0]
  19] T [Write] [0x40066400] [0]
  20] T [Write] [0x400663c0] [0]
  21] T [Write] [0x40065e00] [0]
  22] T [Write] [0x40065dc0] [0]
  23] T [Write] [0x40065b00] [0]
  24] T [Write] [0x40065ac0] [0]
  25] T [Write] [0x4005c140] [0]
  26] T [Write] [0x40066100] [0]
  27] T [Write] [0x400660c0] [0]
  28] T [Write] [0x40066a00] [0]
  29] T [Write] [0x400669c0] [0]
  30] T [Write] [0x40066700] [0]
  31] T [Write] [0x400666c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [ACT] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    4]BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
    5]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    6]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    7]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    8]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    9]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    10]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    11]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    12]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    13]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    14]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    15]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    16]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    17]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    18]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    19]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    20]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    21]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    22]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    23]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    24]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    25]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    26]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    27]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    28]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    29]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    30]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [761] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
== New Transaction - Mapping Address [0x400657c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 43
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065800] [0]
  1] T [Write] [0x40064c00] [0]
  2] T [Write] [0x40064bc0] [0]
  3] T [Write] [0x40064600] [0]
  4] T [Write] [0x400645c0] [0]
  5] T [Write] [0x40064300] [0]
  6] T [Write] [0x400642c0] [0]
  7] T [Write] [0x4005c100] [0]
  8] T [Write] [0x40064900] [0]
  9] T [Write] [0x400648c0] [0]
  10] T [Write] [0x40065200] [0]
  11] T [Write] [0x400651c0] [0]
  12] T [Write] [0x40064f00] [0]
  13] T [Write] [0x40064ec0] [0]
  14] T [Write] [0x40065500] [0]
  15] T [Write] [0x400654c0] [0]
  16] T [Write] [0x40066fc0] [0]
  17] T [Write] [0x40067000] [0]
  18] T [Write] [0x40066400] [0]
  19] T [Write] [0x400663c0] [0]
  20] T [Write] [0x40065e00] [0]
  21] T [Write] [0x40065dc0] [0]
  22] T [Write] [0x40065b00] [0]
  23] T [Write] [0x40065ac0] [0]
  24] T [Write] [0x4005c140] [0]
  25] T [Write] [0x40066100] [0]
  26] T [Write] [0x400660c0] [0]
  27] T [Write] [0x40066a00] [0]
  28] T [Write] [0x400669c0] [0]
  29] T [Write] [0x40066700] [0]
  30] T [Write] [0x400666c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    4]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    5]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    6]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    7]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    8]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    9]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    10]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    11]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    12]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    13]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    14]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    15]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    16]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    17]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    18]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    19]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    20]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    21]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    22]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    23]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    24]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    25]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    26]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    27]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    28]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    29]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    30]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [762] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400633c0] r[0] b[7] row[8195] col[25]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064000] r[0] b[0] row[8195] col[32] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063400] r[0] b[0] row[8195] col[26] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065800] [0]
  1] T [Write] [0x40064c00] [0]
  2] T [Write] [0x40064bc0] [0]
  3] T [Write] [0x40064600] [0]
  4] T [Write] [0x400645c0] [0]
  5] T [Write] [0x40064300] [0]
  6] T [Write] [0x400642c0] [0]
  7] T [Write] [0x4005c100] [0]
  8] T [Write] [0x40064900] [0]
  9] T [Write] [0x400648c0] [0]
  10] T [Write] [0x40065200] [0]
  11] T [Write] [0x400651c0] [0]
  12] T [Write] [0x40064f00] [0]
  13] T [Write] [0x40064ec0] [0]
  14] T [Write] [0x40065500] [0]
  15] T [Write] [0x400654c0] [0]
  16] T [Write] [0x40066fc0] [0]
  17] T [Write] [0x40067000] [0]
  18] T [Write] [0x40066400] [0]
  19] T [Write] [0x400663c0] [0]
  20] T [Write] [0x40065e00] [0]
  21] T [Write] [0x40065dc0] [0]
  22] T [Write] [0x40065b00] [0]
  23] T [Write] [0x40065ac0] [0]
  24] T [Write] [0x4005c140] [0]
  25] T [Write] [0x40066100] [0]
  26] T [Write] [0x400660c0] [0]
  27] T [Write] [0x40066a00] [0]
  28] T [Write] [0x400669c0] [0]
  29] T [Write] [0x40066700] [0]
  30] T [Write] [0x400666c0] [0]
  31] T [Write] [0x40066d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [ACT] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    4]BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
    5]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    6]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    7]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    8]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    9]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    10]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    11]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    12]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    13]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    14]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    15]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    16]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    17]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    18]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    19]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    20]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    21]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    22]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    23]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    24]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    25]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    26]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    27]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    28]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    29]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    30]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [763] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
== New Transaction - Mapping Address [0x40065800] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 44
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064c00] [0]
  1] T [Write] [0x40064bc0] [0]
  2] T [Write] [0x40064600] [0]
  3] T [Write] [0x400645c0] [0]
  4] T [Write] [0x40064300] [0]
  5] T [Write] [0x400642c0] [0]
  6] T [Write] [0x4005c100] [0]
  7] T [Write] [0x40064900] [0]
  8] T [Write] [0x400648c0] [0]
  9] T [Write] [0x40065200] [0]
  10] T [Write] [0x400651c0] [0]
  11] T [Write] [0x40064f00] [0]
  12] T [Write] [0x40064ec0] [0]
  13] T [Write] [0x40065500] [0]
  14] T [Write] [0x400654c0] [0]
  15] T [Write] [0x40066fc0] [0]
  16] T [Write] [0x40067000] [0]
  17] T [Write] [0x40066400] [0]
  18] T [Write] [0x400663c0] [0]
  19] T [Write] [0x40065e00] [0]
  20] T [Write] [0x40065dc0] [0]
  21] T [Write] [0x40065b00] [0]
  22] T [Write] [0x40065ac0] [0]
  23] T [Write] [0x4005c140] [0]
  24] T [Write] [0x40066100] [0]
  25] T [Write] [0x400660c0] [0]
  26] T [Write] [0x40066a00] [0]
  27] T [Write] [0x400669c0] [0]
  28] T [Write] [0x40066700] [0]
  29] T [Write] [0x400666c0] [0]
  30] T [Write] [0x40066d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    4]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    5]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    6]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    7]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    8]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    9]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    10]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    11]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    12]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    13]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    14]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    15]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    16]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    17]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    18]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    19]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    20]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    21]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    22]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    23]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    24]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    25]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    26]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    27]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    28]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    29]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    30]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [764] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062e00] r[0] b[0] row[8195] col[23]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063400] r[0] b[0] row[8195] col[26] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400633c0] r[0] b[7] row[8195] col[25] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064c00] [0]
  1] T [Write] [0x40064bc0] [0]
  2] T [Write] [0x40064600] [0]
  3] T [Write] [0x400645c0] [0]
  4] T [Write] [0x40064300] [0]
  5] T [Write] [0x400642c0] [0]
  6] T [Write] [0x4005c100] [0]
  7] T [Write] [0x40064900] [0]
  8] T [Write] [0x400648c0] [0]
  9] T [Write] [0x40065200] [0]
  10] T [Write] [0x400651c0] [0]
  11] T [Write] [0x40064f00] [0]
  12] T [Write] [0x40064ec0] [0]
  13] T [Write] [0x40065500] [0]
  14] T [Write] [0x400654c0] [0]
  15] T [Write] [0x40066fc0] [0]
  16] T [Write] [0x40067000] [0]
  17] T [Write] [0x40066400] [0]
  18] T [Write] [0x400663c0] [0]
  19] T [Write] [0x40065e00] [0]
  20] T [Write] [0x40065dc0] [0]
  21] T [Write] [0x40065b00] [0]
  22] T [Write] [0x40065ac0] [0]
  23] T [Write] [0x4005c140] [0]
  24] T [Write] [0x40066100] [0]
  25] T [Write] [0x400660c0] [0]
  26] T [Write] [0x40066a00] [0]
  27] T [Write] [0x400669c0] [0]
  28] T [Write] [0x40066700] [0]
  29] T [Write] [0x400666c0] [0]
  30] T [Write] [0x40066d00] [0]
  31] T [Write] [0x40066cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
    1]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    3]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    4]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    5]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    6]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    7]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    8]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    9]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    10]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    11]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    12]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    13]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    14]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    15]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    16]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    17]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    18]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    19]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    20]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    21]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    22]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    23]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    24]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    25]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    26]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    27]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    28]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    29]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    30]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [765] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
== New Transaction - Mapping Address [0x40064c00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 38
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064bc0] [0]
  1] T [Write] [0x40064600] [0]
  2] T [Write] [0x400645c0] [0]
  3] T [Write] [0x40064300] [0]
  4] T [Write] [0x400642c0] [0]
  5] T [Write] [0x4005c100] [0]
  6] T [Write] [0x40064900] [0]
  7] T [Write] [0x400648c0] [0]
  8] T [Write] [0x40065200] [0]
  9] T [Write] [0x400651c0] [0]
  10] T [Write] [0x40064f00] [0]
  11] T [Write] [0x40064ec0] [0]
  12] T [Write] [0x40065500] [0]
  13] T [Write] [0x400654c0] [0]
  14] T [Write] [0x40066fc0] [0]
  15] T [Write] [0x40067000] [0]
  16] T [Write] [0x40066400] [0]
  17] T [Write] [0x400663c0] [0]
  18] T [Write] [0x40065e00] [0]
  19] T [Write] [0x40065dc0] [0]
  20] T [Write] [0x40065b00] [0]
  21] T [Write] [0x40065ac0] [0]
  22] T [Write] [0x4005c140] [0]
  23] T [Write] [0x40066100] [0]
  24] T [Write] [0x400660c0] [0]
  25] T [Write] [0x40066a00] [0]
  26] T [Write] [0x400669c0] [0]
  27] T [Write] [0x40066700] [0]
  28] T [Write] [0x400666c0] [0]
  29] T [Write] [0x40066d00] [0]
  30] T [Write] [0x40066cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    1]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    3]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    4]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    5]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    6]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    7]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    8]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    9]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    10]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    11]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    12]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    13]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    14]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    15]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    16]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    17]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    18]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    19]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    20]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    21]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    22]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    23]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    24]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    25]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    26]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    27]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    28]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    29]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    30]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    31]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [766] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40061ec0] r[0] b[3] row[8195] col[15]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400633c0] r[0] b[7] row[8195] col[25] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062e00] r[0] b[0] row[8195] col[23] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064bc0] [0]
  1] T [Write] [0x40064600] [0]
  2] T [Write] [0x400645c0] [0]
  3] T [Write] [0x40064300] [0]
  4] T [Write] [0x400642c0] [0]
  5] T [Write] [0x4005c100] [0]
  6] T [Write] [0x40064900] [0]
  7] T [Write] [0x400648c0] [0]
  8] T [Write] [0x40065200] [0]
  9] T [Write] [0x400651c0] [0]
  10] T [Write] [0x40064f00] [0]
  11] T [Write] [0x40064ec0] [0]
  12] T [Write] [0x40065500] [0]
  13] T [Write] [0x400654c0] [0]
  14] T [Write] [0x40066fc0] [0]
  15] T [Write] [0x40067000] [0]
  16] T [Write] [0x40066400] [0]
  17] T [Write] [0x400663c0] [0]
  18] T [Write] [0x40065e00] [0]
  19] T [Write] [0x40065dc0] [0]
  20] T [Write] [0x40065b00] [0]
  21] T [Write] [0x40065ac0] [0]
  22] T [Write] [0x4005c140] [0]
  23] T [Write] [0x40066100] [0]
  24] T [Write] [0x400660c0] [0]
  25] T [Write] [0x40066a00] [0]
  26] T [Write] [0x400669c0] [0]
  27] T [Write] [0x40066700] [0]
  28] T [Write] [0x400666c0] [0]
  29] T [Write] [0x40066d00] [0]
  30] T [Write] [0x40066cc0] [0]
  31] T [Write] [0x400687c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    1]BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
    2]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    3]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    4]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    5]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    6]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    7]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    8]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    9]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    10]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    11]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    12]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    13]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    14]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    15]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    16]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    17]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    18]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    19]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    20]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    21]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    22]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    23]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    24]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    25]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    26]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    27]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    28]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    29]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    30]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    31]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [767] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
== New Transaction - Mapping Address [0x40064bc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 37
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064600] [0]
  1] T [Write] [0x400645c0] [0]
  2] T [Write] [0x40064300] [0]
  3] T [Write] [0x400642c0] [0]
  4] T [Write] [0x4005c100] [0]
  5] T [Write] [0x40064900] [0]
  6] T [Write] [0x400648c0] [0]
  7] T [Write] [0x40065200] [0]
  8] T [Write] [0x400651c0] [0]
  9] T [Write] [0x40064f00] [0]
  10] T [Write] [0x40064ec0] [0]
  11] T [Write] [0x40065500] [0]
  12] T [Write] [0x400654c0] [0]
  13] T [Write] [0x40066fc0] [0]
  14] T [Write] [0x40067000] [0]
  15] T [Write] [0x40066400] [0]
  16] T [Write] [0x400663c0] [0]
  17] T [Write] [0x40065e00] [0]
  18] T [Write] [0x40065dc0] [0]
  19] T [Write] [0x40065b00] [0]
  20] T [Write] [0x40065ac0] [0]
  21] T [Write] [0x4005c140] [0]
  22] T [Write] [0x40066100] [0]
  23] T [Write] [0x400660c0] [0]
  24] T [Write] [0x40066a00] [0]
  25] T [Write] [0x400669c0] [0]
  26] T [Write] [0x40066700] [0]
  27] T [Write] [0x400666c0] [0]
  28] T [Write] [0x40066d00] [0]
  29] T [Write] [0x40066cc0] [0]
  30] T [Write] [0x400687c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    1]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    2]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    3]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    4]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    5]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    6]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    7]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    8]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    9]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    10]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    11]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    12]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    13]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    14]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    15]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    16]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    17]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    18]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    19]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    20]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    21]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    22]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    23]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    24]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    25]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    26]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    27]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    28]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    29]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    30]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    31]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [768] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400624c0] r[0] b[3] row[8195] col[18]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062e00] r[0] b[0] row[8195] col[23] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40061ec0] r[0] b[3] row[8195] col[15] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064600] [0]
  1] T [Write] [0x400645c0] [0]
  2] T [Write] [0x40064300] [0]
  3] T [Write] [0x400642c0] [0]
  4] T [Write] [0x4005c100] [0]
  5] T [Write] [0x40064900] [0]
  6] T [Write] [0x400648c0] [0]
  7] T [Write] [0x40065200] [0]
  8] T [Write] [0x400651c0] [0]
  9] T [Write] [0x40064f00] [0]
  10] T [Write] [0x40064ec0] [0]
  11] T [Write] [0x40065500] [0]
  12] T [Write] [0x400654c0] [0]
  13] T [Write] [0x40066fc0] [0]
  14] T [Write] [0x40067000] [0]
  15] T [Write] [0x40066400] [0]
  16] T [Write] [0x400663c0] [0]
  17] T [Write] [0x40065e00] [0]
  18] T [Write] [0x40065dc0] [0]
  19] T [Write] [0x40065b00] [0]
  20] T [Write] [0x40065ac0] [0]
  21] T [Write] [0x4005c140] [0]
  22] T [Write] [0x40066100] [0]
  23] T [Write] [0x400660c0] [0]
  24] T [Write] [0x40066a00] [0]
  25] T [Write] [0x400669c0] [0]
  26] T [Write] [0x40066700] [0]
  27] T [Write] [0x400666c0] [0]
  28] T [Write] [0x40066d00] [0]
  29] T [Write] [0x40066cc0] [0]
  30] T [Write] [0x400687c0] [0]
  31] T [Write] [0x40068800] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    1]BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
    2]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    3]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    4]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    5]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    6]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    7]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    8]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    9]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    10]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    11]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    12]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    13]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    14]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    15]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    16]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    17]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    18]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    19]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    20]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    21]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    22]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    23]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    24]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    25]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    26]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    27]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    28]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    29]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    30]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    31]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [769] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
== New Transaction - Mapping Address [0x40064600] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 35
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400645c0] [0]
  1] T [Write] [0x40064300] [0]
  2] T [Write] [0x400642c0] [0]
  3] T [Write] [0x4005c100] [0]
  4] T [Write] [0x40064900] [0]
  5] T [Write] [0x400648c0] [0]
  6] T [Write] [0x40065200] [0]
  7] T [Write] [0x400651c0] [0]
  8] T [Write] [0x40064f00] [0]
  9] T [Write] [0x40064ec0] [0]
  10] T [Write] [0x40065500] [0]
  11] T [Write] [0x400654c0] [0]
  12] T [Write] [0x40066fc0] [0]
  13] T [Write] [0x40067000] [0]
  14] T [Write] [0x40066400] [0]
  15] T [Write] [0x400663c0] [0]
  16] T [Write] [0x40065e00] [0]
  17] T [Write] [0x40065dc0] [0]
  18] T [Write] [0x40065b00] [0]
  19] T [Write] [0x40065ac0] [0]
  20] T [Write] [0x4005c140] [0]
  21] T [Write] [0x40066100] [0]
  22] T [Write] [0x400660c0] [0]
  23] T [Write] [0x40066a00] [0]
  24] T [Write] [0x400669c0] [0]
  25] T [Write] [0x40066700] [0]
  26] T [Write] [0x400666c0] [0]
  27] T [Write] [0x40066d00] [0]
  28] T [Write] [0x40066cc0] [0]
  29] T [Write] [0x400687c0] [0]
  30] T [Write] [0x40068800] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    1]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    2]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    3]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    4]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    6]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    7]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    8]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    9]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    10]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    11]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    12]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    13]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    14]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    15]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    16]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    17]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    18]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    19]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    20]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    21]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    22]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    23]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    24]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    25]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    26]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    27]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    28]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    29]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    30]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    31]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [770] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062dc0] r[0] b[7] row[8195] col[22]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40061ec0] r[0] b[3] row[8195] col[15] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400624c0] r[0] b[3] row[8195] col[18] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400645c0] [0]
  1] T [Write] [0x40064300] [0]
  2] T [Write] [0x400642c0] [0]
  3] T [Write] [0x4005c100] [0]
  4] T [Write] [0x40064900] [0]
  5] T [Write] [0x400648c0] [0]
  6] T [Write] [0x40065200] [0]
  7] T [Write] [0x400651c0] [0]
  8] T [Write] [0x40064f00] [0]
  9] T [Write] [0x40064ec0] [0]
  10] T [Write] [0x40065500] [0]
  11] T [Write] [0x400654c0] [0]
  12] T [Write] [0x40066fc0] [0]
  13] T [Write] [0x40067000] [0]
  14] T [Write] [0x40066400] [0]
  15] T [Write] [0x400663c0] [0]
  16] T [Write] [0x40065e00] [0]
  17] T [Write] [0x40065dc0] [0]
  18] T [Write] [0x40065b00] [0]
  19] T [Write] [0x40065ac0] [0]
  20] T [Write] [0x4005c140] [0]
  21] T [Write] [0x40066100] [0]
  22] T [Write] [0x400660c0] [0]
  23] T [Write] [0x40066a00] [0]
  24] T [Write] [0x400669c0] [0]
  25] T [Write] [0x40066700] [0]
  26] T [Write] [0x400666c0] [0]
  27] T [Write] [0x40066d00] [0]
  28] T [Write] [0x40066cc0] [0]
  29] T [Write] [0x400687c0] [0]
  30] T [Write] [0x40068800] [0]
  31] T [Write] [0x40067c00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    1]BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
    2]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    3]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    4]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    6]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    7]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    8]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    9]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    10]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    11]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    12]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    13]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    14]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    15]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    16]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    17]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    18]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    19]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    20]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    21]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    22]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    23]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    24]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    25]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    26]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    27]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    28]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    29]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    30]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    31]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [771] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
== New Transaction - Mapping Address [0x400645c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 34
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064300] [0]
  1] T [Write] [0x400642c0] [0]
  2] T [Write] [0x4005c100] [0]
  3] T [Write] [0x40064900] [0]
  4] T [Write] [0x400648c0] [0]
  5] T [Write] [0x40065200] [0]
  6] T [Write] [0x400651c0] [0]
  7] T [Write] [0x40064f00] [0]
  8] T [Write] [0x40064ec0] [0]
  9] T [Write] [0x40065500] [0]
  10] T [Write] [0x400654c0] [0]
  11] T [Write] [0x40066fc0] [0]
  12] T [Write] [0x40067000] [0]
  13] T [Write] [0x40066400] [0]
  14] T [Write] [0x400663c0] [0]
  15] T [Write] [0x40065e00] [0]
  16] T [Write] [0x40065dc0] [0]
  17] T [Write] [0x40065b00] [0]
  18] T [Write] [0x40065ac0] [0]
  19] T [Write] [0x4005c140] [0]
  20] T [Write] [0x40066100] [0]
  21] T [Write] [0x400660c0] [0]
  22] T [Write] [0x40066a00] [0]
  23] T [Write] [0x400669c0] [0]
  24] T [Write] [0x40066700] [0]
  25] T [Write] [0x400666c0] [0]
  26] T [Write] [0x40066d00] [0]
  27] T [Write] [0x40066cc0] [0]
  28] T [Write] [0x400687c0] [0]
  29] T [Write] [0x40068800] [0]
  30] T [Write] [0x40067c00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    1]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    2]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    3]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    4]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    5]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    6]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    7]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    8]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    9]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    10]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    11]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    12]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    13]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    14]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    15]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    16]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    17]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    18]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    19]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    20]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    21]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    22]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    23]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    24]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    25]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    26]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    27]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    28]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    29]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    30]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    31]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [772] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062b00] r[0] b[4] row[8195] col[21]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400624c0] r[0] b[3] row[8195] col[18] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062dc0] r[0] b[7] row[8195] col[22] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064300] [0]
  1] T [Write] [0x400642c0] [0]
  2] T [Write] [0x4005c100] [0]
  3] T [Write] [0x40064900] [0]
  4] T [Write] [0x400648c0] [0]
  5] T [Write] [0x40065200] [0]
  6] T [Write] [0x400651c0] [0]
  7] T [Write] [0x40064f00] [0]
  8] T [Write] [0x40064ec0] [0]
  9] T [Write] [0x40065500] [0]
  10] T [Write] [0x400654c0] [0]
  11] T [Write] [0x40066fc0] [0]
  12] T [Write] [0x40067000] [0]
  13] T [Write] [0x40066400] [0]
  14] T [Write] [0x400663c0] [0]
  15] T [Write] [0x40065e00] [0]
  16] T [Write] [0x40065dc0] [0]
  17] T [Write] [0x40065b00] [0]
  18] T [Write] [0x40065ac0] [0]
  19] T [Write] [0x4005c140] [0]
  20] T [Write] [0x40066100] [0]
  21] T [Write] [0x400660c0] [0]
  22] T [Write] [0x40066a00] [0]
  23] T [Write] [0x400669c0] [0]
  24] T [Write] [0x40066700] [0]
  25] T [Write] [0x400666c0] [0]
  26] T [Write] [0x40066d00] [0]
  27] T [Write] [0x40066cc0] [0]
  28] T [Write] [0x400687c0] [0]
  29] T [Write] [0x40068800] [0]
  30] T [Write] [0x40067c00] [0]
  31] T [Write] [0x40067bc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    1]BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
    2]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    3]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    4]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    5]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    6]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    7]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    8]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    9]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    10]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    11]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    12]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    13]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    14]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    15]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    16]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    17]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    18]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    19]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    20]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    21]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    22]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    23]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    24]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    25]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    26]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    27]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    28]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    29]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    30]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    31]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [773] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
== New Transaction - Mapping Address [0x40064300] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 33
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400642c0] [0]
  1] T [Write] [0x4005c100] [0]
  2] T [Write] [0x40064900] [0]
  3] T [Write] [0x400648c0] [0]
  4] T [Write] [0x40065200] [0]
  5] T [Write] [0x400651c0] [0]
  6] T [Write] [0x40064f00] [0]
  7] T [Write] [0x40064ec0] [0]
  8] T [Write] [0x40065500] [0]
  9] T [Write] [0x400654c0] [0]
  10] T [Write] [0x40066fc0] [0]
  11] T [Write] [0x40067000] [0]
  12] T [Write] [0x40066400] [0]
  13] T [Write] [0x400663c0] [0]
  14] T [Write] [0x40065e00] [0]
  15] T [Write] [0x40065dc0] [0]
  16] T [Write] [0x40065b00] [0]
  17] T [Write] [0x40065ac0] [0]
  18] T [Write] [0x4005c140] [0]
  19] T [Write] [0x40066100] [0]
  20] T [Write] [0x400660c0] [0]
  21] T [Write] [0x40066a00] [0]
  22] T [Write] [0x400669c0] [0]
  23] T [Write] [0x40066700] [0]
  24] T [Write] [0x400666c0] [0]
  25] T [Write] [0x40066d00] [0]
  26] T [Write] [0x40066cc0] [0]
  27] T [Write] [0x400687c0] [0]
  28] T [Write] [0x40068800] [0]
  29] T [Write] [0x40067c00] [0]
  30] T [Write] [0x40067bc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    3]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    4]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    5]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    6]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    7]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    8]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    9]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    10]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    11]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    12]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    13]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    14]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    15]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    16]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    17]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    18]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    19]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    20]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    21]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    22]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    23]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    24]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    25]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    26]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    27]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    28]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    29]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    30]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    31]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [774] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40062ac0] r[0] b[3] row[8195] col[21]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062dc0] r[0] b[7] row[8195] col[22] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062b00] r[0] b[4] row[8195] col[21] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400642c0] [0]
  1] T [Write] [0x4005c100] [0]
  2] T [Write] [0x40064900] [0]
  3] T [Write] [0x400648c0] [0]
  4] T [Write] [0x40065200] [0]
  5] T [Write] [0x400651c0] [0]
  6] T [Write] [0x40064f00] [0]
  7] T [Write] [0x40064ec0] [0]
  8] T [Write] [0x40065500] [0]
  9] T [Write] [0x400654c0] [0]
  10] T [Write] [0x40066fc0] [0]
  11] T [Write] [0x40067000] [0]
  12] T [Write] [0x40066400] [0]
  13] T [Write] [0x400663c0] [0]
  14] T [Write] [0x40065e00] [0]
  15] T [Write] [0x40065dc0] [0]
  16] T [Write] [0x40065b00] [0]
  17] T [Write] [0x40065ac0] [0]
  18] T [Write] [0x4005c140] [0]
  19] T [Write] [0x40066100] [0]
  20] T [Write] [0x400660c0] [0]
  21] T [Write] [0x40066a00] [0]
  22] T [Write] [0x400669c0] [0]
  23] T [Write] [0x40066700] [0]
  24] T [Write] [0x400666c0] [0]
  25] T [Write] [0x40066d00] [0]
  26] T [Write] [0x40066cc0] [0]
  27] T [Write] [0x400687c0] [0]
  28] T [Write] [0x40068800] [0]
  29] T [Write] [0x40067c00] [0]
  30] T [Write] [0x40067bc0] [0]
  31] T [Write] [0x40067600] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063100] r[0] b[4] row[8195] col[24]
    3]BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
    4]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    5]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    6]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    7]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    8]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    9]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    10]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    11]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    12]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    13]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    14]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    15]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    16]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    17]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    18]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    19]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    20]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    21]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    22]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    23]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    24]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    25]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    26]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    27]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    28]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    29]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    30]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    31]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [775] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
== New Transaction - Mapping Address [0x400642c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 33
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c100] [0]
  1] T [Write] [0x40064900] [0]
  2] T [Write] [0x400648c0] [0]
  3] T [Write] [0x40065200] [0]
  4] T [Write] [0x400651c0] [0]
  5] T [Write] [0x40064f00] [0]
  6] T [Write] [0x40064ec0] [0]
  7] T [Write] [0x40065500] [0]
  8] T [Write] [0x400654c0] [0]
  9] T [Write] [0x40066fc0] [0]
  10] T [Write] [0x40067000] [0]
  11] T [Write] [0x40066400] [0]
  12] T [Write] [0x400663c0] [0]
  13] T [Write] [0x40065e00] [0]
  14] T [Write] [0x40065dc0] [0]
  15] T [Write] [0x40065b00] [0]
  16] T [Write] [0x40065ac0] [0]
  17] T [Write] [0x4005c140] [0]
  18] T [Write] [0x40066100] [0]
  19] T [Write] [0x400660c0] [0]
  20] T [Write] [0x40066a00] [0]
  21] T [Write] [0x400669c0] [0]
  22] T [Write] [0x40066700] [0]
  23] T [Write] [0x400666c0] [0]
  24] T [Write] [0x40066d00] [0]
  25] T [Write] [0x40066cc0] [0]
  26] T [Write] [0x400687c0] [0]
  27] T [Write] [0x40068800] [0]
  28] T [Write] [0x40067c00] [0]
  29] T [Write] [0x40067bc0] [0]
  30] T [Write] [0x40067600] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    3]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    4]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    5]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    6]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    7]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    8]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    9]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    10]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    11]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    12]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    13]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    14]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    15]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    16]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    17]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    18]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    19]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    20]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    21]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    22]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    23]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    24]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    25]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    26]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    27]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    28]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    29]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    30]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    31]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [776] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063100] r[0] b[4] row[8195] col[24]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062b00] r[0] b[4] row[8195] col[21] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40062ac0] r[0] b[3] row[8195] col[21] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c100] [0]
  1] T [Write] [0x40064900] [0]
  2] T [Write] [0x400648c0] [0]
  3] T [Write] [0x40065200] [0]
  4] T [Write] [0x400651c0] [0]
  5] T [Write] [0x40064f00] [0]
  6] T [Write] [0x40064ec0] [0]
  7] T [Write] [0x40065500] [0]
  8] T [Write] [0x400654c0] [0]
  9] T [Write] [0x40066fc0] [0]
  10] T [Write] [0x40067000] [0]
  11] T [Write] [0x40066400] [0]
  12] T [Write] [0x400663c0] [0]
  13] T [Write] [0x40065e00] [0]
  14] T [Write] [0x40065dc0] [0]
  15] T [Write] [0x40065b00] [0]
  16] T [Write] [0x40065ac0] [0]
  17] T [Write] [0x4005c140] [0]
  18] T [Write] [0x40066100] [0]
  19] T [Write] [0x400660c0] [0]
  20] T [Write] [0x40066a00] [0]
  21] T [Write] [0x400669c0] [0]
  22] T [Write] [0x40066700] [0]
  23] T [Write] [0x400666c0] [0]
  24] T [Write] [0x40066d00] [0]
  25] T [Write] [0x40066cc0] [0]
  26] T [Write] [0x400687c0] [0]
  27] T [Write] [0x40068800] [0]
  28] T [Write] [0x40067c00] [0]
  29] T [Write] [0x40067bc0] [0]
  30] T [Write] [0x40067600] [0]
  31] T [Write] [0x400675c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    3]BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
    4]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    5]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    6]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    7]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    8]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    9]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    10]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    11]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    12]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    13]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    14]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    15]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    16]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    17]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    18]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    19]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    20]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    21]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    22]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    23]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    24]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    25]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    26]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    27]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    28]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    29]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    30]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    31]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [777] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
== New Transaction - Mapping Address [0x4005c100] (Write)
  Rank : 0
  Bank : 4
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064900] [0]
  1] T [Write] [0x400648c0] [0]
  2] T [Write] [0x40065200] [0]
  3] T [Write] [0x400651c0] [0]
  4] T [Write] [0x40064f00] [0]
  5] T [Write] [0x40064ec0] [0]
  6] T [Write] [0x40065500] [0]
  7] T [Write] [0x400654c0] [0]
  8] T [Write] [0x40066fc0] [0]
  9] T [Write] [0x40067000] [0]
  10] T [Write] [0x40066400] [0]
  11] T [Write] [0x400663c0] [0]
  12] T [Write] [0x40065e00] [0]
  13] T [Write] [0x40065dc0] [0]
  14] T [Write] [0x40065b00] [0]
  15] T [Write] [0x40065ac0] [0]
  16] T [Write] [0x4005c140] [0]
  17] T [Write] [0x40066100] [0]
  18] T [Write] [0x400660c0] [0]
  19] T [Write] [0x40066a00] [0]
  20] T [Write] [0x400669c0] [0]
  21] T [Write] [0x40066700] [0]
  22] T [Write] [0x400666c0] [0]
  23] T [Write] [0x40066d00] [0]
  24] T [Write] [0x40066cc0] [0]
  25] T [Write] [0x400687c0] [0]
  26] T [Write] [0x40068800] [0]
  27] T [Write] [0x40067c00] [0]
  28] T [Write] [0x40067bc0] [0]
  29] T [Write] [0x40067600] [0]
  30] T [Write] [0x400675c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    3]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    4]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    5]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    6]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    7]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    8]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    9]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    10]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    11]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    12]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    13]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    14]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    15]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    16]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    17]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    18]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    19]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    20]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    21]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    22]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    23]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    24]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    25]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    26]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    27]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    28]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    29]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    30]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [778] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400630c0] r[0] b[3] row[8195] col[24]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40062ac0] r[0] b[3] row[8195] col[21] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063100] r[0] b[4] row[8195] col[24] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064900] [0]
  1] T [Write] [0x400648c0] [0]
  2] T [Write] [0x40065200] [0]
  3] T [Write] [0x400651c0] [0]
  4] T [Write] [0x40064f00] [0]
  5] T [Write] [0x40064ec0] [0]
  6] T [Write] [0x40065500] [0]
  7] T [Write] [0x400654c0] [0]
  8] T [Write] [0x40066fc0] [0]
  9] T [Write] [0x40067000] [0]
  10] T [Write] [0x40066400] [0]
  11] T [Write] [0x400663c0] [0]
  12] T [Write] [0x40065e00] [0]
  13] T [Write] [0x40065dc0] [0]
  14] T [Write] [0x40065b00] [0]
  15] T [Write] [0x40065ac0] [0]
  16] T [Write] [0x4005c140] [0]
  17] T [Write] [0x40066100] [0]
  18] T [Write] [0x400660c0] [0]
  19] T [Write] [0x40066a00] [0]
  20] T [Write] [0x400669c0] [0]
  21] T [Write] [0x40066700] [0]
  22] T [Write] [0x400666c0] [0]
  23] T [Write] [0x40066d00] [0]
  24] T [Write] [0x40066cc0] [0]
  25] T [Write] [0x400687c0] [0]
  26] T [Write] [0x40068800] [0]
  27] T [Write] [0x40067c00] [0]
  28] T [Write] [0x40067bc0] [0]
  29] T [Write] [0x40067600] [0]
  30] T [Write] [0x400675c0] [0]
  31] T [Write] [0x40067300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    3]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    4]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    5]BP [ACT] pa[0x40063700] r[0] b[4] row[8195] col[27]
    6]BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
    7]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    8]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    9]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    10]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    11]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    12]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    13]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    14]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    15]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    16]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    17]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    18]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    19]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    20]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    21]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    22]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    23]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    24]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    25]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    26]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    27]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    28]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    29]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    30]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [779] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40063a00] r[0] b[0] row[8195] col[29]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
== New Transaction - Mapping Address [0x40064900] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 36
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400648c0] [0]
  1] T [Write] [0x40065200] [0]
  2] T [Write] [0x400651c0] [0]
  3] T [Write] [0x40064f00] [0]
  4] T [Write] [0x40064ec0] [0]
  5] T [Write] [0x40065500] [0]
  6] T [Write] [0x400654c0] [0]
  7] T [Write] [0x40066fc0] [0]
  8] T [Write] [0x40067000] [0]
  9] T [Write] [0x40066400] [0]
  10] T [Write] [0x400663c0] [0]
  11] T [Write] [0x40065e00] [0]
  12] T [Write] [0x40065dc0] [0]
  13] T [Write] [0x40065b00] [0]
  14] T [Write] [0x40065ac0] [0]
  15] T [Write] [0x4005c140] [0]
  16] T [Write] [0x40066100] [0]
  17] T [Write] [0x400660c0] [0]
  18] T [Write] [0x40066a00] [0]
  19] T [Write] [0x400669c0] [0]
  20] T [Write] [0x40066700] [0]
  21] T [Write] [0x400666c0] [0]
  22] T [Write] [0x40066d00] [0]
  23] T [Write] [0x40066cc0] [0]
  24] T [Write] [0x400687c0] [0]
  25] T [Write] [0x40068800] [0]
  26] T [Write] [0x40067c00] [0]
  27] T [Write] [0x40067bc0] [0]
  28] T [Write] [0x40067600] [0]
  29] T [Write] [0x400675c0] [0]
  30] T [Write] [0x40067300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    3]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    4]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    5]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    6]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    7]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    8]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    9]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    10]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    11]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    12]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    13]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    14]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    15]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    16]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    17]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    18]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    19]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    20]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    21]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    22]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    23]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    24]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    25]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    26]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    27]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    28]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    29]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    30]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [780] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063700] r[0] b[4] row[8195] col[27]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063100] r[0] b[4] row[8195] col[24] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400630c0] r[0] b[3] row[8195] col[24] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400648c0] [0]
  1] T [Write] [0x40065200] [0]
  2] T [Write] [0x400651c0] [0]
  3] T [Write] [0x40064f00] [0]
  4] T [Write] [0x40064ec0] [0]
  5] T [Write] [0x40065500] [0]
  6] T [Write] [0x400654c0] [0]
  7] T [Write] [0x40066fc0] [0]
  8] T [Write] [0x40067000] [0]
  9] T [Write] [0x40066400] [0]
  10] T [Write] [0x400663c0] [0]
  11] T [Write] [0x40065e00] [0]
  12] T [Write] [0x40065dc0] [0]
  13] T [Write] [0x40065b00] [0]
  14] T [Write] [0x40065ac0] [0]
  15] T [Write] [0x4005c140] [0]
  16] T [Write] [0x40066100] [0]
  17] T [Write] [0x400660c0] [0]
  18] T [Write] [0x40066a00] [0]
  19] T [Write] [0x400669c0] [0]
  20] T [Write] [0x40066700] [0]
  21] T [Write] [0x400666c0] [0]
  22] T [Write] [0x40066d00] [0]
  23] T [Write] [0x40066cc0] [0]
  24] T [Write] [0x400687c0] [0]
  25] T [Write] [0x40068800] [0]
  26] T [Write] [0x40067c00] [0]
  27] T [Write] [0x40067bc0] [0]
  28] T [Write] [0x40067600] [0]
  29] T [Write] [0x400675c0] [0]
  30] T [Write] [0x40067300] [0]
  31] T [Write] [0x400672c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    3]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    4]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    5]BP [ACT] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    6]BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
    7]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    8]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    9]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    10]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    11]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    12]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    13]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    14]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    15]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    16]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    17]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    18]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    19]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    20]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    21]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    22]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    23]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    24]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    25]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    26]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    27]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    28]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    29]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    30]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [781] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
== New Transaction - Mapping Address [0x400648c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 36
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065200] [0]
  1] T [Write] [0x400651c0] [0]
  2] T [Write] [0x40064f00] [0]
  3] T [Write] [0x40064ec0] [0]
  4] T [Write] [0x40065500] [0]
  5] T [Write] [0x400654c0] [0]
  6] T [Write] [0x40066fc0] [0]
  7] T [Write] [0x40067000] [0]
  8] T [Write] [0x40066400] [0]
  9] T [Write] [0x400663c0] [0]
  10] T [Write] [0x40065e00] [0]
  11] T [Write] [0x40065dc0] [0]
  12] T [Write] [0x40065b00] [0]
  13] T [Write] [0x40065ac0] [0]
  14] T [Write] [0x4005c140] [0]
  15] T [Write] [0x40066100] [0]
  16] T [Write] [0x400660c0] [0]
  17] T [Write] [0x40066a00] [0]
  18] T [Write] [0x400669c0] [0]
  19] T [Write] [0x40066700] [0]
  20] T [Write] [0x400666c0] [0]
  21] T [Write] [0x40066d00] [0]
  22] T [Write] [0x40066cc0] [0]
  23] T [Write] [0x400687c0] [0]
  24] T [Write] [0x40068800] [0]
  25] T [Write] [0x40067c00] [0]
  26] T [Write] [0x40067bc0] [0]
  27] T [Write] [0x40067600] [0]
  28] T [Write] [0x400675c0] [0]
  29] T [Write] [0x40067300] [0]
  30] T [Write] [0x400672c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    3]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    4]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    5]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    6]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    7]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    8]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    9]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    10]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    11]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    12]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    13]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    14]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    15]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    16]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    17]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    18]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    19]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    20]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    21]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    22]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    23]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    24]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    25]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    26]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    27]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    28]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    29]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    30]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [782] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400636c0] r[0] b[3] row[8195] col[27]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400630c0] r[0] b[3] row[8195] col[24] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063700] r[0] b[4] row[8195] col[27] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065200] [0]
  1] T [Write] [0x400651c0] [0]
  2] T [Write] [0x40064f00] [0]
  3] T [Write] [0x40064ec0] [0]
  4] T [Write] [0x40065500] [0]
  5] T [Write] [0x400654c0] [0]
  6] T [Write] [0x40066fc0] [0]
  7] T [Write] [0x40067000] [0]
  8] T [Write] [0x40066400] [0]
  9] T [Write] [0x400663c0] [0]
  10] T [Write] [0x40065e00] [0]
  11] T [Write] [0x40065dc0] [0]
  12] T [Write] [0x40065b00] [0]
  13] T [Write] [0x40065ac0] [0]
  14] T [Write] [0x4005c140] [0]
  15] T [Write] [0x40066100] [0]
  16] T [Write] [0x400660c0] [0]
  17] T [Write] [0x40066a00] [0]
  18] T [Write] [0x400669c0] [0]
  19] T [Write] [0x40066700] [0]
  20] T [Write] [0x400666c0] [0]
  21] T [Write] [0x40066d00] [0]
  22] T [Write] [0x40066cc0] [0]
  23] T [Write] [0x400687c0] [0]
  24] T [Write] [0x40068800] [0]
  25] T [Write] [0x40067c00] [0]
  26] T [Write] [0x40067bc0] [0]
  27] T [Write] [0x40067600] [0]
  28] T [Write] [0x400675c0] [0]
  29] T [Write] [0x40067300] [0]
  30] T [Write] [0x400672c0] [0]
  31] T [Write] [0x4005c180] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
    3]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    4]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    5]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    6]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    7]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    8]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    9]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    10]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    11]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    12]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    13]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    14]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    15]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    16]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    17]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    18]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    19]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    20]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    21]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    22]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    23]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    24]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    25]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    26]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    27]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    28]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    29]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    30]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [783] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
== New Transaction - Mapping Address [0x40065200] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 41
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400651c0] [0]
  1] T [Write] [0x40064f00] [0]
  2] T [Write] [0x40064ec0] [0]
  3] T [Write] [0x40065500] [0]
  4] T [Write] [0x400654c0] [0]
  5] T [Write] [0x40066fc0] [0]
  6] T [Write] [0x40067000] [0]
  7] T [Write] [0x40066400] [0]
  8] T [Write] [0x400663c0] [0]
  9] T [Write] [0x40065e00] [0]
  10] T [Write] [0x40065dc0] [0]
  11] T [Write] [0x40065b00] [0]
  12] T [Write] [0x40065ac0] [0]
  13] T [Write] [0x4005c140] [0]
  14] T [Write] [0x40066100] [0]
  15] T [Write] [0x400660c0] [0]
  16] T [Write] [0x40066a00] [0]
  17] T [Write] [0x400669c0] [0]
  18] T [Write] [0x40066700] [0]
  19] T [Write] [0x400666c0] [0]
  20] T [Write] [0x40066d00] [0]
  21] T [Write] [0x40066cc0] [0]
  22] T [Write] [0x400687c0] [0]
  23] T [Write] [0x40068800] [0]
  24] T [Write] [0x40067c00] [0]
  25] T [Write] [0x40067bc0] [0]
  26] T [Write] [0x40067600] [0]
  27] T [Write] [0x400675c0] [0]
  28] T [Write] [0x40067300] [0]
  29] T [Write] [0x400672c0] [0]
  30] T [Write] [0x4005c180] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    3]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    4]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    5]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    6]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    7]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    8]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    9]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    10]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    11]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    12]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    13]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    14]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    15]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    16]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    17]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    18]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    19]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    20]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    21]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    22]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    23]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    24]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    25]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    26]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    27]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    28]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    29]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    30]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    31]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [784] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063a00] r[0] b[0] row[8195] col[29]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063700] r[0] b[4] row[8195] col[27] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400636c0] r[0] b[3] row[8195] col[27] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400651c0] [0]
  1] T [Write] [0x40064f00] [0]
  2] T [Write] [0x40064ec0] [0]
  3] T [Write] [0x40065500] [0]
  4] T [Write] [0x400654c0] [0]
  5] T [Write] [0x40066fc0] [0]
  6] T [Write] [0x40067000] [0]
  7] T [Write] [0x40066400] [0]
  8] T [Write] [0x400663c0] [0]
  9] T [Write] [0x40065e00] [0]
  10] T [Write] [0x40065dc0] [0]
  11] T [Write] [0x40065b00] [0]
  12] T [Write] [0x40065ac0] [0]
  13] T [Write] [0x4005c140] [0]
  14] T [Write] [0x40066100] [0]
  15] T [Write] [0x400660c0] [0]
  16] T [Write] [0x40066a00] [0]
  17] T [Write] [0x400669c0] [0]
  18] T [Write] [0x40066700] [0]
  19] T [Write] [0x400666c0] [0]
  20] T [Write] [0x40066d00] [0]
  21] T [Write] [0x40066cc0] [0]
  22] T [Write] [0x400687c0] [0]
  23] T [Write] [0x40068800] [0]
  24] T [Write] [0x40067c00] [0]
  25] T [Write] [0x40067bc0] [0]
  26] T [Write] [0x40067600] [0]
  27] T [Write] [0x400675c0] [0]
  28] T [Write] [0x40067300] [0]
  29] T [Write] [0x400672c0] [0]
  30] T [Write] [0x4005c180] [0]
  31] T [Write] [0x40067900] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    3]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    5]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    7]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    9]BP [ACT] pa[0x40065800] r[0] b[0] row[8195] col[44]
    10]BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
    11]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    12]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    13]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    14]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    15]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    16]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    17]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    18]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    19]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    20]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    21]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    22]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    23]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    24]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    25]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    26]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    27]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    28]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    29]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    30]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [785] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400639c0] r[0] b[7] row[8195] col[28]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
== New Transaction - Mapping Address [0x400651c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 40
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064f00] [0]
  1] T [Write] [0x40064ec0] [0]
  2] T [Write] [0x40065500] [0]
  3] T [Write] [0x400654c0] [0]
  4] T [Write] [0x40066fc0] [0]
  5] T [Write] [0x40067000] [0]
  6] T [Write] [0x40066400] [0]
  7] T [Write] [0x400663c0] [0]
  8] T [Write] [0x40065e00] [0]
  9] T [Write] [0x40065dc0] [0]
  10] T [Write] [0x40065b00] [0]
  11] T [Write] [0x40065ac0] [0]
  12] T [Write] [0x4005c140] [0]
  13] T [Write] [0x40066100] [0]
  14] T [Write] [0x400660c0] [0]
  15] T [Write] [0x40066a00] [0]
  16] T [Write] [0x400669c0] [0]
  17] T [Write] [0x40066700] [0]
  18] T [Write] [0x400666c0] [0]
  19] T [Write] [0x40066d00] [0]
  20] T [Write] [0x40066cc0] [0]
  21] T [Write] [0x400687c0] [0]
  22] T [Write] [0x40068800] [0]
  23] T [Write] [0x40067c00] [0]
  24] T [Write] [0x40067bc0] [0]
  25] T [Write] [0x40067600] [0]
  26] T [Write] [0x400675c0] [0]
  27] T [Write] [0x40067300] [0]
  28] T [Write] [0x400672c0] [0]
  29] T [Write] [0x4005c180] [0]
  30] T [Write] [0x40067900] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    3]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    5]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    7]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    9]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    10]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    11]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    12]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    13]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    14]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    15]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    16]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    17]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    18]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    19]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    20]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    21]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    22]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    23]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    24]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    25]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    26]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    27]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    28]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    29]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    30]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [786] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065800] r[0] b[0] row[8195] col[44]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400636c0] r[0] b[3] row[8195] col[27] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063a00] r[0] b[0] row[8195] col[29] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064f00] [0]
  1] T [Write] [0x40064ec0] [0]
  2] T [Write] [0x40065500] [0]
  3] T [Write] [0x400654c0] [0]
  4] T [Write] [0x40066fc0] [0]
  5] T [Write] [0x40067000] [0]
  6] T [Write] [0x40066400] [0]
  7] T [Write] [0x400663c0] [0]
  8] T [Write] [0x40065e00] [0]
  9] T [Write] [0x40065dc0] [0]
  10] T [Write] [0x40065b00] [0]
  11] T [Write] [0x40065ac0] [0]
  12] T [Write] [0x4005c140] [0]
  13] T [Write] [0x40066100] [0]
  14] T [Write] [0x400660c0] [0]
  15] T [Write] [0x40066a00] [0]
  16] T [Write] [0x400669c0] [0]
  17] T [Write] [0x40066700] [0]
  18] T [Write] [0x400666c0] [0]
  19] T [Write] [0x40066d00] [0]
  20] T [Write] [0x40066cc0] [0]
  21] T [Write] [0x400687c0] [0]
  22] T [Write] [0x40068800] [0]
  23] T [Write] [0x40067c00] [0]
  24] T [Write] [0x40067bc0] [0]
  25] T [Write] [0x40067600] [0]
  26] T [Write] [0x400675c0] [0]
  27] T [Write] [0x40067300] [0]
  28] T [Write] [0x400672c0] [0]
  29] T [Write] [0x4005c180] [0]
  30] T [Write] [0x40067900] [0]
  31] T [Write] [0x400678c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    3]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    5]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    7]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    9]BP [ACT] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    10]BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
    11]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    12]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    13]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    14]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    15]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    16]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    17]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    18]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    19]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    20]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    21]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    22]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    23]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    24]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    25]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    26]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    27]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    28]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    29]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    30]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [787] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
== New Transaction - Mapping Address [0x40064f00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 39
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064ec0] [0]
  1] T [Write] [0x40065500] [0]
  2] T [Write] [0x400654c0] [0]
  3] T [Write] [0x40066fc0] [0]
  4] T [Write] [0x40067000] [0]
  5] T [Write] [0x40066400] [0]
  6] T [Write] [0x400663c0] [0]
  7] T [Write] [0x40065e00] [0]
  8] T [Write] [0x40065dc0] [0]
  9] T [Write] [0x40065b00] [0]
  10] T [Write] [0x40065ac0] [0]
  11] T [Write] [0x4005c140] [0]
  12] T [Write] [0x40066100] [0]
  13] T [Write] [0x400660c0] [0]
  14] T [Write] [0x40066a00] [0]
  15] T [Write] [0x400669c0] [0]
  16] T [Write] [0x40066700] [0]
  17] T [Write] [0x400666c0] [0]
  18] T [Write] [0x40066d00] [0]
  19] T [Write] [0x40066cc0] [0]
  20] T [Write] [0x400687c0] [0]
  21] T [Write] [0x40068800] [0]
  22] T [Write] [0x40067c00] [0]
  23] T [Write] [0x40067bc0] [0]
  24] T [Write] [0x40067600] [0]
  25] T [Write] [0x400675c0] [0]
  26] T [Write] [0x40067300] [0]
  27] T [Write] [0x400672c0] [0]
  28] T [Write] [0x4005c180] [0]
  29] T [Write] [0x40067900] [0]
  30] T [Write] [0x400678c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    3]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    5]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    7]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    9]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    10]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    11]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    12]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    13]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    14]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    15]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    16]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    17]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    18]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    19]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    20]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    21]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    22]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    23]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    24]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    25]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    26]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    27]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    28]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    29]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    30]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [788] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064c00] r[0] b[0] row[8195] col[38]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063a00] r[0] b[0] row[8195] col[29] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065800] r[0] b[0] row[8195] col[44] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40064ec0] [0]
  1] T [Write] [0x40065500] [0]
  2] T [Write] [0x400654c0] [0]
  3] T [Write] [0x40066fc0] [0]
  4] T [Write] [0x40067000] [0]
  5] T [Write] [0x40066400] [0]
  6] T [Write] [0x400663c0] [0]
  7] T [Write] [0x40065e00] [0]
  8] T [Write] [0x40065dc0] [0]
  9] T [Write] [0x40065b00] [0]
  10] T [Write] [0x40065ac0] [0]
  11] T [Write] [0x4005c140] [0]
  12] T [Write] [0x40066100] [0]
  13] T [Write] [0x400660c0] [0]
  14] T [Write] [0x40066a00] [0]
  15] T [Write] [0x400669c0] [0]
  16] T [Write] [0x40066700] [0]
  17] T [Write] [0x400666c0] [0]
  18] T [Write] [0x40066d00] [0]
  19] T [Write] [0x40066cc0] [0]
  20] T [Write] [0x400687c0] [0]
  21] T [Write] [0x40068800] [0]
  22] T [Write] [0x40067c00] [0]
  23] T [Write] [0x40067bc0] [0]
  24] T [Write] [0x40067600] [0]
  25] T [Write] [0x400675c0] [0]
  26] T [Write] [0x40067300] [0]
  27] T [Write] [0x400672c0] [0]
  28] T [Write] [0x4005c180] [0]
  29] T [Write] [0x40067900] [0]
  30] T [Write] [0x400678c0] [0]
  31] T [Write] [0x40068200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
    3]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    5]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    7]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    9]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    10]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    11]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    12]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    13]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    14]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    15]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    16]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    17]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    18]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    19]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    20]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    21]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    22]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    23]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    24]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    25]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    26]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    27]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    28]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    29]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    30]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [789] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
== New Transaction - Mapping Address [0x40064ec0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 39
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065500] [0]
  1] T [Write] [0x400654c0] [0]
  2] T [Write] [0x40066fc0] [0]
  3] T [Write] [0x40067000] [0]
  4] T [Write] [0x40066400] [0]
  5] T [Write] [0x400663c0] [0]
  6] T [Write] [0x40065e00] [0]
  7] T [Write] [0x40065dc0] [0]
  8] T [Write] [0x40065b00] [0]
  9] T [Write] [0x40065ac0] [0]
  10] T [Write] [0x4005c140] [0]
  11] T [Write] [0x40066100] [0]
  12] T [Write] [0x400660c0] [0]
  13] T [Write] [0x40066a00] [0]
  14] T [Write] [0x400669c0] [0]
  15] T [Write] [0x40066700] [0]
  16] T [Write] [0x400666c0] [0]
  17] T [Write] [0x40066d00] [0]
  18] T [Write] [0x40066cc0] [0]
  19] T [Write] [0x400687c0] [0]
  20] T [Write] [0x40068800] [0]
  21] T [Write] [0x40067c00] [0]
  22] T [Write] [0x40067bc0] [0]
  23] T [Write] [0x40067600] [0]
  24] T [Write] [0x400675c0] [0]
  25] T [Write] [0x40067300] [0]
  26] T [Write] [0x400672c0] [0]
  27] T [Write] [0x4005c180] [0]
  28] T [Write] [0x40067900] [0]
  29] T [Write] [0x400678c0] [0]
  30] T [Write] [0x40068200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    7]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    9]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    10]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    11]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    12]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    13]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    14]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    15]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    16]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    17]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    18]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    19]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    20]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    21]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    22]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    23]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    24]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    25]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    26]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    27]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    28]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    29]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    30]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    31]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [790] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400639c0] r[0] b[7] row[8195] col[28]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065800] r[0] b[0] row[8195] col[44] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064c00] r[0] b[0] row[8195] col[38] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065500] [0]
  1] T [Write] [0x400654c0] [0]
  2] T [Write] [0x40066fc0] [0]
  3] T [Write] [0x40067000] [0]
  4] T [Write] [0x40066400] [0]
  5] T [Write] [0x400663c0] [0]
  6] T [Write] [0x40065e00] [0]
  7] T [Write] [0x40065dc0] [0]
  8] T [Write] [0x40065b00] [0]
  9] T [Write] [0x40065ac0] [0]
  10] T [Write] [0x4005c140] [0]
  11] T [Write] [0x40066100] [0]
  12] T [Write] [0x400660c0] [0]
  13] T [Write] [0x40066a00] [0]
  14] T [Write] [0x400669c0] [0]
  15] T [Write] [0x40066700] [0]
  16] T [Write] [0x400666c0] [0]
  17] T [Write] [0x40066d00] [0]
  18] T [Write] [0x40066cc0] [0]
  19] T [Write] [0x400687c0] [0]
  20] T [Write] [0x40068800] [0]
  21] T [Write] [0x40067c00] [0]
  22] T [Write] [0x40067bc0] [0]
  23] T [Write] [0x40067600] [0]
  24] T [Write] [0x400675c0] [0]
  25] T [Write] [0x40067300] [0]
  26] T [Write] [0x400672c0] [0]
  27] T [Write] [0x4005c180] [0]
  28] T [Write] [0x40067900] [0]
  29] T [Write] [0x400678c0] [0]
  30] T [Write] [0x40068200] [0]
  31] T [Write] [0x400681c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [ACT] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    7]BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
    8]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    9]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    10]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    11]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    12]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    13]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    14]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    15]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    16]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    17]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    18]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    19]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    20]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    21]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    22]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    23]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    24]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    25]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    26]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    27]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    28]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    29]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    30]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    31]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [791] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
== New Transaction - Mapping Address [0x40065500] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 42
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400654c0] [0]
  1] T [Write] [0x40066fc0] [0]
  2] T [Write] [0x40067000] [0]
  3] T [Write] [0x40066400] [0]
  4] T [Write] [0x400663c0] [0]
  5] T [Write] [0x40065e00] [0]
  6] T [Write] [0x40065dc0] [0]
  7] T [Write] [0x40065b00] [0]
  8] T [Write] [0x40065ac0] [0]
  9] T [Write] [0x4005c140] [0]
  10] T [Write] [0x40066100] [0]
  11] T [Write] [0x400660c0] [0]
  12] T [Write] [0x40066a00] [0]
  13] T [Write] [0x400669c0] [0]
  14] T [Write] [0x40066700] [0]
  15] T [Write] [0x400666c0] [0]
  16] T [Write] [0x40066d00] [0]
  17] T [Write] [0x40066cc0] [0]
  18] T [Write] [0x400687c0] [0]
  19] T [Write] [0x40068800] [0]
  20] T [Write] [0x40067c00] [0]
  21] T [Write] [0x40067bc0] [0]
  22] T [Write] [0x40067600] [0]
  23] T [Write] [0x400675c0] [0]
  24] T [Write] [0x40067300] [0]
  25] T [Write] [0x400672c0] [0]
  26] T [Write] [0x4005c180] [0]
  27] T [Write] [0x40067900] [0]
  28] T [Write] [0x400678c0] [0]
  29] T [Write] [0x40068200] [0]
  30] T [Write] [0x400681c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    7]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    8]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    9]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    10]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    11]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    12]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    13]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    14]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    15]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    16]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    17]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    18]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    19]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    20]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    21]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    22]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    23]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    24]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    25]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    26]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    27]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    28]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    29]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    30]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    31]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [792] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400657c0] r[0] b[7] row[8195] col[43]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064c00] r[0] b[0] row[8195] col[38] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400639c0] r[0] b[7] row[8195] col[28] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400654c0] [0]
  1] T [Write] [0x40066fc0] [0]
  2] T [Write] [0x40067000] [0]
  3] T [Write] [0x40066400] [0]
  4] T [Write] [0x400663c0] [0]
  5] T [Write] [0x40065e00] [0]
  6] T [Write] [0x40065dc0] [0]
  7] T [Write] [0x40065b00] [0]
  8] T [Write] [0x40065ac0] [0]
  9] T [Write] [0x4005c140] [0]
  10] T [Write] [0x40066100] [0]
  11] T [Write] [0x400660c0] [0]
  12] T [Write] [0x40066a00] [0]
  13] T [Write] [0x400669c0] [0]
  14] T [Write] [0x40066700] [0]
  15] T [Write] [0x400666c0] [0]
  16] T [Write] [0x40066d00] [0]
  17] T [Write] [0x40066cc0] [0]
  18] T [Write] [0x400687c0] [0]
  19] T [Write] [0x40068800] [0]
  20] T [Write] [0x40067c00] [0]
  21] T [Write] [0x40067bc0] [0]
  22] T [Write] [0x40067600] [0]
  23] T [Write] [0x400675c0] [0]
  24] T [Write] [0x40067300] [0]
  25] T [Write] [0x400672c0] [0]
  26] T [Write] [0x4005c180] [0]
  27] T [Write] [0x40067900] [0]
  28] T [Write] [0x400678c0] [0]
  29] T [Write] [0x40068200] [0]
  30] T [Write] [0x400681c0] [0]
  31] T [Write] [0x40067f00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [ACT] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    7]BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
    8]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    9]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    10]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    11]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    12]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    13]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    14]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    15]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    16]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    17]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    18]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    19]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    20]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    21]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    22]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    23]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    24]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    25]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    26]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    27]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    28]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    29]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    30]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    31]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [793] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
== New Transaction - Mapping Address [0x400654c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 42
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066fc0] [0]
  1] T [Write] [0x40067000] [0]
  2] T [Write] [0x40066400] [0]
  3] T [Write] [0x400663c0] [0]
  4] T [Write] [0x40065e00] [0]
  5] T [Write] [0x40065dc0] [0]
  6] T [Write] [0x40065b00] [0]
  7] T [Write] [0x40065ac0] [0]
  8] T [Write] [0x4005c140] [0]
  9] T [Write] [0x40066100] [0]
  10] T [Write] [0x400660c0] [0]
  11] T [Write] [0x40066a00] [0]
  12] T [Write] [0x400669c0] [0]
  13] T [Write] [0x40066700] [0]
  14] T [Write] [0x400666c0] [0]
  15] T [Write] [0x40066d00] [0]
  16] T [Write] [0x40066cc0] [0]
  17] T [Write] [0x400687c0] [0]
  18] T [Write] [0x40068800] [0]
  19] T [Write] [0x40067c00] [0]
  20] T [Write] [0x40067bc0] [0]
  21] T [Write] [0x40067600] [0]
  22] T [Write] [0x400675c0] [0]
  23] T [Write] [0x40067300] [0]
  24] T [Write] [0x400672c0] [0]
  25] T [Write] [0x4005c180] [0]
  26] T [Write] [0x40067900] [0]
  27] T [Write] [0x400678c0] [0]
  28] T [Write] [0x40068200] [0]
  29] T [Write] [0x400681c0] [0]
  30] T [Write] [0x40067f00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    4]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    6]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    7]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    8]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    9]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    10]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    11]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    12]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    13]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    14]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    15]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    16]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    17]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    18]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    19]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    20]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    21]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    22]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    23]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    24]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    25]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    26]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    27]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    28]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    29]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    30]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    31]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [794] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064bc0] r[0] b[7] row[8195] col[37]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400639c0] r[0] b[7] row[8195] col[28] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400657c0] r[0] b[7] row[8195] col[43] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066fc0] [0]
  1] T [Write] [0x40067000] [0]
  2] T [Write] [0x40066400] [0]
  3] T [Write] [0x400663c0] [0]
  4] T [Write] [0x40065e00] [0]
  5] T [Write] [0x40065dc0] [0]
  6] T [Write] [0x40065b00] [0]
  7] T [Write] [0x40065ac0] [0]
  8] T [Write] [0x4005c140] [0]
  9] T [Write] [0x40066100] [0]
  10] T [Write] [0x400660c0] [0]
  11] T [Write] [0x40066a00] [0]
  12] T [Write] [0x400669c0] [0]
  13] T [Write] [0x40066700] [0]
  14] T [Write] [0x400666c0] [0]
  15] T [Write] [0x40066d00] [0]
  16] T [Write] [0x40066cc0] [0]
  17] T [Write] [0x400687c0] [0]
  18] T [Write] [0x40068800] [0]
  19] T [Write] [0x40067c00] [0]
  20] T [Write] [0x40067bc0] [0]
  21] T [Write] [0x40067600] [0]
  22] T [Write] [0x400675c0] [0]
  23] T [Write] [0x40067300] [0]
  24] T [Write] [0x400672c0] [0]
  25] T [Write] [0x4005c180] [0]
  26] T [Write] [0x40067900] [0]
  27] T [Write] [0x400678c0] [0]
  28] T [Write] [0x40068200] [0]
  29] T [Write] [0x400681c0] [0]
  30] T [Write] [0x40067f00] [0]
  31] T [Write] [0x40067ec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    4]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [ACT] pa[0x40064600] r[0] b[0] row[8195] col[35]
    6]BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
    7]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    8]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    9]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    10]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    11]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    12]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    13]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    14]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    15]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    16]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    17]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    18]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    19]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    20]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    21]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    22]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    23]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    24]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    25]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    26]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    27]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    28]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    29]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    30]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [795] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40063d00] r[0] b[4] row[8195] col[30]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
== New Transaction - Mapping Address [0x40066fc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 55
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067000] [0]
  1] T [Write] [0x40066400] [0]
  2] T [Write] [0x400663c0] [0]
  3] T [Write] [0x40065e00] [0]
  4] T [Write] [0x40065dc0] [0]
  5] T [Write] [0x40065b00] [0]
  6] T [Write] [0x40065ac0] [0]
  7] T [Write] [0x4005c140] [0]
  8] T [Write] [0x40066100] [0]
  9] T [Write] [0x400660c0] [0]
  10] T [Write] [0x40066a00] [0]
  11] T [Write] [0x400669c0] [0]
  12] T [Write] [0x40066700] [0]
  13] T [Write] [0x400666c0] [0]
  14] T [Write] [0x40066d00] [0]
  15] T [Write] [0x40066cc0] [0]
  16] T [Write] [0x400687c0] [0]
  17] T [Write] [0x40068800] [0]
  18] T [Write] [0x40067c00] [0]
  19] T [Write] [0x40067bc0] [0]
  20] T [Write] [0x40067600] [0]
  21] T [Write] [0x400675c0] [0]
  22] T [Write] [0x40067300] [0]
  23] T [Write] [0x400672c0] [0]
  24] T [Write] [0x4005c180] [0]
  25] T [Write] [0x40067900] [0]
  26] T [Write] [0x400678c0] [0]
  27] T [Write] [0x40068200] [0]
  28] T [Write] [0x400681c0] [0]
  29] T [Write] [0x40067f00] [0]
  30] T [Write] [0x40067ec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    4]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    6]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    7]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    8]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    9]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    10]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    11]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    12]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    13]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    14]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    15]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    16]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    17]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    18]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    19]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    20]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    21]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    22]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    23]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    24]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    25]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    26]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    27]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    28]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    29]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    30]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [796] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064600] r[0] b[0] row[8195] col[35]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400657c0] r[0] b[7] row[8195] col[43] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064bc0] r[0] b[7] row[8195] col[37] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067000] [0]
  1] T [Write] [0x40066400] [0]
  2] T [Write] [0x400663c0] [0]
  3] T [Write] [0x40065e00] [0]
  4] T [Write] [0x40065dc0] [0]
  5] T [Write] [0x40065b00] [0]
  6] T [Write] [0x40065ac0] [0]
  7] T [Write] [0x4005c140] [0]
  8] T [Write] [0x40066100] [0]
  9] T [Write] [0x400660c0] [0]
  10] T [Write] [0x40066a00] [0]
  11] T [Write] [0x400669c0] [0]
  12] T [Write] [0x40066700] [0]
  13] T [Write] [0x400666c0] [0]
  14] T [Write] [0x40066d00] [0]
  15] T [Write] [0x40066cc0] [0]
  16] T [Write] [0x400687c0] [0]
  17] T [Write] [0x40068800] [0]
  18] T [Write] [0x40067c00] [0]
  19] T [Write] [0x40067bc0] [0]
  20] T [Write] [0x40067600] [0]
  21] T [Write] [0x400675c0] [0]
  22] T [Write] [0x40067300] [0]
  23] T [Write] [0x400672c0] [0]
  24] T [Write] [0x4005c180] [0]
  25] T [Write] [0x40067900] [0]
  26] T [Write] [0x400678c0] [0]
  27] T [Write] [0x40068200] [0]
  28] T [Write] [0x400681c0] [0]
  29] T [Write] [0x40067f00] [0]
  30] T [Write] [0x40067ec0] [0]
  31] T [Write] [0x40068500] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [idle] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    2]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    3]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    4]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    5]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    6]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    7]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    8]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    9]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    10]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    11]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    12]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    13]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    14]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    15]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    16]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    17]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    18]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    19]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    20]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    21]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    22]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    23]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    24]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    25]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    26]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    27]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    28]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    29]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    30]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [797] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
== New Transaction - Mapping Address [0x40067000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 56
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066400] [0]
  1] T [Write] [0x400663c0] [0]
  2] T [Write] [0x40065e00] [0]
  3] T [Write] [0x40065dc0] [0]
  4] T [Write] [0x40065b00] [0]
  5] T [Write] [0x40065ac0] [0]
  6] T [Write] [0x4005c140] [0]
  7] T [Write] [0x40066100] [0]
  8] T [Write] [0x400660c0] [0]
  9] T [Write] [0x40066a00] [0]
  10] T [Write] [0x400669c0] [0]
  11] T [Write] [0x40066700] [0]
  12] T [Write] [0x400666c0] [0]
  13] T [Write] [0x40066d00] [0]
  14] T [Write] [0x40066cc0] [0]
  15] T [Write] [0x400687c0] [0]
  16] T [Write] [0x40068800] [0]
  17] T [Write] [0x40067c00] [0]
  18] T [Write] [0x40067bc0] [0]
  19] T [Write] [0x40067600] [0]
  20] T [Write] [0x400675c0] [0]
  21] T [Write] [0x40067300] [0]
  22] T [Write] [0x400672c0] [0]
  23] T [Write] [0x4005c180] [0]
  24] T [Write] [0x40067900] [0]
  25] T [Write] [0x400678c0] [0]
  26] T [Write] [0x40068200] [0]
  27] T [Write] [0x400681c0] [0]
  28] T [Write] [0x40067f00] [0]
  29] T [Write] [0x40067ec0] [0]
  30] T [Write] [0x40068500] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
    2]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    3]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    4]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    5]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    6]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    7]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    8]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    9]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    10]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    11]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    12]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    13]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    14]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    15]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    16]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    17]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    18]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    19]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    20]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    21]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    22]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    23]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    24]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    25]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    26]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    27]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    28]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    29]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    30]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    31]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [798] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064bc0] r[0] b[7] row[8195] col[37] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064600] r[0] b[0] row[8195] col[35] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066400] [0]
  1] T [Write] [0x400663c0] [0]
  2] T [Write] [0x40065e00] [0]
  3] T [Write] [0x40065dc0] [0]
  4] T [Write] [0x40065b00] [0]
  5] T [Write] [0x40065ac0] [0]
  6] T [Write] [0x4005c140] [0]
  7] T [Write] [0x40066100] [0]
  8] T [Write] [0x400660c0] [0]
  9] T [Write] [0x40066a00] [0]
  10] T [Write] [0x400669c0] [0]
  11] T [Write] [0x40066700] [0]
  12] T [Write] [0x400666c0] [0]
  13] T [Write] [0x40066d00] [0]
  14] T [Write] [0x40066cc0] [0]
  15] T [Write] [0x400687c0] [0]
  16] T [Write] [0x40068800] [0]
  17] T [Write] [0x40067c00] [0]
  18] T [Write] [0x40067bc0] [0]
  19] T [Write] [0x40067600] [0]
  20] T [Write] [0x400675c0] [0]
  21] T [Write] [0x40067300] [0]
  22] T [Write] [0x400672c0] [0]
  23] T [Write] [0x4005c180] [0]
  24] T [Write] [0x40067900] [0]
  25] T [Write] [0x400678c0] [0]
  26] T [Write] [0x40068200] [0]
  27] T [Write] [0x400681c0] [0]
  28] T [Write] [0x40067f00] [0]
  29] T [Write] [0x40067ec0] [0]
  30] T [Write] [0x40068500] [0]
  31] T [Write] [0x400684c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    3]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    4]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    5]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    6]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    7]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    8]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    9]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    10]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    11]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    12]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    13]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    14]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    15]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    16]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    17]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    18]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    19]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    20]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    21]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    22]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    23]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    24]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    25]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    26]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    27]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    28]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    29]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    30]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [799] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063d00] r[0] b[4] row[8195] col[30]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066400] [0]
  1] T [Write] [0x400663c0] [0]
  2] T [Write] [0x40065e00] [0]
  3] T [Write] [0x40065dc0] [0]
  4] T [Write] [0x40065b00] [0]
  5] T [Write] [0x40065ac0] [0]
  6] T [Write] [0x4005c140] [0]
  7] T [Write] [0x40066100] [0]
  8] T [Write] [0x400660c0] [0]
  9] T [Write] [0x40066a00] [0]
  10] T [Write] [0x400669c0] [0]
  11] T [Write] [0x40066700] [0]
  12] T [Write] [0x400666c0] [0]
  13] T [Write] [0x40066d00] [0]
  14] T [Write] [0x40066cc0] [0]
  15] T [Write] [0x400687c0] [0]
  16] T [Write] [0x40068800] [0]
  17] T [Write] [0x40067c00] [0]
  18] T [Write] [0x40067bc0] [0]
  19] T [Write] [0x40067600] [0]
  20] T [Write] [0x400675c0] [0]
  21] T [Write] [0x40067300] [0]
  22] T [Write] [0x400672c0] [0]
  23] T [Write] [0x4005c180] [0]
  24] T [Write] [0x40067900] [0]
  25] T [Write] [0x400678c0] [0]
  26] T [Write] [0x40068200] [0]
  27] T [Write] [0x400681c0] [0]
  28] T [Write] [0x40067f00] [0]
  29] T [Write] [0x40067ec0] [0]
  30] T [Write] [0x40068500] [0]
  31] T [Write] [0x400684c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    3]BP [ACT] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    4]BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
    5]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    6]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    7]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    8]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    9]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    10]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    11]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    12]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    13]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    14]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    15]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    16]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    17]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    18]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    19]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    20]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    21]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    22]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    23]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    24]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    25]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    26]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    27]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    28]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    29]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    30]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [800] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064600] r[0] b[0] row[8195] col[35] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
== New Transaction - Mapping Address [0x40066400] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 50
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400663c0] [0]
  1] T [Write] [0x40065e00] [0]
  2] T [Write] [0x40065dc0] [0]
  3] T [Write] [0x40065b00] [0]
  4] T [Write] [0x40065ac0] [0]
  5] T [Write] [0x4005c140] [0]
  6] T [Write] [0x40066100] [0]
  7] T [Write] [0x400660c0] [0]
  8] T [Write] [0x40066a00] [0]
  9] T [Write] [0x400669c0] [0]
  10] T [Write] [0x40066700] [0]
  11] T [Write] [0x400666c0] [0]
  12] T [Write] [0x40066d00] [0]
  13] T [Write] [0x40066cc0] [0]
  14] T [Write] [0x400687c0] [0]
  15] T [Write] [0x40068800] [0]
  16] T [Write] [0x40067c00] [0]
  17] T [Write] [0x40067bc0] [0]
  18] T [Write] [0x40067600] [0]
  19] T [Write] [0x400675c0] [0]
  20] T [Write] [0x40067300] [0]
  21] T [Write] [0x400672c0] [0]
  22] T [Write] [0x4005c180] [0]
  23] T [Write] [0x40067900] [0]
  24] T [Write] [0x400678c0] [0]
  25] T [Write] [0x40068200] [0]
  26] T [Write] [0x400681c0] [0]
  27] T [Write] [0x40067f00] [0]
  28] T [Write] [0x40067ec0] [0]
  29] T [Write] [0x40068500] [0]
  30] T [Write] [0x400684c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    3]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    4]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    5]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    6]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    7]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    8]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    9]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    10]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    11]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    12]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    13]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    14]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    15]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    16]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    17]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    18]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    19]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    20]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    21]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    22]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    23]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    24]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    25]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    26]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    27]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    28]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    29]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    30]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [801] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400645c0] r[0] b[7] row[8195] col[34]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063d00] r[0] b[4] row[8195] col[30] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400663c0] [0]
  1] T [Write] [0x40065e00] [0]
  2] T [Write] [0x40065dc0] [0]
  3] T [Write] [0x40065b00] [0]
  4] T [Write] [0x40065ac0] [0]
  5] T [Write] [0x4005c140] [0]
  6] T [Write] [0x40066100] [0]
  7] T [Write] [0x400660c0] [0]
  8] T [Write] [0x40066a00] [0]
  9] T [Write] [0x400669c0] [0]
  10] T [Write] [0x40066700] [0]
  11] T [Write] [0x400666c0] [0]
  12] T [Write] [0x40066d00] [0]
  13] T [Write] [0x40066cc0] [0]
  14] T [Write] [0x400687c0] [0]
  15] T [Write] [0x40068800] [0]
  16] T [Write] [0x40067c00] [0]
  17] T [Write] [0x40067bc0] [0]
  18] T [Write] [0x40067600] [0]
  19] T [Write] [0x400675c0] [0]
  20] T [Write] [0x40067300] [0]
  21] T [Write] [0x400672c0] [0]
  22] T [Write] [0x4005c180] [0]
  23] T [Write] [0x40067900] [0]
  24] T [Write] [0x400678c0] [0]
  25] T [Write] [0x40068200] [0]
  26] T [Write] [0x400681c0] [0]
  27] T [Write] [0x40067f00] [0]
  28] T [Write] [0x40067ec0] [0]
  29] T [Write] [0x40068500] [0]
  30] T [Write] [0x400684c0] [0]
  31] T [Write] [0x40069fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
    1]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    3]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    4]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    5]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    6]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    7]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    8]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    9]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    10]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    11]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    12]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    13]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    14]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    15]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    16]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    17]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    18]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    19]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    20]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    21]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    22]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    23]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    24]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    25]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    26]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    27]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    28]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    29]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    30]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [802] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
== New Transaction - Mapping Address [0x400663c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 49
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065e00] [0]
  1] T [Write] [0x40065dc0] [0]
  2] T [Write] [0x40065b00] [0]
  3] T [Write] [0x40065ac0] [0]
  4] T [Write] [0x4005c140] [0]
  5] T [Write] [0x40066100] [0]
  6] T [Write] [0x400660c0] [0]
  7] T [Write] [0x40066a00] [0]
  8] T [Write] [0x400669c0] [0]
  9] T [Write] [0x40066700] [0]
  10] T [Write] [0x400666c0] [0]
  11] T [Write] [0x40066d00] [0]
  12] T [Write] [0x40066cc0] [0]
  13] T [Write] [0x400687c0] [0]
  14] T [Write] [0x40068800] [0]
  15] T [Write] [0x40067c00] [0]
  16] T [Write] [0x40067bc0] [0]
  17] T [Write] [0x40067600] [0]
  18] T [Write] [0x400675c0] [0]
  19] T [Write] [0x40067300] [0]
  20] T [Write] [0x400672c0] [0]
  21] T [Write] [0x4005c180] [0]
  22] T [Write] [0x40067900] [0]
  23] T [Write] [0x400678c0] [0]
  24] T [Write] [0x40068200] [0]
  25] T [Write] [0x400681c0] [0]
  26] T [Write] [0x40067f00] [0]
  27] T [Write] [0x40067ec0] [0]
  28] T [Write] [0x40068500] [0]
  29] T [Write] [0x400684c0] [0]
  30] T [Write] [0x40069fc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    3]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    4]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    5]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    6]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    7]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    8]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    9]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    10]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    11]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    12]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    13]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    14]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    15]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    16]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    17]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    18]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    19]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    20]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    21]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    22]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    23]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    24]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    25]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    26]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    27]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    28]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    29]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    30]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    31]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [803] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c0c0] r[0] b[3] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063d00] r[0] b[4] row[8195] col[30] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400645c0] r[0] b[7] row[8195] col[34] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065e00] [0]
  1] T [Write] [0x40065dc0] [0]
  2] T [Write] [0x40065b00] [0]
  3] T [Write] [0x40065ac0] [0]
  4] T [Write] [0x4005c140] [0]
  5] T [Write] [0x40066100] [0]
  6] T [Write] [0x400660c0] [0]
  7] T [Write] [0x40066a00] [0]
  8] T [Write] [0x400669c0] [0]
  9] T [Write] [0x40066700] [0]
  10] T [Write] [0x400666c0] [0]
  11] T [Write] [0x40066d00] [0]
  12] T [Write] [0x40066cc0] [0]
  13] T [Write] [0x400687c0] [0]
  14] T [Write] [0x40068800] [0]
  15] T [Write] [0x40067c00] [0]
  16] T [Write] [0x40067bc0] [0]
  17] T [Write] [0x40067600] [0]
  18] T [Write] [0x400675c0] [0]
  19] T [Write] [0x40067300] [0]
  20] T [Write] [0x400672c0] [0]
  21] T [Write] [0x4005c180] [0]
  22] T [Write] [0x40067900] [0]
  23] T [Write] [0x400678c0] [0]
  24] T [Write] [0x40068200] [0]
  25] T [Write] [0x400681c0] [0]
  26] T [Write] [0x40067f00] [0]
  27] T [Write] [0x40067ec0] [0]
  28] T [Write] [0x40068500] [0]
  29] T [Write] [0x400684c0] [0]
  30] T [Write] [0x40069fc0] [0]
  31] T [Write] [0x4006a000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x40064300] r[0] b[4] row[8195] col[33]
    3]BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
    4]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    5]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    6]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    7]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    8]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    9]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    10]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    11]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    12]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    13]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    14]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    15]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    16]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    17]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    18]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    19]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    20]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    21]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    22]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    23]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    24]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    25]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    26]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    27]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    28]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    29]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    30]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    31]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [804] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
== New Transaction - Mapping Address [0x40065e00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 47
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065dc0] [0]
  1] T [Write] [0x40065b00] [0]
  2] T [Write] [0x40065ac0] [0]
  3] T [Write] [0x4005c140] [0]
  4] T [Write] [0x40066100] [0]
  5] T [Write] [0x400660c0] [0]
  6] T [Write] [0x40066a00] [0]
  7] T [Write] [0x400669c0] [0]
  8] T [Write] [0x40066700] [0]
  9] T [Write] [0x400666c0] [0]
  10] T [Write] [0x40066d00] [0]
  11] T [Write] [0x40066cc0] [0]
  12] T [Write] [0x400687c0] [0]
  13] T [Write] [0x40068800] [0]
  14] T [Write] [0x40067c00] [0]
  15] T [Write] [0x40067bc0] [0]
  16] T [Write] [0x40067600] [0]
  17] T [Write] [0x400675c0] [0]
  18] T [Write] [0x40067300] [0]
  19] T [Write] [0x400672c0] [0]
  20] T [Write] [0x4005c180] [0]
  21] T [Write] [0x40067900] [0]
  22] T [Write] [0x400678c0] [0]
  23] T [Write] [0x40068200] [0]
  24] T [Write] [0x400681c0] [0]
  25] T [Write] [0x40067f00] [0]
  26] T [Write] [0x40067ec0] [0]
  27] T [Write] [0x40068500] [0]
  28] T [Write] [0x400684c0] [0]
  29] T [Write] [0x40069fc0] [0]
  30] T [Write] [0x4006a000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    7]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    8]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    9]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    10]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    11]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    12]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    13]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    14]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    15]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    16]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    17]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    18]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    19]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    20]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    21]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    22]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    23]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    24]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    25]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    26]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    27]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    28]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    29]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    30]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    31]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [805] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064300] r[0] b[4] row[8195] col[33]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400645c0] r[0] b[7] row[8195] col[34] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c0c0] r[0] b[3] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065dc0] [0]
  1] T [Write] [0x40065b00] [0]
  2] T [Write] [0x40065ac0] [0]
  3] T [Write] [0x4005c140] [0]
  4] T [Write] [0x40066100] [0]
  5] T [Write] [0x400660c0] [0]
  6] T [Write] [0x40066a00] [0]
  7] T [Write] [0x400669c0] [0]
  8] T [Write] [0x40066700] [0]
  9] T [Write] [0x400666c0] [0]
  10] T [Write] [0x40066d00] [0]
  11] T [Write] [0x40066cc0] [0]
  12] T [Write] [0x400687c0] [0]
  13] T [Write] [0x40068800] [0]
  14] T [Write] [0x40067c00] [0]
  15] T [Write] [0x40067bc0] [0]
  16] T [Write] [0x40067600] [0]
  17] T [Write] [0x400675c0] [0]
  18] T [Write] [0x40067300] [0]
  19] T [Write] [0x400672c0] [0]
  20] T [Write] [0x4005c180] [0]
  21] T [Write] [0x40067900] [0]
  22] T [Write] [0x400678c0] [0]
  23] T [Write] [0x40068200] [0]
  24] T [Write] [0x400681c0] [0]
  25] T [Write] [0x40067f00] [0]
  26] T [Write] [0x40067ec0] [0]
  27] T [Write] [0x40068500] [0]
  28] T [Write] [0x400684c0] [0]
  29] T [Write] [0x40069fc0] [0]
  30] T [Write] [0x4006a000] [0]
  31] T [Write] [0x40069400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x40064900] r[0] b[4] row[8195] col[36]
    7]BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
    8]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    9]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    10]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    11]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    12]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    13]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    14]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    15]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    16]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    17]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    18]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    19]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    20]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    21]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    22]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    23]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    24]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    25]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    26]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    27]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    28]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    29]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    30]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    31]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [806] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
== New Transaction - Mapping Address [0x40065dc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 46
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065b00] [0]
  1] T [Write] [0x40065ac0] [0]
  2] T [Write] [0x4005c140] [0]
  3] T [Write] [0x40066100] [0]
  4] T [Write] [0x400660c0] [0]
  5] T [Write] [0x40066a00] [0]
  6] T [Write] [0x400669c0] [0]
  7] T [Write] [0x40066700] [0]
  8] T [Write] [0x400666c0] [0]
  9] T [Write] [0x40066d00] [0]
  10] T [Write] [0x40066cc0] [0]
  11] T [Write] [0x400687c0] [0]
  12] T [Write] [0x40068800] [0]
  13] T [Write] [0x40067c00] [0]
  14] T [Write] [0x40067bc0] [0]
  15] T [Write] [0x40067600] [0]
  16] T [Write] [0x400675c0] [0]
  17] T [Write] [0x40067300] [0]
  18] T [Write] [0x400672c0] [0]
  19] T [Write] [0x4005c180] [0]
  20] T [Write] [0x40067900] [0]
  21] T [Write] [0x400678c0] [0]
  22] T [Write] [0x40068200] [0]
  23] T [Write] [0x400681c0] [0]
  24] T [Write] [0x40067f00] [0]
  25] T [Write] [0x40067ec0] [0]
  26] T [Write] [0x40068500] [0]
  27] T [Write] [0x400684c0] [0]
  28] T [Write] [0x40069fc0] [0]
  29] T [Write] [0x4006a000] [0]
  30] T [Write] [0x40069400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    9]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    10]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    11]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    12]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    13]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    14]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    15]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    16]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    17]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    18]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    19]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    20]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    21]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    22]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    23]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    24]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    25]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    26]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    27]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    28]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    29]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    30]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    31]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [807] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064900] r[0] b[4] row[8195] col[36]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c0c0] r[0] b[3] row[8194] col[224] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064300] r[0] b[4] row[8195] col[33] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065b00] [0]
  1] T [Write] [0x40065ac0] [0]
  2] T [Write] [0x4005c140] [0]
  3] T [Write] [0x40066100] [0]
  4] T [Write] [0x400660c0] [0]
  5] T [Write] [0x40066a00] [0]
  6] T [Write] [0x400669c0] [0]
  7] T [Write] [0x40066700] [0]
  8] T [Write] [0x400666c0] [0]
  9] T [Write] [0x40066d00] [0]
  10] T [Write] [0x40066cc0] [0]
  11] T [Write] [0x400687c0] [0]
  12] T [Write] [0x40068800] [0]
  13] T [Write] [0x40067c00] [0]
  14] T [Write] [0x40067bc0] [0]
  15] T [Write] [0x40067600] [0]
  16] T [Write] [0x400675c0] [0]
  17] T [Write] [0x40067300] [0]
  18] T [Write] [0x400672c0] [0]
  19] T [Write] [0x4005c180] [0]
  20] T [Write] [0x40067900] [0]
  21] T [Write] [0x400678c0] [0]
  22] T [Write] [0x40068200] [0]
  23] T [Write] [0x400681c0] [0]
  24] T [Write] [0x40067f00] [0]
  25] T [Write] [0x40067ec0] [0]
  26] T [Write] [0x40068500] [0]
  27] T [Write] [0x400684c0] [0]
  28] T [Write] [0x40069fc0] [0]
  29] T [Write] [0x4006a000] [0]
  30] T [Write] [0x40069400] [0]
  31] T [Write] [0x400693c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40065200] r[0] b[0] row[8195] col[41]
    9]BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
    10]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    11]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    12]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    13]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    14]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    15]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    16]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    17]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    18]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    19]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    20]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    21]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    22]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    23]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    24]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    25]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    26]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    27]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    28]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    29]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    30]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    31]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [808] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
== New Transaction - Mapping Address [0x40065b00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 45
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065ac0] [0]
  1] T [Write] [0x4005c140] [0]
  2] T [Write] [0x40066100] [0]
  3] T [Write] [0x400660c0] [0]
  4] T [Write] [0x40066a00] [0]
  5] T [Write] [0x400669c0] [0]
  6] T [Write] [0x40066700] [0]
  7] T [Write] [0x400666c0] [0]
  8] T [Write] [0x40066d00] [0]
  9] T [Write] [0x40066cc0] [0]
  10] T [Write] [0x400687c0] [0]
  11] T [Write] [0x40068800] [0]
  12] T [Write] [0x40067c00] [0]
  13] T [Write] [0x40067bc0] [0]
  14] T [Write] [0x40067600] [0]
  15] T [Write] [0x400675c0] [0]
  16] T [Write] [0x40067300] [0]
  17] T [Write] [0x400672c0] [0]
  18] T [Write] [0x4005c180] [0]
  19] T [Write] [0x40067900] [0]
  20] T [Write] [0x400678c0] [0]
  21] T [Write] [0x40068200] [0]
  22] T [Write] [0x400681c0] [0]
  23] T [Write] [0x40067f00] [0]
  24] T [Write] [0x40067ec0] [0]
  25] T [Write] [0x40068500] [0]
  26] T [Write] [0x400684c0] [0]
  27] T [Write] [0x40069fc0] [0]
  28] T [Write] [0x4006a000] [0]
  29] T [Write] [0x40069400] [0]
  30] T [Write] [0x400693c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    9]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    10]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    11]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    12]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    13]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    14]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    15]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    16]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    17]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    18]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    19]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    20]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    21]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    22]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    23]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    24]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    25]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    26]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    27]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    28]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    29]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    30]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    31]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [809] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065200] r[0] b[0] row[8195] col[41]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064300] r[0] b[4] row[8195] col[33] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064900] r[0] b[4] row[8195] col[36] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40065ac0] [0]
  1] T [Write] [0x4005c140] [0]
  2] T [Write] [0x40066100] [0]
  3] T [Write] [0x400660c0] [0]
  4] T [Write] [0x40066a00] [0]
  5] T [Write] [0x400669c0] [0]
  6] T [Write] [0x40066700] [0]
  7] T [Write] [0x400666c0] [0]
  8] T [Write] [0x40066d00] [0]
  9] T [Write] [0x40066cc0] [0]
  10] T [Write] [0x400687c0] [0]
  11] T [Write] [0x40068800] [0]
  12] T [Write] [0x40067c00] [0]
  13] T [Write] [0x40067bc0] [0]
  14] T [Write] [0x40067600] [0]
  15] T [Write] [0x400675c0] [0]
  16] T [Write] [0x40067300] [0]
  17] T [Write] [0x400672c0] [0]
  18] T [Write] [0x4005c180] [0]
  19] T [Write] [0x40067900] [0]
  20] T [Write] [0x400678c0] [0]
  21] T [Write] [0x40068200] [0]
  22] T [Write] [0x400681c0] [0]
  23] T [Write] [0x40067f00] [0]
  24] T [Write] [0x40067ec0] [0]
  25] T [Write] [0x40068500] [0]
  26] T [Write] [0x400684c0] [0]
  27] T [Write] [0x40069fc0] [0]
  28] T [Write] [0x4006a000] [0]
  29] T [Write] [0x40069400] [0]
  30] T [Write] [0x400693c0] [0]
  31] T [Write] [0x40068e00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    9]BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
    10]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    11]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    12]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    13]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    14]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    15]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    16]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    17]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    18]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    19]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    20]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    21]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    22]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    23]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    24]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    25]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    26]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    27]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    28]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    29]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    30]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    31]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [810] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
== New Transaction - Mapping Address [0x40065ac0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 45
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c140] [0]
  1] T [Write] [0x40066100] [0]
  2] T [Write] [0x400660c0] [0]
  3] T [Write] [0x40066a00] [0]
  4] T [Write] [0x400669c0] [0]
  5] T [Write] [0x40066700] [0]
  6] T [Write] [0x400666c0] [0]
  7] T [Write] [0x40066d00] [0]
  8] T [Write] [0x40066cc0] [0]
  9] T [Write] [0x400687c0] [0]
  10] T [Write] [0x40068800] [0]
  11] T [Write] [0x40067c00] [0]
  12] T [Write] [0x40067bc0] [0]
  13] T [Write] [0x40067600] [0]
  14] T [Write] [0x400675c0] [0]
  15] T [Write] [0x40067300] [0]
  16] T [Write] [0x400672c0] [0]
  17] T [Write] [0x4005c180] [0]
  18] T [Write] [0x40067900] [0]
  19] T [Write] [0x400678c0] [0]
  20] T [Write] [0x40068200] [0]
  21] T [Write] [0x400681c0] [0]
  22] T [Write] [0x40067f00] [0]
  23] T [Write] [0x40067ec0] [0]
  24] T [Write] [0x40068500] [0]
  25] T [Write] [0x400684c0] [0]
  26] T [Write] [0x40069fc0] [0]
  27] T [Write] [0x4006a000] [0]
  28] T [Write] [0x40069400] [0]
  29] T [Write] [0x400693c0] [0]
  30] T [Write] [0x40068e00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    9]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    10]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    11]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    12]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    13]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    14]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    15]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    16]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    17]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    18]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    19]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    20]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    21]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    22]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    23]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    24]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    25]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    26]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    27]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    28]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    29]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    30]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    31]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [811] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400651c0] r[0] b[7] row[8195] col[40]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064900] r[0] b[4] row[8195] col[36] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065200] r[0] b[0] row[8195] col[41] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c140] [0]
  1] T [Write] [0x40066100] [0]
  2] T [Write] [0x400660c0] [0]
  3] T [Write] [0x40066a00] [0]
  4] T [Write] [0x400669c0] [0]
  5] T [Write] [0x40066700] [0]
  6] T [Write] [0x400666c0] [0]
  7] T [Write] [0x40066d00] [0]
  8] T [Write] [0x40066cc0] [0]
  9] T [Write] [0x400687c0] [0]
  10] T [Write] [0x40068800] [0]
  11] T [Write] [0x40067c00] [0]
  12] T [Write] [0x40067bc0] [0]
  13] T [Write] [0x40067600] [0]
  14] T [Write] [0x400675c0] [0]
  15] T [Write] [0x40067300] [0]
  16] T [Write] [0x400672c0] [0]
  17] T [Write] [0x4005c180] [0]
  18] T [Write] [0x40067900] [0]
  19] T [Write] [0x400678c0] [0]
  20] T [Write] [0x40068200] [0]
  21] T [Write] [0x400681c0] [0]
  22] T [Write] [0x40067f00] [0]
  23] T [Write] [0x40067ec0] [0]
  24] T [Write] [0x40068500] [0]
  25] T [Write] [0x400684c0] [0]
  26] T [Write] [0x40069fc0] [0]
  27] T [Write] [0x4006a000] [0]
  28] T [Write] [0x40069400] [0]
  29] T [Write] [0x400693c0] [0]
  30] T [Write] [0x40068e00] [0]
  31] T [Write] [0x40068dc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    9]BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
    10]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    11]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    12]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    13]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    14]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    15]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    16]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    17]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    18]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    19]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    20]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    21]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    22]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    23]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    24]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    25]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    26]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    27]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    28]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    29]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    30]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    31]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [812] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
== New Transaction - Mapping Address [0x4005c140] (Write)
  Rank : 0
  Bank : 5
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066100] [0]
  1] T [Write] [0x400660c0] [0]
  2] T [Write] [0x40066a00] [0]
  3] T [Write] [0x400669c0] [0]
  4] T [Write] [0x40066700] [0]
  5] T [Write] [0x400666c0] [0]
  6] T [Write] [0x40066d00] [0]
  7] T [Write] [0x40066cc0] [0]
  8] T [Write] [0x400687c0] [0]
  9] T [Write] [0x40068800] [0]
  10] T [Write] [0x40067c00] [0]
  11] T [Write] [0x40067bc0] [0]
  12] T [Write] [0x40067600] [0]
  13] T [Write] [0x400675c0] [0]
  14] T [Write] [0x40067300] [0]
  15] T [Write] [0x400672c0] [0]
  16] T [Write] [0x4005c180] [0]
  17] T [Write] [0x40067900] [0]
  18] T [Write] [0x400678c0] [0]
  19] T [Write] [0x40068200] [0]
  20] T [Write] [0x400681c0] [0]
  21] T [Write] [0x40067f00] [0]
  22] T [Write] [0x40067ec0] [0]
  23] T [Write] [0x40068500] [0]
  24] T [Write] [0x400684c0] [0]
  25] T [Write] [0x40069fc0] [0]
  26] T [Write] [0x4006a000] [0]
  27] T [Write] [0x40069400] [0]
  28] T [Write] [0x400693c0] [0]
  29] T [Write] [0x40068e00] [0]
  30] T [Write] [0x40068dc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    11]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    12]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    13]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    14]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    15]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    16]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    17]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    18]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    19]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    20]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    21]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    22]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    23]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    24]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    25]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    26]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    27]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    28]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    29]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    30]BP [ACT] pa[0x4005c140] r[0] b[5] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [813] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064f00] r[0] b[4] row[8195] col[39]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065200] r[0] b[0] row[8195] col[41] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400651c0] r[0] b[7] row[8195] col[40] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c140] r[0] b[5] row[8194] col[224]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066100] [0]
  1] T [Write] [0x400660c0] [0]
  2] T [Write] [0x40066a00] [0]
  3] T [Write] [0x400669c0] [0]
  4] T [Write] [0x40066700] [0]
  5] T [Write] [0x400666c0] [0]
  6] T [Write] [0x40066d00] [0]
  7] T [Write] [0x40066cc0] [0]
  8] T [Write] [0x400687c0] [0]
  9] T [Write] [0x40068800] [0]
  10] T [Write] [0x40067c00] [0]
  11] T [Write] [0x40067bc0] [0]
  12] T [Write] [0x40067600] [0]
  13] T [Write] [0x400675c0] [0]
  14] T [Write] [0x40067300] [0]
  15] T [Write] [0x400672c0] [0]
  16] T [Write] [0x4005c180] [0]
  17] T [Write] [0x40067900] [0]
  18] T [Write] [0x400678c0] [0]
  19] T [Write] [0x40068200] [0]
  20] T [Write] [0x400681c0] [0]
  21] T [Write] [0x40067f00] [0]
  22] T [Write] [0x40067ec0] [0]
  23] T [Write] [0x40068500] [0]
  24] T [Write] [0x400684c0] [0]
  25] T [Write] [0x40069fc0] [0]
  26] T [Write] [0x4006a000] [0]
  27] T [Write] [0x40069400] [0]
  28] T [Write] [0x400693c0] [0]
  29] T [Write] [0x40068e00] [0]
  30] T [Write] [0x40068dc0] [0]
  31] T [Write] [0x40068b00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x40065500] r[0] b[4] row[8195] col[42]
    11]BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
    12]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    13]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    14]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    15]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    16]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    17]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    18]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    19]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    20]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    21]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    22]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    23]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    24]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    25]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    26]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    27]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    28]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    29]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    30]BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [814] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c140] r[0] b[5] row[8194] col[224]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
== New Transaction - Mapping Address [0x40066100] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 48
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400660c0] [0]
  1] T [Write] [0x40066a00] [0]
  2] T [Write] [0x400669c0] [0]
  3] T [Write] [0x40066700] [0]
  4] T [Write] [0x400666c0] [0]
  5] T [Write] [0x40066d00] [0]
  6] T [Write] [0x40066cc0] [0]
  7] T [Write] [0x400687c0] [0]
  8] T [Write] [0x40068800] [0]
  9] T [Write] [0x40067c00] [0]
  10] T [Write] [0x40067bc0] [0]
  11] T [Write] [0x40067600] [0]
  12] T [Write] [0x400675c0] [0]
  13] T [Write] [0x40067300] [0]
  14] T [Write] [0x400672c0] [0]
  15] T [Write] [0x4005c180] [0]
  16] T [Write] [0x40067900] [0]
  17] T [Write] [0x400678c0] [0]
  18] T [Write] [0x40068200] [0]
  19] T [Write] [0x400681c0] [0]
  20] T [Write] [0x40067f00] [0]
  21] T [Write] [0x40067ec0] [0]
  22] T [Write] [0x40068500] [0]
  23] T [Write] [0x400684c0] [0]
  24] T [Write] [0x40069fc0] [0]
  25] T [Write] [0x4006a000] [0]
  26] T [Write] [0x40069400] [0]
  27] T [Write] [0x400693c0] [0]
  28] T [Write] [0x40068e00] [0]
  29] T [Write] [0x40068dc0] [0]
  30] T [Write] [0x40068b00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8194] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    12]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    14]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    16]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    18]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    20]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    22]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    24]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    26]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    28]BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
    29]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    30]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [815] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065500] r[0] b[4] row[8195] col[42]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400651c0] r[0] b[7] row[8195] col[40] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064f00] r[0] b[4] row[8195] col[39] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400660c0] [0]
  1] T [Write] [0x40066a00] [0]
  2] T [Write] [0x400669c0] [0]
  3] T [Write] [0x40066700] [0]
  4] T [Write] [0x400666c0] [0]
  5] T [Write] [0x40066d00] [0]
  6] T [Write] [0x40066cc0] [0]
  7] T [Write] [0x400687c0] [0]
  8] T [Write] [0x40068800] [0]
  9] T [Write] [0x40067c00] [0]
  10] T [Write] [0x40067bc0] [0]
  11] T [Write] [0x40067600] [0]
  12] T [Write] [0x400675c0] [0]
  13] T [Write] [0x40067300] [0]
  14] T [Write] [0x400672c0] [0]
  15] T [Write] [0x4005c180] [0]
  16] T [Write] [0x40067900] [0]
  17] T [Write] [0x400678c0] [0]
  18] T [Write] [0x40068200] [0]
  19] T [Write] [0x400681c0] [0]
  20] T [Write] [0x40067f00] [0]
  21] T [Write] [0x40067ec0] [0]
  22] T [Write] [0x40068500] [0]
  23] T [Write] [0x400684c0] [0]
  24] T [Write] [0x40069fc0] [0]
  25] T [Write] [0x4006a000] [0]
  26] T [Write] [0x40069400] [0]
  27] T [Write] [0x400693c0] [0]
  28] T [Write] [0x40068e00] [0]
  29] T [Write] [0x40068dc0] [0]
  30] T [Write] [0x40068b00] [0]
  31] T [Write] [0x40068ac0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    12]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    14]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    16]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    18]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    20]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    22]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    24]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    26]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    28]BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
    29]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    30]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [816] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400660c0] [0]
  1] T [Write] [0x40066a00] [0]
  2] T [Write] [0x400669c0] [0]
  3] T [Write] [0x40066700] [0]
  4] T [Write] [0x400666c0] [0]
  5] T [Write] [0x40066d00] [0]
  6] T [Write] [0x40066cc0] [0]
  7] T [Write] [0x400687c0] [0]
  8] T [Write] [0x40068800] [0]
  9] T [Write] [0x40067c00] [0]
  10] T [Write] [0x40067bc0] [0]
  11] T [Write] [0x40067600] [0]
  12] T [Write] [0x400675c0] [0]
  13] T [Write] [0x40067300] [0]
  14] T [Write] [0x400672c0] [0]
  15] T [Write] [0x4005c180] [0]
  16] T [Write] [0x40067900] [0]
  17] T [Write] [0x400678c0] [0]
  18] T [Write] [0x40068200] [0]
  19] T [Write] [0x400681c0] [0]
  20] T [Write] [0x40067f00] [0]
  21] T [Write] [0x40067ec0] [0]
  22] T [Write] [0x40068500] [0]
  23] T [Write] [0x400684c0] [0]
  24] T [Write] [0x40069fc0] [0]
  25] T [Write] [0x4006a000] [0]
  26] T [Write] [0x40069400] [0]
  27] T [Write] [0x400693c0] [0]
  28] T [Write] [0x40068e00] [0]
  29] T [Write] [0x40068dc0] [0]
  30] T [Write] [0x40068b00] [0]
  31] T [Write] [0x40068ac0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    12]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    14]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    16]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    18]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    20]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    22]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    24]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    26]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    28]BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
    29]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    30]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [817] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064f00] r[0] b[4] row[8195] col[39] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065500] r[0] b[4] row[8195] col[42] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
== New Transaction - Mapping Address [0x400660c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 48
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066a00] [0]
  1] T [Write] [0x400669c0] [0]
  2] T [Write] [0x40066700] [0]
  3] T [Write] [0x400666c0] [0]
  4] T [Write] [0x40066d00] [0]
  5] T [Write] [0x40066cc0] [0]
  6] T [Write] [0x400687c0] [0]
  7] T [Write] [0x40068800] [0]
  8] T [Write] [0x40067c00] [0]
  9] T [Write] [0x40067bc0] [0]
  10] T [Write] [0x40067600] [0]
  11] T [Write] [0x400675c0] [0]
  12] T [Write] [0x40067300] [0]
  13] T [Write] [0x400672c0] [0]
  14] T [Write] [0x4005c180] [0]
  15] T [Write] [0x40067900] [0]
  16] T [Write] [0x400678c0] [0]
  17] T [Write] [0x40068200] [0]
  18] T [Write] [0x400681c0] [0]
  19] T [Write] [0x40067f00] [0]
  20] T [Write] [0x40067ec0] [0]
  21] T [Write] [0x40068500] [0]
  22] T [Write] [0x400684c0] [0]
  23] T [Write] [0x40069fc0] [0]
  24] T [Write] [0x4006a000] [0]
  25] T [Write] [0x40069400] [0]
  26] T [Write] [0x400693c0] [0]
  27] T [Write] [0x40068e00] [0]
  28] T [Write] [0x40068dc0] [0]
  29] T [Write] [0x40068b00] [0]
  30] T [Write] [0x40068ac0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    12]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    14]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    16]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    18]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    20]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    22]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    24]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    26]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    28]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    29]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    30]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    31]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [818] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c140] r[0] b[5] row[8194] col[224]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066a00] [0]
  1] T [Write] [0x400669c0] [0]
  2] T [Write] [0x40066700] [0]
  3] T [Write] [0x400666c0] [0]
  4] T [Write] [0x40066d00] [0]
  5] T [Write] [0x40066cc0] [0]
  6] T [Write] [0x400687c0] [0]
  7] T [Write] [0x40068800] [0]
  8] T [Write] [0x40067c00] [0]
  9] T [Write] [0x40067bc0] [0]
  10] T [Write] [0x40067600] [0]
  11] T [Write] [0x400675c0] [0]
  12] T [Write] [0x40067300] [0]
  13] T [Write] [0x400672c0] [0]
  14] T [Write] [0x4005c180] [0]
  15] T [Write] [0x40067900] [0]
  16] T [Write] [0x400678c0] [0]
  17] T [Write] [0x40068200] [0]
  18] T [Write] [0x400681c0] [0]
  19] T [Write] [0x40067f00] [0]
  20] T [Write] [0x40067ec0] [0]
  21] T [Write] [0x40068500] [0]
  22] T [Write] [0x400684c0] [0]
  23] T [Write] [0x40069fc0] [0]
  24] T [Write] [0x4006a000] [0]
  25] T [Write] [0x40069400] [0]
  26] T [Write] [0x400693c0] [0]
  27] T [Write] [0x40068e00] [0]
  28] T [Write] [0x40068dc0] [0]
  29] T [Write] [0x40068b00] [0]
  30] T [Write] [0x40068ac0] [0]
  31] T [Write] [0x4005c1c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [pre] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    2]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    4]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    6]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    8]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    10]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    12]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    14]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    16]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    18]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    20]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    22]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    24]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    26]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    28]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    29]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    30]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    31]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [819] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065500] r[0] b[4] row[8195] col[42] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066a00] [0]
  1] T [Write] [0x400669c0] [0]
  2] T [Write] [0x40066700] [0]
  3] T [Write] [0x400666c0] [0]
  4] T [Write] [0x40066d00] [0]
  5] T [Write] [0x40066cc0] [0]
  6] T [Write] [0x400687c0] [0]
  7] T [Write] [0x40068800] [0]
  8] T [Write] [0x40067c00] [0]
  9] T [Write] [0x40067bc0] [0]
  10] T [Write] [0x40067600] [0]
  11] T [Write] [0x400675c0] [0]
  12] T [Write] [0x40067300] [0]
  13] T [Write] [0x400672c0] [0]
  14] T [Write] [0x4005c180] [0]
  15] T [Write] [0x40067900] [0]
  16] T [Write] [0x400678c0] [0]
  17] T [Write] [0x40068200] [0]
  18] T [Write] [0x400681c0] [0]
  19] T [Write] [0x40067f00] [0]
  20] T [Write] [0x40067ec0] [0]
  21] T [Write] [0x40068500] [0]
  22] T [Write] [0x400684c0] [0]
  23] T [Write] [0x40069fc0] [0]
  24] T [Write] [0x4006a000] [0]
  25] T [Write] [0x40069400] [0]
  26] T [Write] [0x400693c0] [0]
  27] T [Write] [0x40068e00] [0]
  28] T [Write] [0x40068dc0] [0]
  29] T [Write] [0x40068b00] [0]
  30] T [Write] [0x40068ac0] [0]
  31] T [Write] [0x4005c1c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    2]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    6]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    8]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    10]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    12]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    14]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    16]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    18]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    20]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    22]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    24]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    26]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    28]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    29]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    30]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [820] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c140] r[0] b[5] row[8194] col[224] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066a00] [0]
  1] T [Write] [0x400669c0] [0]
  2] T [Write] [0x40066700] [0]
  3] T [Write] [0x400666c0] [0]
  4] T [Write] [0x40066d00] [0]
  5] T [Write] [0x40066cc0] [0]
  6] T [Write] [0x400687c0] [0]
  7] T [Write] [0x40068800] [0]
  8] T [Write] [0x40067c00] [0]
  9] T [Write] [0x40067bc0] [0]
  10] T [Write] [0x40067600] [0]
  11] T [Write] [0x400675c0] [0]
  12] T [Write] [0x40067300] [0]
  13] T [Write] [0x400672c0] [0]
  14] T [Write] [0x4005c180] [0]
  15] T [Write] [0x40067900] [0]
  16] T [Write] [0x400678c0] [0]
  17] T [Write] [0x40068200] [0]
  18] T [Write] [0x400681c0] [0]
  19] T [Write] [0x40067f00] [0]
  20] T [Write] [0x40067ec0] [0]
  21] T [Write] [0x40068500] [0]
  22] T [Write] [0x400684c0] [0]
  23] T [Write] [0x40069fc0] [0]
  24] T [Write] [0x4006a000] [0]
  25] T [Write] [0x40069400] [0]
  26] T [Write] [0x400693c0] [0]
  27] T [Write] [0x40068e00] [0]
  28] T [Write] [0x40068dc0] [0]
  29] T [Write] [0x40068b00] [0]
  30] T [Write] [0x40068ac0] [0]
  31] T [Write] [0x4005c1c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    2]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    6]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    8]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    10]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    12]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    14]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    16]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    18]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    20]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    22]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    24]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    26]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    28]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    29]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    30]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [821] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066a00] [0]
  1] T [Write] [0x400669c0] [0]
  2] T [Write] [0x40066700] [0]
  3] T [Write] [0x400666c0] [0]
  4] T [Write] [0x40066d00] [0]
  5] T [Write] [0x40066cc0] [0]
  6] T [Write] [0x400687c0] [0]
  7] T [Write] [0x40068800] [0]
  8] T [Write] [0x40067c00] [0]
  9] T [Write] [0x40067bc0] [0]
  10] T [Write] [0x40067600] [0]
  11] T [Write] [0x400675c0] [0]
  12] T [Write] [0x40067300] [0]
  13] T [Write] [0x400672c0] [0]
  14] T [Write] [0x4005c180] [0]
  15] T [Write] [0x40067900] [0]
  16] T [Write] [0x400678c0] [0]
  17] T [Write] [0x40068200] [0]
  18] T [Write] [0x400681c0] [0]
  19] T [Write] [0x40067f00] [0]
  20] T [Write] [0x40067ec0] [0]
  21] T [Write] [0x40068500] [0]
  22] T [Write] [0x400684c0] [0]
  23] T [Write] [0x40069fc0] [0]
  24] T [Write] [0x4006a000] [0]
  25] T [Write] [0x40069400] [0]
  26] T [Write] [0x400693c0] [0]
  27] T [Write] [0x40068e00] [0]
  28] T [Write] [0x40068dc0] [0]
  29] T [Write] [0x40068b00] [0]
  30] T [Write] [0x40068ac0] [0]
  31] T [Write] [0x4005c1c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    2]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    6]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    8]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    10]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    12]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
    14]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    15]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    16]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    17]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    18]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    19]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    20]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    21]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    22]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    23]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    24]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    25]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    26]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    27]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    28]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    29]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    30]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [822] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c140] r[0] b[5] row[8194] col[224] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
== New Transaction - Mapping Address [0x40066a00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 53
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400669c0] [0]
  1] T [Write] [0x40066700] [0]
  2] T [Write] [0x400666c0] [0]
  3] T [Write] [0x40066d00] [0]
  4] T [Write] [0x40066cc0] [0]
  5] T [Write] [0x400687c0] [0]
  6] T [Write] [0x40068800] [0]
  7] T [Write] [0x40067c00] [0]
  8] T [Write] [0x40067bc0] [0]
  9] T [Write] [0x40067600] [0]
  10] T [Write] [0x400675c0] [0]
  11] T [Write] [0x40067300] [0]
  12] T [Write] [0x400672c0] [0]
  13] T [Write] [0x4005c180] [0]
  14] T [Write] [0x40067900] [0]
  15] T [Write] [0x400678c0] [0]
  16] T [Write] [0x40068200] [0]
  17] T [Write] [0x400681c0] [0]
  18] T [Write] [0x40067f00] [0]
  19] T [Write] [0x40067ec0] [0]
  20] T [Write] [0x40068500] [0]
  21] T [Write] [0x400684c0] [0]
  22] T [Write] [0x40069fc0] [0]
  23] T [Write] [0x4006a000] [0]
  24] T [Write] [0x40069400] [0]
  25] T [Write] [0x400693c0] [0]
  26] T [Write] [0x40068e00] [0]
  27] T [Write] [0x40068dc0] [0]
  28] T [Write] [0x40068b00] [0]
  29] T [Write] [0x40068ac0] [0]
  30] T [Write] [0x4005c1c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
    1]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    2]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    3]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    5]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    6]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    7]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    8]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    9]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    10]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    11]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    12]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    13]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    14]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    15]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    16]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    17]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    18]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    19]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    20]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    21]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    22]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    23]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    24]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    25]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    26]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    27]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    28]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    29]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    30]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    31]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [823] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40067000] r[0] b[0] row[8195] col[56]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400669c0] [0]
  1] T [Write] [0x40066700] [0]
  2] T [Write] [0x400666c0] [0]
  3] T [Write] [0x40066d00] [0]
  4] T [Write] [0x40066cc0] [0]
  5] T [Write] [0x400687c0] [0]
  6] T [Write] [0x40068800] [0]
  7] T [Write] [0x40067c00] [0]
  8] T [Write] [0x40067bc0] [0]
  9] T [Write] [0x40067600] [0]
  10] T [Write] [0x400675c0] [0]
  11] T [Write] [0x40067300] [0]
  12] T [Write] [0x400672c0] [0]
  13] T [Write] [0x4005c180] [0]
  14] T [Write] [0x40067900] [0]
  15] T [Write] [0x400678c0] [0]
  16] T [Write] [0x40068200] [0]
  17] T [Write] [0x400681c0] [0]
  18] T [Write] [0x40067f00] [0]
  19] T [Write] [0x40067ec0] [0]
  20] T [Write] [0x40068500] [0]
  21] T [Write] [0x400684c0] [0]
  22] T [Write] [0x40069fc0] [0]
  23] T [Write] [0x4006a000] [0]
  24] T [Write] [0x40069400] [0]
  25] T [Write] [0x400693c0] [0]
  26] T [Write] [0x40068e00] [0]
  27] T [Write] [0x40068dc0] [0]
  28] T [Write] [0x40068b00] [0]
  29] T [Write] [0x40068ac0] [0]
  30] T [Write] [0x4005c1c0] [0]
  31] T [Write] [0x40069100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [8194] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    1]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    2]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    3]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    4]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    5]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    6]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    7]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    8]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    9]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    10]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    11]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    12]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    13]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    14]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    15]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    16]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    17]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    18]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    19]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    20]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    21]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    22]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    23]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    24]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    25]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    26]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    27]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    28]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    29]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    30]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [824] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40063cc0] r[0] b[3] row[8195] col[30]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400669c0] [0]
  1] T [Write] [0x40066700] [0]
  2] T [Write] [0x400666c0] [0]
  3] T [Write] [0x40066d00] [0]
  4] T [Write] [0x40066cc0] [0]
  5] T [Write] [0x400687c0] [0]
  6] T [Write] [0x40068800] [0]
  7] T [Write] [0x40067c00] [0]
  8] T [Write] [0x40067bc0] [0]
  9] T [Write] [0x40067600] [0]
  10] T [Write] [0x400675c0] [0]
  11] T [Write] [0x40067300] [0]
  12] T [Write] [0x400672c0] [0]
  13] T [Write] [0x4005c180] [0]
  14] T [Write] [0x40067900] [0]
  15] T [Write] [0x400678c0] [0]
  16] T [Write] [0x40068200] [0]
  17] T [Write] [0x400681c0] [0]
  18] T [Write] [0x40067f00] [0]
  19] T [Write] [0x40067ec0] [0]
  20] T [Write] [0x40068500] [0]
  21] T [Write] [0x400684c0] [0]
  22] T [Write] [0x40069fc0] [0]
  23] T [Write] [0x4006a000] [0]
  24] T [Write] [0x40069400] [0]
  25] T [Write] [0x400693c0] [0]
  26] T [Write] [0x40068e00] [0]
  27] T [Write] [0x40068dc0] [0]
  28] T [Write] [0x40068b00] [0]
  29] T [Write] [0x40068ac0] [0]
  30] T [Write] [0x4005c1c0] [0]
  31] T [Write] [0x40069100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [8194] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    1]BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
    2]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    3]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    4]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    5]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    6]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    7]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    8]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    9]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    10]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    11]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    12]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    13]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    14]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    15]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    16]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    17]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    18]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    19]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    20]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    21]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    22]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    23]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    24]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    25]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    26]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    27]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    28]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    29]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    30]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [825] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
== New Transaction - Mapping Address [0x400669c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 52
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066700] [0]
  1] T [Write] [0x400666c0] [0]
  2] T [Write] [0x40066d00] [0]
  3] T [Write] [0x40066cc0] [0]
  4] T [Write] [0x400687c0] [0]
  5] T [Write] [0x40068800] [0]
  6] T [Write] [0x40067c00] [0]
  7] T [Write] [0x40067bc0] [0]
  8] T [Write] [0x40067600] [0]
  9] T [Write] [0x400675c0] [0]
  10] T [Write] [0x40067300] [0]
  11] T [Write] [0x400672c0] [0]
  12] T [Write] [0x4005c180] [0]
  13] T [Write] [0x40067900] [0]
  14] T [Write] [0x400678c0] [0]
  15] T [Write] [0x40068200] [0]
  16] T [Write] [0x400681c0] [0]
  17] T [Write] [0x40067f00] [0]
  18] T [Write] [0x40067ec0] [0]
  19] T [Write] [0x40068500] [0]
  20] T [Write] [0x400684c0] [0]
  21] T [Write] [0x40069fc0] [0]
  22] T [Write] [0x4006a000] [0]
  23] T [Write] [0x40069400] [0]
  24] T [Write] [0x400693c0] [0]
  25] T [Write] [0x40068e00] [0]
  26] T [Write] [0x40068dc0] [0]
  27] T [Write] [0x40068b00] [0]
  28] T [Write] [0x40068ac0] [0]
  29] T [Write] [0x4005c1c0] [0]
  30] T [Write] [0x40069100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [8194] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    2]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    3]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    4]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    5]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    6]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    7]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    8]BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    9]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    10]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    11]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    12]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    13]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    14]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    15]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    16]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    17]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    18]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    19]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    20]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    21]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    22]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    23]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    24]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    25]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    26]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    27]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    28]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    29]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    30]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [826] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400642c0] r[0] b[3] row[8195] col[33]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40063cc0] r[0] b[3] row[8195] col[30] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
== New Transaction - Mapping Address [0x40066700] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 51
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400666c0] [0]
  1] T [Write] [0x40066d00] [0]
  2] T [Write] [0x40066cc0] [0]
  3] T [Write] [0x400687c0] [0]
  4] T [Write] [0x40068800] [0]
  5] T [Write] [0x40067c00] [0]
  6] T [Write] [0x40067bc0] [0]
  7] T [Write] [0x40067600] [0]
  8] T [Write] [0x400675c0] [0]
  9] T [Write] [0x40067300] [0]
  10] T [Write] [0x400672c0] [0]
  11] T [Write] [0x4005c180] [0]
  12] T [Write] [0x40067900] [0]
  13] T [Write] [0x400678c0] [0]
  14] T [Write] [0x40068200] [0]
  15] T [Write] [0x400681c0] [0]
  16] T [Write] [0x40067f00] [0]
  17] T [Write] [0x40067ec0] [0]
  18] T [Write] [0x40068500] [0]
  19] T [Write] [0x400684c0] [0]
  20] T [Write] [0x40069fc0] [0]
  21] T [Write] [0x4006a000] [0]
  22] T [Write] [0x40069400] [0]
  23] T [Write] [0x400693c0] [0]
  24] T [Write] [0x40068e00] [0]
  25] T [Write] [0x40068dc0] [0]
  26] T [Write] [0x40068b00] [0]
  27] T [Write] [0x40068ac0] [0]
  28] T [Write] [0x4005c1c0] [0]
  29] T [Write] [0x40069100] [0]
  30] T [Write] [0x400690c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    2]BP [ACT] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    3]BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
    4]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    5]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    6]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    7]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    8]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    9]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    10]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    11]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    12]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    13]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    14]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    15]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    16]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    17]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    18]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    19]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    20]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    21]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    22]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    23]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    24]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    25]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    26]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    27]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    28]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    29]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    30]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    31]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [827] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
== New Transaction - Mapping Address [0x400666c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 51
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066d00] [0]
  1] T [Write] [0x40066cc0] [0]
  2] T [Write] [0x400687c0] [0]
  3] T [Write] [0x40068800] [0]
  4] T [Write] [0x40067c00] [0]
  5] T [Write] [0x40067bc0] [0]
  6] T [Write] [0x40067600] [0]
  7] T [Write] [0x400675c0] [0]
  8] T [Write] [0x40067300] [0]
  9] T [Write] [0x400672c0] [0]
  10] T [Write] [0x4005c180] [0]
  11] T [Write] [0x40067900] [0]
  12] T [Write] [0x400678c0] [0]
  13] T [Write] [0x40068200] [0]
  14] T [Write] [0x400681c0] [0]
  15] T [Write] [0x40067f00] [0]
  16] T [Write] [0x40067ec0] [0]
  17] T [Write] [0x40068500] [0]
  18] T [Write] [0x400684c0] [0]
  19] T [Write] [0x40069fc0] [0]
  20] T [Write] [0x4006a000] [0]
  21] T [Write] [0x40069400] [0]
  22] T [Write] [0x400693c0] [0]
  23] T [Write] [0x40068e00] [0]
  24] T [Write] [0x40068dc0] [0]
  25] T [Write] [0x40068b00] [0]
  26] T [Write] [0x40068ac0] [0]
  27] T [Write] [0x4005c1c0] [0]
  28] T [Write] [0x40069100] [0]
  29] T [Write] [0x400690c0] [0]
  30] T [Write] [0x40069a00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [8194] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    2]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    3]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    4]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    5]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    6]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    7]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    8]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    9]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    10]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    11]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    12]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    13]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    14]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    15]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    16]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    17]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    18]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    19]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    20]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    21]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    22]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    23]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    24]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    25]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    26]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    27]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    28]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    29]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    30]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    31]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [828] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400648c0] r[0] b[3] row[8195] col[36]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40063cc0] r[0] b[3] row[8195] col[30] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400642c0] r[0] b[3] row[8195] col[33] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066d00] [0]
  1] T [Write] [0x40066cc0] [0]
  2] T [Write] [0x400687c0] [0]
  3] T [Write] [0x40068800] [0]
  4] T [Write] [0x40067c00] [0]
  5] T [Write] [0x40067bc0] [0]
  6] T [Write] [0x40067600] [0]
  7] T [Write] [0x400675c0] [0]
  8] T [Write] [0x40067300] [0]
  9] T [Write] [0x400672c0] [0]
  10] T [Write] [0x4005c180] [0]
  11] T [Write] [0x40067900] [0]
  12] T [Write] [0x400678c0] [0]
  13] T [Write] [0x40068200] [0]
  14] T [Write] [0x400681c0] [0]
  15] T [Write] [0x40067f00] [0]
  16] T [Write] [0x40067ec0] [0]
  17] T [Write] [0x40068500] [0]
  18] T [Write] [0x400684c0] [0]
  19] T [Write] [0x40069fc0] [0]
  20] T [Write] [0x4006a000] [0]
  21] T [Write] [0x40069400] [0]
  22] T [Write] [0x400693c0] [0]
  23] T [Write] [0x40068e00] [0]
  24] T [Write] [0x40068dc0] [0]
  25] T [Write] [0x40068b00] [0]
  26] T [Write] [0x40068ac0] [0]
  27] T [Write] [0x4005c1c0] [0]
  28] T [Write] [0x40069100] [0]
  29] T [Write] [0x400690c0] [0]
  30] T [Write] [0x40069a00] [0]
  31] T [Write] [0x400699c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [idle] [pre] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    2]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    3]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    4]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    5]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    6]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    7]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    8]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    9]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    10]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    11]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    12]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    13]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    14]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    15]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    16]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    17]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    18]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    19]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    20]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    21]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    22]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    23]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    24]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    25]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    26]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    27]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    28]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    29]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    30]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    31]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [829] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[5] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066d00] [0]
  1] T [Write] [0x40066cc0] [0]
  2] T [Write] [0x400687c0] [0]
  3] T [Write] [0x40068800] [0]
  4] T [Write] [0x40067c00] [0]
  5] T [Write] [0x40067bc0] [0]
  6] T [Write] [0x40067600] [0]
  7] T [Write] [0x400675c0] [0]
  8] T [Write] [0x40067300] [0]
  9] T [Write] [0x400672c0] [0]
  10] T [Write] [0x4005c180] [0]
  11] T [Write] [0x40067900] [0]
  12] T [Write] [0x400678c0] [0]
  13] T [Write] [0x40068200] [0]
  14] T [Write] [0x400681c0] [0]
  15] T [Write] [0x40067f00] [0]
  16] T [Write] [0x40067ec0] [0]
  17] T [Write] [0x40068500] [0]
  18] T [Write] [0x400684c0] [0]
  19] T [Write] [0x40069fc0] [0]
  20] T [Write] [0x4006a000] [0]
  21] T [Write] [0x40069400] [0]
  22] T [Write] [0x400693c0] [0]
  23] T [Write] [0x40068e00] [0]
  24] T [Write] [0x40068dc0] [0]
  25] T [Write] [0x40068b00] [0]
  26] T [Write] [0x40068ac0] [0]
  27] T [Write] [0x4005c1c0] [0]
  28] T [Write] [0x40069100] [0]
  29] T [Write] [0x400690c0] [0]
  30] T [Write] [0x40069a00] [0]
  31] T [Write] [0x400699c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [pre] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [ACT] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    2]BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
    3]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    4]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    5]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    6]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    7]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    8]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    9]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    10]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    11]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    12]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    13]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    14]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    15]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    16]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    17]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    18]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    19]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    20]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    21]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    22]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    23]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    24]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    25]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    26]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    27]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    28]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    29]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    30]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [830] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c100] r[0] b[4] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400642c0] r[0] b[3] row[8195] col[33] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400648c0] r[0] b[3] row[8195] col[36] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
== New Transaction - Mapping Address [0x40066d00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 54
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066cc0] [0]
  1] T [Write] [0x400687c0] [0]
  2] T [Write] [0x40068800] [0]
  3] T [Write] [0x40067c00] [0]
  4] T [Write] [0x40067bc0] [0]
  5] T [Write] [0x40067600] [0]
  6] T [Write] [0x400675c0] [0]
  7] T [Write] [0x40067300] [0]
  8] T [Write] [0x400672c0] [0]
  9] T [Write] [0x4005c180] [0]
  10] T [Write] [0x40067900] [0]
  11] T [Write] [0x400678c0] [0]
  12] T [Write] [0x40068200] [0]
  13] T [Write] [0x400681c0] [0]
  14] T [Write] [0x40067f00] [0]
  15] T [Write] [0x40067ec0] [0]
  16] T [Write] [0x40068500] [0]
  17] T [Write] [0x400684c0] [0]
  18] T [Write] [0x40069fc0] [0]
  19] T [Write] [0x4006a000] [0]
  20] T [Write] [0x40069400] [0]
  21] T [Write] [0x400693c0] [0]
  22] T [Write] [0x40068e00] [0]
  23] T [Write] [0x40068dc0] [0]
  24] T [Write] [0x40068b00] [0]
  25] T [Write] [0x40068ac0] [0]
  26] T [Write] [0x4005c1c0] [0]
  27] T [Write] [0x40069100] [0]
  28] T [Write] [0x400690c0] [0]
  29] T [Write] [0x40069a00] [0]
  30] T [Write] [0x400699c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [pre] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    2]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    3]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    4]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    5]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    6]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    7]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    8]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    9]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    10]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    11]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    12]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    13]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    14]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    15]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    16]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    17]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    18]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    19]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    20]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    21]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    22]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    23]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    24]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    25]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    26]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    27]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    28]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    29]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    30]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [831] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40064ec0] r[0] b[3] row[8195] col[39]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40066cc0] [0]
  1] T [Write] [0x400687c0] [0]
  2] T [Write] [0x40068800] [0]
  3] T [Write] [0x40067c00] [0]
  4] T [Write] [0x40067bc0] [0]
  5] T [Write] [0x40067600] [0]
  6] T [Write] [0x400675c0] [0]
  7] T [Write] [0x40067300] [0]
  8] T [Write] [0x400672c0] [0]
  9] T [Write] [0x4005c180] [0]
  10] T [Write] [0x40067900] [0]
  11] T [Write] [0x400678c0] [0]
  12] T [Write] [0x40068200] [0]
  13] T [Write] [0x400681c0] [0]
  14] T [Write] [0x40067f00] [0]
  15] T [Write] [0x40067ec0] [0]
  16] T [Write] [0x40068500] [0]
  17] T [Write] [0x400684c0] [0]
  18] T [Write] [0x40069fc0] [0]
  19] T [Write] [0x4006a000] [0]
  20] T [Write] [0x40069400] [0]
  21] T [Write] [0x400693c0] [0]
  22] T [Write] [0x40068e00] [0]
  23] T [Write] [0x40068dc0] [0]
  24] T [Write] [0x40068b00] [0]
  25] T [Write] [0x40068ac0] [0]
  26] T [Write] [0x4005c1c0] [0]
  27] T [Write] [0x40069100] [0]
  28] T [Write] [0x400690c0] [0]
  29] T [Write] [0x40069a00] [0]
  30] T [Write] [0x400699c0] [0]
  31] T [Write] [0x40069700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [pre] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [ACT] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    2]BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
    3]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    4]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    5]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    6]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    7]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    8]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    9]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    10]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    11]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    12]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    13]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    14]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    15]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    16]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    17]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    18]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    19]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    20]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    21]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    22]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    23]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    24]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    25]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    26]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    27]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    28]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    29]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    30]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [832] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400648c0] r[0] b[3] row[8195] col[36] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
== New Transaction - Mapping Address [0x40066cc0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 54
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400687c0] [0]
  1] T [Write] [0x40068800] [0]
  2] T [Write] [0x40067c00] [0]
  3] T [Write] [0x40067bc0] [0]
  4] T [Write] [0x40067600] [0]
  5] T [Write] [0x400675c0] [0]
  6] T [Write] [0x40067300] [0]
  7] T [Write] [0x400672c0] [0]
  8] T [Write] [0x4005c180] [0]
  9] T [Write] [0x40067900] [0]
  10] T [Write] [0x400678c0] [0]
  11] T [Write] [0x40068200] [0]
  12] T [Write] [0x400681c0] [0]
  13] T [Write] [0x40067f00] [0]
  14] T [Write] [0x40067ec0] [0]
  15] T [Write] [0x40068500] [0]
  16] T [Write] [0x400684c0] [0]
  17] T [Write] [0x40069fc0] [0]
  18] T [Write] [0x4006a000] [0]
  19] T [Write] [0x40069400] [0]
  20] T [Write] [0x400693c0] [0]
  21] T [Write] [0x40068e00] [0]
  22] T [Write] [0x40068dc0] [0]
  23] T [Write] [0x40068b00] [0]
  24] T [Write] [0x40068ac0] [0]
  25] T [Write] [0x4005c1c0] [0]
  26] T [Write] [0x40069100] [0]
  27] T [Write] [0x400690c0] [0]
  28] T [Write] [0x40069a00] [0]
  29] T [Write] [0x400699c0] [0]
  30] T [Write] [0x40069700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    2]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    3]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    4]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    5]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    6]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    7]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    8]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    9]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    10]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    11]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    12]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    13]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    14]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    15]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    16]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    17]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    18]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    19]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    20]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    21]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    22]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    23]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    24]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    25]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    26]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    27]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    28]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    29]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    30]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [833] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400654c0] r[0] b[3] row[8195] col[42]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40064ec0] r[0] b[3] row[8195] col[39] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400687c0] [0]
  1] T [Write] [0x40068800] [0]
  2] T [Write] [0x40067c00] [0]
  3] T [Write] [0x40067bc0] [0]
  4] T [Write] [0x40067600] [0]
  5] T [Write] [0x400675c0] [0]
  6] T [Write] [0x40067300] [0]
  7] T [Write] [0x400672c0] [0]
  8] T [Write] [0x4005c180] [0]
  9] T [Write] [0x40067900] [0]
  10] T [Write] [0x400678c0] [0]
  11] T [Write] [0x40068200] [0]
  12] T [Write] [0x400681c0] [0]
  13] T [Write] [0x40067f00] [0]
  14] T [Write] [0x40067ec0] [0]
  15] T [Write] [0x40068500] [0]
  16] T [Write] [0x400684c0] [0]
  17] T [Write] [0x40069fc0] [0]
  18] T [Write] [0x4006a000] [0]
  19] T [Write] [0x40069400] [0]
  20] T [Write] [0x400693c0] [0]
  21] T [Write] [0x40068e00] [0]
  22] T [Write] [0x40068dc0] [0]
  23] T [Write] [0x40068b00] [0]
  24] T [Write] [0x40068ac0] [0]
  25] T [Write] [0x4005c1c0] [0]
  26] T [Write] [0x40069100] [0]
  27] T [Write] [0x400690c0] [0]
  28] T [Write] [0x40069a00] [0]
  29] T [Write] [0x400699c0] [0]
  30] T [Write] [0x40069700] [0]
  31] T [Write] [0x400696c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
    1]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    2]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    3]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    4]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    5]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    6]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    7]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    8]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    9]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    10]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    11]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    12]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    13]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    14]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    15]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    16]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    17]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    18]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    19]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    20]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    21]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    22]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    23]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    24]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    25]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    26]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    27]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    28]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    29]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    30]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [834] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
== New Transaction - Mapping Address [0x400687c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 67
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068800] [0]
  1] T [Write] [0x40067c00] [0]
  2] T [Write] [0x40067bc0] [0]
  3] T [Write] [0x40067600] [0]
  4] T [Write] [0x400675c0] [0]
  5] T [Write] [0x40067300] [0]
  6] T [Write] [0x400672c0] [0]
  7] T [Write] [0x4005c180] [0]
  8] T [Write] [0x40067900] [0]
  9] T [Write] [0x400678c0] [0]
  10] T [Write] [0x40068200] [0]
  11] T [Write] [0x400681c0] [0]
  12] T [Write] [0x40067f00] [0]
  13] T [Write] [0x40067ec0] [0]
  14] T [Write] [0x40068500] [0]
  15] T [Write] [0x400684c0] [0]
  16] T [Write] [0x40069fc0] [0]
  17] T [Write] [0x4006a000] [0]
  18] T [Write] [0x40069400] [0]
  19] T [Write] [0x400693c0] [0]
  20] T [Write] [0x40068e00] [0]
  21] T [Write] [0x40068dc0] [0]
  22] T [Write] [0x40068b00] [0]
  23] T [Write] [0x40068ac0] [0]
  24] T [Write] [0x4005c1c0] [0]
  25] T [Write] [0x40069100] [0]
  26] T [Write] [0x400690c0] [0]
  27] T [Write] [0x40069a00] [0]
  28] T [Write] [0x400699c0] [0]
  29] T [Write] [0x40069700] [0]
  30] T [Write] [0x400696c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    1]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    2]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    3]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    4]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    5]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    6]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    7]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    8]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    9]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    10]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    11]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    12]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    13]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    14]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    15]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    16]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    17]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    18]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    19]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    20]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    21]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    22]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    23]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    24]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    25]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    26]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    27]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    28]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    29]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    30]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    31]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [835] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c100] r[0] b[4] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40064ec0] r[0] b[3] row[8195] col[39] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400654c0] r[0] b[3] row[8195] col[42] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068800] [0]
  1] T [Write] [0x40067c00] [0]
  2] T [Write] [0x40067bc0] [0]
  3] T [Write] [0x40067600] [0]
  4] T [Write] [0x400675c0] [0]
  5] T [Write] [0x40067300] [0]
  6] T [Write] [0x400672c0] [0]
  7] T [Write] [0x4005c180] [0]
  8] T [Write] [0x40067900] [0]
  9] T [Write] [0x400678c0] [0]
  10] T [Write] [0x40068200] [0]
  11] T [Write] [0x400681c0] [0]
  12] T [Write] [0x40067f00] [0]
  13] T [Write] [0x40067ec0] [0]
  14] T [Write] [0x40068500] [0]
  15] T [Write] [0x400684c0] [0]
  16] T [Write] [0x40069fc0] [0]
  17] T [Write] [0x4006a000] [0]
  18] T [Write] [0x40069400] [0]
  19] T [Write] [0x400693c0] [0]
  20] T [Write] [0x40068e00] [0]
  21] T [Write] [0x40068dc0] [0]
  22] T [Write] [0x40068b00] [0]
  23] T [Write] [0x40068ac0] [0]
  24] T [Write] [0x4005c1c0] [0]
  25] T [Write] [0x40069100] [0]
  26] T [Write] [0x400690c0] [0]
  27] T [Write] [0x40069a00] [0]
  28] T [Write] [0x400699c0] [0]
  29] T [Write] [0x40069700] [0]
  30] T [Write] [0x400696c0] [0]
  31] T [Write] [0x40069d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
    1]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    2]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    3]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    4]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    5]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    6]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    7]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    8]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    9]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    10]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    11]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    12]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    13]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    14]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    15]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    16]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    17]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    18]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    19]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    20]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    21]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    22]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    23]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    24]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    25]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    26]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    27]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    28]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    29]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    30]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    31]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [836] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068800] [0]
  1] T [Write] [0x40067c00] [0]
  2] T [Write] [0x40067bc0] [0]
  3] T [Write] [0x40067600] [0]
  4] T [Write] [0x400675c0] [0]
  5] T [Write] [0x40067300] [0]
  6] T [Write] [0x400672c0] [0]
  7] T [Write] [0x4005c180] [0]
  8] T [Write] [0x40067900] [0]
  9] T [Write] [0x400678c0] [0]
  10] T [Write] [0x40068200] [0]
  11] T [Write] [0x400681c0] [0]
  12] T [Write] [0x40067f00] [0]
  13] T [Write] [0x40067ec0] [0]
  14] T [Write] [0x40068500] [0]
  15] T [Write] [0x400684c0] [0]
  16] T [Write] [0x40069fc0] [0]
  17] T [Write] [0x4006a000] [0]
  18] T [Write] [0x40069400] [0]
  19] T [Write] [0x400693c0] [0]
  20] T [Write] [0x40068e00] [0]
  21] T [Write] [0x40068dc0] [0]
  22] T [Write] [0x40068b00] [0]
  23] T [Write] [0x40068ac0] [0]
  24] T [Write] [0x4005c1c0] [0]
  25] T [Write] [0x40069100] [0]
  26] T [Write] [0x400690c0] [0]
  27] T [Write] [0x40069a00] [0]
  28] T [Write] [0x400699c0] [0]
  29] T [Write] [0x40069700] [0]
  30] T [Write] [0x400696c0] [0]
  31] T [Write] [0x40069d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    1]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    2]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    3]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    4]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    5]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    6]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    7]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    8]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    9]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    10]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    11]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    12]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    13]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    14]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    15]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    16]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    17]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    18]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    19]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    20]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    21]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    22]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    23]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    24]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    25]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    26]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    27]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    28]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    29]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    30]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [837] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066fc0] r[0] b[7] row[8195] col[55]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400654c0] r[0] b[3] row[8195] col[42] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c100] r[0] b[4] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068800] [0]
  1] T [Write] [0x40067c00] [0]
  2] T [Write] [0x40067bc0] [0]
  3] T [Write] [0x40067600] [0]
  4] T [Write] [0x400675c0] [0]
  5] T [Write] [0x40067300] [0]
  6] T [Write] [0x400672c0] [0]
  7] T [Write] [0x4005c180] [0]
  8] T [Write] [0x40067900] [0]
  9] T [Write] [0x400678c0] [0]
  10] T [Write] [0x40068200] [0]
  11] T [Write] [0x400681c0] [0]
  12] T [Write] [0x40067f00] [0]
  13] T [Write] [0x40067ec0] [0]
  14] T [Write] [0x40068500] [0]
  15] T [Write] [0x400684c0] [0]
  16] T [Write] [0x40069fc0] [0]
  17] T [Write] [0x4006a000] [0]
  18] T [Write] [0x40069400] [0]
  19] T [Write] [0x400693c0] [0]
  20] T [Write] [0x40068e00] [0]
  21] T [Write] [0x40068dc0] [0]
  22] T [Write] [0x40068b00] [0]
  23] T [Write] [0x40068ac0] [0]
  24] T [Write] [0x4005c1c0] [0]
  25] T [Write] [0x40069100] [0]
  26] T [Write] [0x400690c0] [0]
  27] T [Write] [0x40069a00] [0]
  28] T [Write] [0x400699c0] [0]
  29] T [Write] [0x40069700] [0]
  30] T [Write] [0x400696c0] [0]
  31] T [Write] [0x40069d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
    1]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    2]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    3]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    4]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    5]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    6]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    7]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    8]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    9]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    10]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    11]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    12]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    13]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    14]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    15]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    16]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    17]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    18]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    19]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    20]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    21]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    22]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    23]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    24]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    25]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    26]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    27]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    28]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    29]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    30]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [838] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
== New Transaction - Mapping Address [0x40068800] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 68
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067c00] [0]
  1] T [Write] [0x40067bc0] [0]
  2] T [Write] [0x40067600] [0]
  3] T [Write] [0x400675c0] [0]
  4] T [Write] [0x40067300] [0]
  5] T [Write] [0x400672c0] [0]
  6] T [Write] [0x4005c180] [0]
  7] T [Write] [0x40067900] [0]
  8] T [Write] [0x400678c0] [0]
  9] T [Write] [0x40068200] [0]
  10] T [Write] [0x400681c0] [0]
  11] T [Write] [0x40067f00] [0]
  12] T [Write] [0x40067ec0] [0]
  13] T [Write] [0x40068500] [0]
  14] T [Write] [0x400684c0] [0]
  15] T [Write] [0x40069fc0] [0]
  16] T [Write] [0x4006a000] [0]
  17] T [Write] [0x40069400] [0]
  18] T [Write] [0x400693c0] [0]
  19] T [Write] [0x40068e00] [0]
  20] T [Write] [0x40068dc0] [0]
  21] T [Write] [0x40068b00] [0]
  22] T [Write] [0x40068ac0] [0]
  23] T [Write] [0x4005c1c0] [0]
  24] T [Write] [0x40069100] [0]
  25] T [Write] [0x400690c0] [0]
  26] T [Write] [0x40069a00] [0]
  27] T [Write] [0x400699c0] [0]
  28] T [Write] [0x40069700] [0]
  29] T [Write] [0x400696c0] [0]
  30] T [Write] [0x40069d00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    1]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    2]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    3]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    4]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    5]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    6]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    7]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    8]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    9]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    10]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    11]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    12]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    13]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    14]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    15]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    16]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    17]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    18]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    19]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    20]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    21]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    22]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    23]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    24]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    25]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    26]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    27]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    28]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    29]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    30]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    31]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [839] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067000] r[0] b[0] row[8195] col[56]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c100] r[0] b[4] row[8194] col[224] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066fc0] r[0] b[7] row[8195] col[55] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067c00] [0]
  1] T [Write] [0x40067bc0] [0]
  2] T [Write] [0x40067600] [0]
  3] T [Write] [0x400675c0] [0]
  4] T [Write] [0x40067300] [0]
  5] T [Write] [0x400672c0] [0]
  6] T [Write] [0x4005c180] [0]
  7] T [Write] [0x40067900] [0]
  8] T [Write] [0x400678c0] [0]
  9] T [Write] [0x40068200] [0]
  10] T [Write] [0x400681c0] [0]
  11] T [Write] [0x40067f00] [0]
  12] T [Write] [0x40067ec0] [0]
  13] T [Write] [0x40068500] [0]
  14] T [Write] [0x400684c0] [0]
  15] T [Write] [0x40069fc0] [0]
  16] T [Write] [0x4006a000] [0]
  17] T [Write] [0x40069400] [0]
  18] T [Write] [0x400693c0] [0]
  19] T [Write] [0x40068e00] [0]
  20] T [Write] [0x40068dc0] [0]
  21] T [Write] [0x40068b00] [0]
  22] T [Write] [0x40068ac0] [0]
  23] T [Write] [0x4005c1c0] [0]
  24] T [Write] [0x40069100] [0]
  25] T [Write] [0x400690c0] [0]
  26] T [Write] [0x40069a00] [0]
  27] T [Write] [0x400699c0] [0]
  28] T [Write] [0x40069700] [0]
  29] T [Write] [0x400696c0] [0]
  30] T [Write] [0x40069d00] [0]
  31] T [Write] [0x40069cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40066400] r[0] b[0] row[8195] col[50]
    1]BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
    2]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    3]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    4]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    5]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    6]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    7]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    8]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    9]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    10]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    11]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    12]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    13]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    14]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    15]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    16]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    17]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    18]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    19]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    20]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    21]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    22]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    23]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    24]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    25]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    26]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    27]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    28]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    29]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    30]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    31]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [840] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
== New Transaction - Mapping Address [0x40067c00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 62
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067bc0] [0]
  1] T [Write] [0x40067600] [0]
  2] T [Write] [0x400675c0] [0]
  3] T [Write] [0x40067300] [0]
  4] T [Write] [0x400672c0] [0]
  5] T [Write] [0x4005c180] [0]
  6] T [Write] [0x40067900] [0]
  7] T [Write] [0x400678c0] [0]
  8] T [Write] [0x40068200] [0]
  9] T [Write] [0x400681c0] [0]
  10] T [Write] [0x40067f00] [0]
  11] T [Write] [0x40067ec0] [0]
  12] T [Write] [0x40068500] [0]
  13] T [Write] [0x400684c0] [0]
  14] T [Write] [0x40069fc0] [0]
  15] T [Write] [0x4006a000] [0]
  16] T [Write] [0x40069400] [0]
  17] T [Write] [0x400693c0] [0]
  18] T [Write] [0x40068e00] [0]
  19] T [Write] [0x40068dc0] [0]
  20] T [Write] [0x40068b00] [0]
  21] T [Write] [0x40068ac0] [0]
  22] T [Write] [0x4005c1c0] [0]
  23] T [Write] [0x40069100] [0]
  24] T [Write] [0x400690c0] [0]
  25] T [Write] [0x40069a00] [0]
  26] T [Write] [0x400699c0] [0]
  27] T [Write] [0x40069700] [0]
  28] T [Write] [0x400696c0] [0]
  29] T [Write] [0x40069d00] [0]
  30] T [Write] [0x40069cc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    1]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    2]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    3]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    4]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    5]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    6]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    7]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    8]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    9]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    10]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    11]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    12]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    13]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    14]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    15]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    16]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    17]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    18]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    19]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    20]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    21]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    22]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    23]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    24]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    25]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    26]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    27]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    28]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    29]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    30]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    31]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [841] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066400] r[0] b[0] row[8195] col[50]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066fc0] r[0] b[7] row[8195] col[55] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067000] r[0] b[0] row[8195] col[56] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067bc0] [0]
  1] T [Write] [0x40067600] [0]
  2] T [Write] [0x400675c0] [0]
  3] T [Write] [0x40067300] [0]
  4] T [Write] [0x400672c0] [0]
  5] T [Write] [0x4005c180] [0]
  6] T [Write] [0x40067900] [0]
  7] T [Write] [0x400678c0] [0]
  8] T [Write] [0x40068200] [0]
  9] T [Write] [0x400681c0] [0]
  10] T [Write] [0x40067f00] [0]
  11] T [Write] [0x40067ec0] [0]
  12] T [Write] [0x40068500] [0]
  13] T [Write] [0x400684c0] [0]
  14] T [Write] [0x40069fc0] [0]
  15] T [Write] [0x4006a000] [0]
  16] T [Write] [0x40069400] [0]
  17] T [Write] [0x400693c0] [0]
  18] T [Write] [0x40068e00] [0]
  19] T [Write] [0x40068dc0] [0]
  20] T [Write] [0x40068b00] [0]
  21] T [Write] [0x40068ac0] [0]
  22] T [Write] [0x4005c1c0] [0]
  23] T [Write] [0x40069100] [0]
  24] T [Write] [0x400690c0] [0]
  25] T [Write] [0x40069a00] [0]
  26] T [Write] [0x400699c0] [0]
  27] T [Write] [0x40069700] [0]
  28] T [Write] [0x400696c0] [0]
  29] T [Write] [0x40069d00] [0]
  30] T [Write] [0x40069cc0] [0]
  31] T [Write] [0x4006a880] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    1]BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
    2]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    3]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    4]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    5]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    6]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    7]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    8]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    9]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    10]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    11]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    12]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    13]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    14]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    15]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    16]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    17]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    18]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    19]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    20]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    21]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    22]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    23]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    24]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    25]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    26]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    27]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    28]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    29]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    30]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    31]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [842] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
== New Transaction - Mapping Address [0x40067bc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 61
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067600] [0]
  1] T [Write] [0x400675c0] [0]
  2] T [Write] [0x40067300] [0]
  3] T [Write] [0x400672c0] [0]
  4] T [Write] [0x4005c180] [0]
  5] T [Write] [0x40067900] [0]
  6] T [Write] [0x400678c0] [0]
  7] T [Write] [0x40068200] [0]
  8] T [Write] [0x400681c0] [0]
  9] T [Write] [0x40067f00] [0]
  10] T [Write] [0x40067ec0] [0]
  11] T [Write] [0x40068500] [0]
  12] T [Write] [0x400684c0] [0]
  13] T [Write] [0x40069fc0] [0]
  14] T [Write] [0x4006a000] [0]
  15] T [Write] [0x40069400] [0]
  16] T [Write] [0x400693c0] [0]
  17] T [Write] [0x40068e00] [0]
  18] T [Write] [0x40068dc0] [0]
  19] T [Write] [0x40068b00] [0]
  20] T [Write] [0x40068ac0] [0]
  21] T [Write] [0x4005c1c0] [0]
  22] T [Write] [0x40069100] [0]
  23] T [Write] [0x400690c0] [0]
  24] T [Write] [0x40069a00] [0]
  25] T [Write] [0x400699c0] [0]
  26] T [Write] [0x40069700] [0]
  27] T [Write] [0x400696c0] [0]
  28] T [Write] [0x40069d00] [0]
  29] T [Write] [0x40069cc0] [0]
  30] T [Write] [0x4006a880] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    1]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    2]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    3]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    4]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    5]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    6]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    7]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    8]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    9]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    10]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    11]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    12]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    13]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    14]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    15]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    16]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    17]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    18]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    19]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    20]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    21]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    22]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    23]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    24]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    25]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    26]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    27]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    28]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    29]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    30]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    31]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [843] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400663c0] r[0] b[7] row[8195] col[49]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067000] r[0] b[0] row[8195] col[56] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066400] r[0] b[0] row[8195] col[50] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067600] [0]
  1] T [Write] [0x400675c0] [0]
  2] T [Write] [0x40067300] [0]
  3] T [Write] [0x400672c0] [0]
  4] T [Write] [0x4005c180] [0]
  5] T [Write] [0x40067900] [0]
  6] T [Write] [0x400678c0] [0]
  7] T [Write] [0x40068200] [0]
  8] T [Write] [0x400681c0] [0]
  9] T [Write] [0x40067f00] [0]
  10] T [Write] [0x40067ec0] [0]
  11] T [Write] [0x40068500] [0]
  12] T [Write] [0x400684c0] [0]
  13] T [Write] [0x40069fc0] [0]
  14] T [Write] [0x4006a000] [0]
  15] T [Write] [0x40069400] [0]
  16] T [Write] [0x400693c0] [0]
  17] T [Write] [0x40068e00] [0]
  18] T [Write] [0x40068dc0] [0]
  19] T [Write] [0x40068b00] [0]
  20] T [Write] [0x40068ac0] [0]
  21] T [Write] [0x4005c1c0] [0]
  22] T [Write] [0x40069100] [0]
  23] T [Write] [0x400690c0] [0]
  24] T [Write] [0x40069a00] [0]
  25] T [Write] [0x400699c0] [0]
  26] T [Write] [0x40069700] [0]
  27] T [Write] [0x400696c0] [0]
  28] T [Write] [0x40069d00] [0]
  29] T [Write] [0x40069cc0] [0]
  30] T [Write] [0x4006a880] [0]
  31] T [Write] [0x4006b7c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    1]BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
    2]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    3]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    4]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    5]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    6]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    7]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    8]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    9]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    10]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    11]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    12]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    13]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    14]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    15]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    16]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    17]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    18]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    19]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    20]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    21]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    22]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    23]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    24]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    25]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    26]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    27]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    28]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    29]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    30]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    31]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [844] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
== New Transaction - Mapping Address [0x40067600] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 59
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400675c0] [0]
  1] T [Write] [0x40067300] [0]
  2] T [Write] [0x400672c0] [0]
  3] T [Write] [0x4005c180] [0]
  4] T [Write] [0x40067900] [0]
  5] T [Write] [0x400678c0] [0]
  6] T [Write] [0x40068200] [0]
  7] T [Write] [0x400681c0] [0]
  8] T [Write] [0x40067f00] [0]
  9] T [Write] [0x40067ec0] [0]
  10] T [Write] [0x40068500] [0]
  11] T [Write] [0x400684c0] [0]
  12] T [Write] [0x40069fc0] [0]
  13] T [Write] [0x4006a000] [0]
  14] T [Write] [0x40069400] [0]
  15] T [Write] [0x400693c0] [0]
  16] T [Write] [0x40068e00] [0]
  17] T [Write] [0x40068dc0] [0]
  18] T [Write] [0x40068b00] [0]
  19] T [Write] [0x40068ac0] [0]
  20] T [Write] [0x4005c1c0] [0]
  21] T [Write] [0x40069100] [0]
  22] T [Write] [0x400690c0] [0]
  23] T [Write] [0x40069a00] [0]
  24] T [Write] [0x400699c0] [0]
  25] T [Write] [0x40069700] [0]
  26] T [Write] [0x400696c0] [0]
  27] T [Write] [0x40069d00] [0]
  28] T [Write] [0x40069cc0] [0]
  29] T [Write] [0x4006a880] [0]
  30] T [Write] [0x4006b7c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [8194] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    1]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    2]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    3]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    4]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    5]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    6]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    7]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    8]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    9]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    10]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    11]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    12]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    13]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    14]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    15]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    16]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    17]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    18]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    19]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    20]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    21]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    22]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    23]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    24]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    25]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    26]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    27]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    28]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    29]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    30]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    31]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [845] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065e00] r[0] b[0] row[8195] col[47]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066400] r[0] b[0] row[8195] col[50] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400663c0] r[0] b[7] row[8195] col[49] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400675c0] [0]
  1] T [Write] [0x40067300] [0]
  2] T [Write] [0x400672c0] [0]
  3] T [Write] [0x4005c180] [0]
  4] T [Write] [0x40067900] [0]
  5] T [Write] [0x400678c0] [0]
  6] T [Write] [0x40068200] [0]
  7] T [Write] [0x400681c0] [0]
  8] T [Write] [0x40067f00] [0]
  9] T [Write] [0x40067ec0] [0]
  10] T [Write] [0x40068500] [0]
  11] T [Write] [0x400684c0] [0]
  12] T [Write] [0x40069fc0] [0]
  13] T [Write] [0x4006a000] [0]
  14] T [Write] [0x40069400] [0]
  15] T [Write] [0x400693c0] [0]
  16] T [Write] [0x40068e00] [0]
  17] T [Write] [0x40068dc0] [0]
  18] T [Write] [0x40068b00] [0]
  19] T [Write] [0x40068ac0] [0]
  20] T [Write] [0x4005c1c0] [0]
  21] T [Write] [0x40069100] [0]
  22] T [Write] [0x400690c0] [0]
  23] T [Write] [0x40069a00] [0]
  24] T [Write] [0x400699c0] [0]
  25] T [Write] [0x40069700] [0]
  26] T [Write] [0x400696c0] [0]
  27] T [Write] [0x40069d00] [0]
  28] T [Write] [0x40069cc0] [0]
  29] T [Write] [0x4006a880] [0]
  30] T [Write] [0x4006b7c0] [0]
  31] T [Write] [0x4006b800] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    1]BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
    2]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    3]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    4]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    5]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    6]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    7]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    8]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    9]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    10]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    11]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    12]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    13]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    14]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    15]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    16]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    17]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    18]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    19]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    20]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    21]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    22]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    23]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    24]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    25]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    26]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    27]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    28]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    29]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    30]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    31]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [846] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
== New Transaction - Mapping Address [0x400675c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 58
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067300] [0]
  1] T [Write] [0x400672c0] [0]
  2] T [Write] [0x4005c180] [0]
  3] T [Write] [0x40067900] [0]
  4] T [Write] [0x400678c0] [0]
  5] T [Write] [0x40068200] [0]
  6] T [Write] [0x400681c0] [0]
  7] T [Write] [0x40067f00] [0]
  8] T [Write] [0x40067ec0] [0]
  9] T [Write] [0x40068500] [0]
  10] T [Write] [0x400684c0] [0]
  11] T [Write] [0x40069fc0] [0]
  12] T [Write] [0x4006a000] [0]
  13] T [Write] [0x40069400] [0]
  14] T [Write] [0x400693c0] [0]
  15] T [Write] [0x40068e00] [0]
  16] T [Write] [0x40068dc0] [0]
  17] T [Write] [0x40068b00] [0]
  18] T [Write] [0x40068ac0] [0]
  19] T [Write] [0x4005c1c0] [0]
  20] T [Write] [0x40069100] [0]
  21] T [Write] [0x400690c0] [0]
  22] T [Write] [0x40069a00] [0]
  23] T [Write] [0x400699c0] [0]
  24] T [Write] [0x40069700] [0]
  25] T [Write] [0x400696c0] [0]
  26] T [Write] [0x40069d00] [0]
  27] T [Write] [0x40069cc0] [0]
  28] T [Write] [0x4006a880] [0]
  29] T [Write] [0x4006b7c0] [0]
  30] T [Write] [0x4006b800] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    2]BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    3]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    4]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    5]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    6]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    7]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    8]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    9]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    10]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    11]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    12]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    13]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    14]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    15]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    16]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    17]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    18]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    19]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    20]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    21]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    22]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    23]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    24]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    25]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    26]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    27]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    28]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    29]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    30]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    31]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [847] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065dc0] r[0] b[7] row[8195] col[46]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400663c0] r[0] b[7] row[8195] col[49] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065e00] r[0] b[0] row[8195] col[47] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067300] [0]
  1] T [Write] [0x400672c0] [0]
  2] T [Write] [0x4005c180] [0]
  3] T [Write] [0x40067900] [0]
  4] T [Write] [0x400678c0] [0]
  5] T [Write] [0x40068200] [0]
  6] T [Write] [0x400681c0] [0]
  7] T [Write] [0x40067f00] [0]
  8] T [Write] [0x40067ec0] [0]
  9] T [Write] [0x40068500] [0]
  10] T [Write] [0x400684c0] [0]
  11] T [Write] [0x40069fc0] [0]
  12] T [Write] [0x4006a000] [0]
  13] T [Write] [0x40069400] [0]
  14] T [Write] [0x400693c0] [0]
  15] T [Write] [0x40068e00] [0]
  16] T [Write] [0x40068dc0] [0]
  17] T [Write] [0x40068b00] [0]
  18] T [Write] [0x40068ac0] [0]
  19] T [Write] [0x4005c1c0] [0]
  20] T [Write] [0x40069100] [0]
  21] T [Write] [0x400690c0] [0]
  22] T [Write] [0x40069a00] [0]
  23] T [Write] [0x400699c0] [0]
  24] T [Write] [0x40069700] [0]
  25] T [Write] [0x400696c0] [0]
  26] T [Write] [0x40069d00] [0]
  27] T [Write] [0x40069cc0] [0]
  28] T [Write] [0x4006a880] [0]
  29] T [Write] [0x4006b7c0] [0]
  30] T [Write] [0x4006b800] [0]
  31] T [Write] [0x4006ac00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    2]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    3]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    4]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    5]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    6]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    7]BP [ACT] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    8]BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
    9]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    10]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    11]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    12]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    13]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    14]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    15]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    16]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    17]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    18]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    19]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    20]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    21]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    22]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    23]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    24]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    25]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    26]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    27]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    28]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    29]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    30]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [848] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
== New Transaction - Mapping Address [0x40067300] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 57
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400672c0] [0]
  1] T [Write] [0x4005c180] [0]
  2] T [Write] [0x40067900] [0]
  3] T [Write] [0x400678c0] [0]
  4] T [Write] [0x40068200] [0]
  5] T [Write] [0x400681c0] [0]
  6] T [Write] [0x40067f00] [0]
  7] T [Write] [0x40067ec0] [0]
  8] T [Write] [0x40068500] [0]
  9] T [Write] [0x400684c0] [0]
  10] T [Write] [0x40069fc0] [0]
  11] T [Write] [0x4006a000] [0]
  12] T [Write] [0x40069400] [0]
  13] T [Write] [0x400693c0] [0]
  14] T [Write] [0x40068e00] [0]
  15] T [Write] [0x40068dc0] [0]
  16] T [Write] [0x40068b00] [0]
  17] T [Write] [0x40068ac0] [0]
  18] T [Write] [0x4005c1c0] [0]
  19] T [Write] [0x40069100] [0]
  20] T [Write] [0x400690c0] [0]
  21] T [Write] [0x40069a00] [0]
  22] T [Write] [0x400699c0] [0]
  23] T [Write] [0x40069700] [0]
  24] T [Write] [0x400696c0] [0]
  25] T [Write] [0x40069d00] [0]
  26] T [Write] [0x40069cc0] [0]
  27] T [Write] [0x4006a880] [0]
  28] T [Write] [0x4006b7c0] [0]
  29] T [Write] [0x4006b800] [0]
  30] T [Write] [0x4006ac00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    2]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    3]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    4]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    5]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    6]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    7]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    8]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    9]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    10]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    11]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    12]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    13]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    14]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    15]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    16]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    17]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    18]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    19]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    20]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    21]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    22]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    23]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    24]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    25]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    26]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    27]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    28]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    29]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    30]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [849] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066a00] r[0] b[0] row[8195] col[53]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065e00] r[0] b[0] row[8195] col[47] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065dc0] r[0] b[7] row[8195] col[46] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400672c0] [0]
  1] T [Write] [0x4005c180] [0]
  2] T [Write] [0x40067900] [0]
  3] T [Write] [0x400678c0] [0]
  4] T [Write] [0x40068200] [0]
  5] T [Write] [0x400681c0] [0]
  6] T [Write] [0x40067f00] [0]
  7] T [Write] [0x40067ec0] [0]
  8] T [Write] [0x40068500] [0]
  9] T [Write] [0x400684c0] [0]
  10] T [Write] [0x40069fc0] [0]
  11] T [Write] [0x4006a000] [0]
  12] T [Write] [0x40069400] [0]
  13] T [Write] [0x400693c0] [0]
  14] T [Write] [0x40068e00] [0]
  15] T [Write] [0x40068dc0] [0]
  16] T [Write] [0x40068b00] [0]
  17] T [Write] [0x40068ac0] [0]
  18] T [Write] [0x4005c1c0] [0]
  19] T [Write] [0x40069100] [0]
  20] T [Write] [0x400690c0] [0]
  21] T [Write] [0x40069a00] [0]
  22] T [Write] [0x400699c0] [0]
  23] T [Write] [0x40069700] [0]
  24] T [Write] [0x400696c0] [0]
  25] T [Write] [0x40069d00] [0]
  26] T [Write] [0x40069cc0] [0]
  27] T [Write] [0x4006a880] [0]
  28] T [Write] [0x4006b7c0] [0]
  29] T [Write] [0x4006b800] [0]
  30] T [Write] [0x4006ac00] [0]
  31] T [Write] [0x4006abc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [idle] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    2]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    3]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    4]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    5]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    6]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    7]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    8]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    9]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    10]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    11]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    12]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    13]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    14]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    15]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    16]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    17]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    18]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    19]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    20]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    21]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    22]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    23]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    24]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    25]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    26]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    27]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    28]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    29]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    30]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [850] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
== New Transaction - Mapping Address [0x400672c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 57
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c180] [0]
  1] T [Write] [0x40067900] [0]
  2] T [Write] [0x400678c0] [0]
  3] T [Write] [0x40068200] [0]
  4] T [Write] [0x400681c0] [0]
  5] T [Write] [0x40067f00] [0]
  6] T [Write] [0x40067ec0] [0]
  7] T [Write] [0x40068500] [0]
  8] T [Write] [0x400684c0] [0]
  9] T [Write] [0x40069fc0] [0]
  10] T [Write] [0x4006a000] [0]
  11] T [Write] [0x40069400] [0]
  12] T [Write] [0x400693c0] [0]
  13] T [Write] [0x40068e00] [0]
  14] T [Write] [0x40068dc0] [0]
  15] T [Write] [0x40068b00] [0]
  16] T [Write] [0x40068ac0] [0]
  17] T [Write] [0x4005c1c0] [0]
  18] T [Write] [0x40069100] [0]
  19] T [Write] [0x400690c0] [0]
  20] T [Write] [0x40069a00] [0]
  21] T [Write] [0x400699c0] [0]
  22] T [Write] [0x40069700] [0]
  23] T [Write] [0x400696c0] [0]
  24] T [Write] [0x40069d00] [0]
  25] T [Write] [0x40069cc0] [0]
  26] T [Write] [0x4006a880] [0]
  27] T [Write] [0x4006b7c0] [0]
  28] T [Write] [0x4006b800] [0]
  29] T [Write] [0x4006ac00] [0]
  30] T [Write] [0x4006abc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
    2]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    3]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    4]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    5]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    6]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    7]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    8]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    9]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    10]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    11]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    12]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    13]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    14]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    15]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    16]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    17]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    18]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    19]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    20]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    21]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    22]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    23]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    24]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    25]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    26]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    27]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    28]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    29]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    30]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    31]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [851] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40065b00] r[0] b[4] row[8195] col[45]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065dc0] r[0] b[7] row[8195] col[46] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066a00] r[0] b[0] row[8195] col[53] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c180] [0]
  1] T [Write] [0x40067900] [0]
  2] T [Write] [0x400678c0] [0]
  3] T [Write] [0x40068200] [0]
  4] T [Write] [0x400681c0] [0]
  5] T [Write] [0x40067f00] [0]
  6] T [Write] [0x40067ec0] [0]
  7] T [Write] [0x40068500] [0]
  8] T [Write] [0x400684c0] [0]
  9] T [Write] [0x40069fc0] [0]
  10] T [Write] [0x4006a000] [0]
  11] T [Write] [0x40069400] [0]
  12] T [Write] [0x400693c0] [0]
  13] T [Write] [0x40068e00] [0]
  14] T [Write] [0x40068dc0] [0]
  15] T [Write] [0x40068b00] [0]
  16] T [Write] [0x40068ac0] [0]
  17] T [Write] [0x4005c1c0] [0]
  18] T [Write] [0x40069100] [0]
  19] T [Write] [0x400690c0] [0]
  20] T [Write] [0x40069a00] [0]
  21] T [Write] [0x400699c0] [0]
  22] T [Write] [0x40069700] [0]
  23] T [Write] [0x400696c0] [0]
  24] T [Write] [0x40069d00] [0]
  25] T [Write] [0x40069cc0] [0]
  26] T [Write] [0x4006a880] [0]
  27] T [Write] [0x4006b7c0] [0]
  28] T [Write] [0x4006b800] [0]
  29] T [Write] [0x4006ac00] [0]
  30] T [Write] [0x4006abc0] [0]
  31] T [Write] [0x4006a600] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    2]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    3]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    4]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    5]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    6]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    7]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    8]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    9]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    10]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    11]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    12]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    13]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    14]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    15]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    16]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    17]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    18]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    19]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    20]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    21]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    22]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    23]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    24]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    25]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    26]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    27]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    28]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    29]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    30]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [852] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065ac0] r[0] b[3] row[8195] col[45]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c180] [0]
  1] T [Write] [0x40067900] [0]
  2] T [Write] [0x400678c0] [0]
  3] T [Write] [0x40068200] [0]
  4] T [Write] [0x400681c0] [0]
  5] T [Write] [0x40067f00] [0]
  6] T [Write] [0x40067ec0] [0]
  7] T [Write] [0x40068500] [0]
  8] T [Write] [0x400684c0] [0]
  9] T [Write] [0x40069fc0] [0]
  10] T [Write] [0x4006a000] [0]
  11] T [Write] [0x40069400] [0]
  12] T [Write] [0x400693c0] [0]
  13] T [Write] [0x40068e00] [0]
  14] T [Write] [0x40068dc0] [0]
  15] T [Write] [0x40068b00] [0]
  16] T [Write] [0x40068ac0] [0]
  17] T [Write] [0x4005c1c0] [0]
  18] T [Write] [0x40069100] [0]
  19] T [Write] [0x400690c0] [0]
  20] T [Write] [0x40069a00] [0]
  21] T [Write] [0x400699c0] [0]
  22] T [Write] [0x40069700] [0]
  23] T [Write] [0x400696c0] [0]
  24] T [Write] [0x40069d00] [0]
  25] T [Write] [0x40069cc0] [0]
  26] T [Write] [0x4006a880] [0]
  27] T [Write] [0x4006b7c0] [0]
  28] T [Write] [0x4006b800] [0]
  29] T [Write] [0x4006ac00] [0]
  30] T [Write] [0x4006abc0] [0]
  31] T [Write] [0x4006a600] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    2]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    3]BP [ACT] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    4]BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
    5]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    6]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    7]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    8]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    9]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    10]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    11]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    12]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    13]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    14]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    15]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    16]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    17]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    18]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    19]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    20]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    21]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    22]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    23]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    24]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    25]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    26]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    27]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    28]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    29]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    30]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [853] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066a00] r[0] b[0] row[8195] col[53] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
== New Transaction - Mapping Address [0x4005c180] (Write)
  Rank : 0
  Bank : 6
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067900] [0]
  1] T [Write] [0x400678c0] [0]
  2] T [Write] [0x40068200] [0]
  3] T [Write] [0x400681c0] [0]
  4] T [Write] [0x40067f00] [0]
  5] T [Write] [0x40067ec0] [0]
  6] T [Write] [0x40068500] [0]
  7] T [Write] [0x400684c0] [0]
  8] T [Write] [0x40069fc0] [0]
  9] T [Write] [0x4006a000] [0]
  10] T [Write] [0x40069400] [0]
  11] T [Write] [0x400693c0] [0]
  12] T [Write] [0x40068e00] [0]
  13] T [Write] [0x40068dc0] [0]
  14] T [Write] [0x40068b00] [0]
  15] T [Write] [0x40068ac0] [0]
  16] T [Write] [0x4005c1c0] [0]
  17] T [Write] [0x40069100] [0]
  18] T [Write] [0x400690c0] [0]
  19] T [Write] [0x40069a00] [0]
  20] T [Write] [0x400699c0] [0]
  21] T [Write] [0x40069700] [0]
  22] T [Write] [0x400696c0] [0]
  23] T [Write] [0x40069d00] [0]
  24] T [Write] [0x40069cc0] [0]
  25] T [Write] [0x4006a880] [0]
  26] T [Write] [0x4006b7c0] [0]
  27] T [Write] [0x4006b800] [0]
  28] T [Write] [0x4006ac00] [0]
  29] T [Write] [0x4006abc0] [0]
  30] T [Write] [0x4006a600] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    2]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    3]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    4]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    5]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    6]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    7]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    8]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    9]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    10]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    11]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    12]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    13]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    14]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    15]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    16]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    17]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    18]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    19]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    20]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    21]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    22]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    23]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    24]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    25]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    26]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    27]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    28]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    29]BP [ACT] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    30]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [854] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400660c0] r[0] b[3] row[8195] col[48]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065ac0] r[0] b[3] row[8195] col[45] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c180] r[0] b[6] row[8194] col[224]
== New Transaction - Mapping Address [0x40067900] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 60
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400678c0] [0]
  1] T [Write] [0x40068200] [0]
  2] T [Write] [0x400681c0] [0]
  3] T [Write] [0x40067f00] [0]
  4] T [Write] [0x40067ec0] [0]
  5] T [Write] [0x40068500] [0]
  6] T [Write] [0x400684c0] [0]
  7] T [Write] [0x40069fc0] [0]
  8] T [Write] [0x4006a000] [0]
  9] T [Write] [0x40069400] [0]
  10] T [Write] [0x400693c0] [0]
  11] T [Write] [0x40068e00] [0]
  12] T [Write] [0x40068dc0] [0]
  13] T [Write] [0x40068b00] [0]
  14] T [Write] [0x40068ac0] [0]
  15] T [Write] [0x4005c1c0] [0]
  16] T [Write] [0x40069100] [0]
  17] T [Write] [0x400690c0] [0]
  18] T [Write] [0x40069a00] [0]
  19] T [Write] [0x400699c0] [0]
  20] T [Write] [0x40069700] [0]
  21] T [Write] [0x400696c0] [0]
  22] T [Write] [0x40069d00] [0]
  23] T [Write] [0x40069cc0] [0]
  24] T [Write] [0x4006a880] [0]
  25] T [Write] [0x4006b7c0] [0]
  26] T [Write] [0x4006b800] [0]
  27] T [Write] [0x4006ac00] [0]
  28] T [Write] [0x4006abc0] [0]
  29] T [Write] [0x4006a600] [0]
  30] T [Write] [0x4006a5c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
    1]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    2]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    3]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    4]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    5]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    6]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    7]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    8]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    9]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    10]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    11]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    12]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    13]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    14]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    15]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    16]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    17]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    18]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    19]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    20]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    21]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    22]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    23]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    24]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    25]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    26]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    27]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    28]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    29]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    30]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    31]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [855] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c180] r[0] b[6] row[8194] col[224]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400678c0] [0]
  1] T [Write] [0x40068200] [0]
  2] T [Write] [0x400681c0] [0]
  3] T [Write] [0x40067f00] [0]
  4] T [Write] [0x40067ec0] [0]
  5] T [Write] [0x40068500] [0]
  6] T [Write] [0x400684c0] [0]
  7] T [Write] [0x40069fc0] [0]
  8] T [Write] [0x4006a000] [0]
  9] T [Write] [0x40069400] [0]
  10] T [Write] [0x400693c0] [0]
  11] T [Write] [0x40068e00] [0]
  12] T [Write] [0x40068dc0] [0]
  13] T [Write] [0x40068b00] [0]
  14] T [Write] [0x40068ac0] [0]
  15] T [Write] [0x4005c1c0] [0]
  16] T [Write] [0x40069100] [0]
  17] T [Write] [0x400690c0] [0]
  18] T [Write] [0x40069a00] [0]
  19] T [Write] [0x400699c0] [0]
  20] T [Write] [0x40069700] [0]
  21] T [Write] [0x400696c0] [0]
  22] T [Write] [0x40069d00] [0]
  23] T [Write] [0x40069cc0] [0]
  24] T [Write] [0x4006a880] [0]
  25] T [Write] [0x4006b7c0] [0]
  26] T [Write] [0x4006b800] [0]
  27] T [Write] [0x4006ac00] [0]
  28] T [Write] [0x4006abc0] [0]
  29] T [Write] [0x4006a600] [0]
  30] T [Write] [0x4006a5c0] [0]
  31] T [Write] [0x4006a300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    1]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    2]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    3]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    4]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    5]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    6]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    7]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    8]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    9]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    10]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    11]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    12]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    13]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    14]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    15]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    16]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    17]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    18]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    19]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    20]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    21]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    22]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    23]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    24]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    25]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    26]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    27]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    28]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    29]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    30]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [856] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40065b00] r[0] b[4] row[8195] col[45]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065ac0] r[0] b[3] row[8195] col[45] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400660c0] r[0] b[3] row[8195] col[48] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400678c0] [0]
  1] T [Write] [0x40068200] [0]
  2] T [Write] [0x400681c0] [0]
  3] T [Write] [0x40067f00] [0]
  4] T [Write] [0x40067ec0] [0]
  5] T [Write] [0x40068500] [0]
  6] T [Write] [0x400684c0] [0]
  7] T [Write] [0x40069fc0] [0]
  8] T [Write] [0x4006a000] [0]
  9] T [Write] [0x40069400] [0]
  10] T [Write] [0x400693c0] [0]
  11] T [Write] [0x40068e00] [0]
  12] T [Write] [0x40068dc0] [0]
  13] T [Write] [0x40068b00] [0]
  14] T [Write] [0x40068ac0] [0]
  15] T [Write] [0x4005c1c0] [0]
  16] T [Write] [0x40069100] [0]
  17] T [Write] [0x400690c0] [0]
  18] T [Write] [0x40069a00] [0]
  19] T [Write] [0x400699c0] [0]
  20] T [Write] [0x40069700] [0]
  21] T [Write] [0x400696c0] [0]
  22] T [Write] [0x40069d00] [0]
  23] T [Write] [0x40069cc0] [0]
  24] T [Write] [0x4006a880] [0]
  25] T [Write] [0x4006b7c0] [0]
  26] T [Write] [0x4006b800] [0]
  27] T [Write] [0x4006ac00] [0]
  28] T [Write] [0x4006abc0] [0]
  29] T [Write] [0x4006a600] [0]
  30] T [Write] [0x4006a5c0] [0]
  31] T [Write] [0x4006a300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066100] r[0] b[4] row[8195] col[48]
    1]BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
    2]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    3]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    4]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    5]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    6]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    7]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    8]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    9]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    10]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    11]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    12]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    13]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    14]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    15]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    16]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    17]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    18]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    19]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    20]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    21]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    22]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    23]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    24]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    25]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    26]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    27]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    28]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    29]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    30]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [857] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
== New Transaction - Mapping Address [0x400678c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 60
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068200] [0]
  1] T [Write] [0x400681c0] [0]
  2] T [Write] [0x40067f00] [0]
  3] T [Write] [0x40067ec0] [0]
  4] T [Write] [0x40068500] [0]
  5] T [Write] [0x400684c0] [0]
  6] T [Write] [0x40069fc0] [0]
  7] T [Write] [0x4006a000] [0]
  8] T [Write] [0x40069400] [0]
  9] T [Write] [0x400693c0] [0]
  10] T [Write] [0x40068e00] [0]
  11] T [Write] [0x40068dc0] [0]
  12] T [Write] [0x40068b00] [0]
  13] T [Write] [0x40068ac0] [0]
  14] T [Write] [0x4005c1c0] [0]
  15] T [Write] [0x40069100] [0]
  16] T [Write] [0x400690c0] [0]
  17] T [Write] [0x40069a00] [0]
  18] T [Write] [0x400699c0] [0]
  19] T [Write] [0x40069700] [0]
  20] T [Write] [0x400696c0] [0]
  21] T [Write] [0x40069d00] [0]
  22] T [Write] [0x40069cc0] [0]
  23] T [Write] [0x4006a880] [0]
  24] T [Write] [0x4006b7c0] [0]
  25] T [Write] [0x4006b800] [0]
  26] T [Write] [0x4006ac00] [0]
  27] T [Write] [0x4006abc0] [0]
  28] T [Write] [0x4006a600] [0]
  29] T [Write] [0x4006a5c0] [0]
  30] T [Write] [0x4006a300] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    1]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    2]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    3]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    4]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    5]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    6]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    7]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    8]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    9]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    10]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    11]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    12]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    13]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    14]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    15]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    16]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    17]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    18]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    19]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    20]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    21]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    22]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    23]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    24]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    25]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    26]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    27]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    28]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    29]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    30]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [858] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066100] r[0] b[4] row[8195] col[48]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400660c0] r[0] b[3] row[8195] col[48] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40065b00] r[0] b[4] row[8195] col[45] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068200] [0]
  1] T [Write] [0x400681c0] [0]
  2] T [Write] [0x40067f00] [0]
  3] T [Write] [0x40067ec0] [0]
  4] T [Write] [0x40068500] [0]
  5] T [Write] [0x400684c0] [0]
  6] T [Write] [0x40069fc0] [0]
  7] T [Write] [0x4006a000] [0]
  8] T [Write] [0x40069400] [0]
  9] T [Write] [0x400693c0] [0]
  10] T [Write] [0x40068e00] [0]
  11] T [Write] [0x40068dc0] [0]
  12] T [Write] [0x40068b00] [0]
  13] T [Write] [0x40068ac0] [0]
  14] T [Write] [0x4005c1c0] [0]
  15] T [Write] [0x40069100] [0]
  16] T [Write] [0x400690c0] [0]
  17] T [Write] [0x40069a00] [0]
  18] T [Write] [0x400699c0] [0]
  19] T [Write] [0x40069700] [0]
  20] T [Write] [0x400696c0] [0]
  21] T [Write] [0x40069d00] [0]
  22] T [Write] [0x40069cc0] [0]
  23] T [Write] [0x4006a880] [0]
  24] T [Write] [0x4006b7c0] [0]
  25] T [Write] [0x4006b800] [0]
  26] T [Write] [0x4006ac00] [0]
  27] T [Write] [0x4006abc0] [0]
  28] T [Write] [0x4006a600] [0]
  29] T [Write] [0x4006a5c0] [0]
  30] T [Write] [0x4006a300] [0]
  31] T [Write] [0x4006a2c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    1]BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
    2]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    3]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    4]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    5]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    6]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    7]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    8]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    9]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    10]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    11]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    12]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    13]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    14]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    15]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    16]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    17]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    18]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    19]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    20]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    21]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    22]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    23]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    24]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    25]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    26]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    27]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    28]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    29]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    30]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [859] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
== New Transaction - Mapping Address [0x40068200] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 65
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400681c0] [0]
  1] T [Write] [0x40067f00] [0]
  2] T [Write] [0x40067ec0] [0]
  3] T [Write] [0x40068500] [0]
  4] T [Write] [0x400684c0] [0]
  5] T [Write] [0x40069fc0] [0]
  6] T [Write] [0x4006a000] [0]
  7] T [Write] [0x40069400] [0]
  8] T [Write] [0x400693c0] [0]
  9] T [Write] [0x40068e00] [0]
  10] T [Write] [0x40068dc0] [0]
  11] T [Write] [0x40068b00] [0]
  12] T [Write] [0x40068ac0] [0]
  13] T [Write] [0x4005c1c0] [0]
  14] T [Write] [0x40069100] [0]
  15] T [Write] [0x400690c0] [0]
  16] T [Write] [0x40069a00] [0]
  17] T [Write] [0x400699c0] [0]
  18] T [Write] [0x40069700] [0]
  19] T [Write] [0x400696c0] [0]
  20] T [Write] [0x40069d00] [0]
  21] T [Write] [0x40069cc0] [0]
  22] T [Write] [0x4006a880] [0]
  23] T [Write] [0x4006b7c0] [0]
  24] T [Write] [0x4006b800] [0]
  25] T [Write] [0x4006ac00] [0]
  26] T [Write] [0x4006abc0] [0]
  27] T [Write] [0x4006a600] [0]
  28] T [Write] [0x4006a5c0] [0]
  29] T [Write] [0x4006a300] [0]
  30] T [Write] [0x4006a2c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    1]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    2]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    3]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    4]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    5]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    6]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    7]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    8]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    9]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    10]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    11]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    12]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    13]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    14]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    15]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    16]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    17]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    18]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    19]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    20]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    21]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    22]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    23]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    24]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    25]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    26]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    27]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    28]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    29]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    30]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [860] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400669c0] r[0] b[7] row[8195] col[52]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40065b00] r[0] b[4] row[8195] col[45] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066100] r[0] b[4] row[8195] col[48] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400681c0] [0]
  1] T [Write] [0x40067f00] [0]
  2] T [Write] [0x40067ec0] [0]
  3] T [Write] [0x40068500] [0]
  4] T [Write] [0x400684c0] [0]
  5] T [Write] [0x40069fc0] [0]
  6] T [Write] [0x4006a000] [0]
  7] T [Write] [0x40069400] [0]
  8] T [Write] [0x400693c0] [0]
  9] T [Write] [0x40068e00] [0]
  10] T [Write] [0x40068dc0] [0]
  11] T [Write] [0x40068b00] [0]
  12] T [Write] [0x40068ac0] [0]
  13] T [Write] [0x4005c1c0] [0]
  14] T [Write] [0x40069100] [0]
  15] T [Write] [0x400690c0] [0]
  16] T [Write] [0x40069a00] [0]
  17] T [Write] [0x400699c0] [0]
  18] T [Write] [0x40069700] [0]
  19] T [Write] [0x400696c0] [0]
  20] T [Write] [0x40069d00] [0]
  21] T [Write] [0x40069cc0] [0]
  22] T [Write] [0x4006a880] [0]
  23] T [Write] [0x4006b7c0] [0]
  24] T [Write] [0x4006b800] [0]
  25] T [Write] [0x4006ac00] [0]
  26] T [Write] [0x4006abc0] [0]
  27] T [Write] [0x4006a600] [0]
  28] T [Write] [0x4006a5c0] [0]
  29] T [Write] [0x4006a300] [0]
  30] T [Write] [0x4006a2c0] [0]
  31] T [Write] [0x4005c200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066700] r[0] b[4] row[8195] col[51]
    1]BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
    2]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    3]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    4]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    5]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    6]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    7]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    8]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    9]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    10]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    11]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    12]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    13]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    14]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    15]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    16]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    17]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    18]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    19]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    20]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    21]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    22]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    23]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    24]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    25]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    26]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    27]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    28]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    29]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    30]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [861] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
== New Transaction - Mapping Address [0x400681c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 64
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067f00] [0]
  1] T [Write] [0x40067ec0] [0]
  2] T [Write] [0x40068500] [0]
  3] T [Write] [0x400684c0] [0]
  4] T [Write] [0x40069fc0] [0]
  5] T [Write] [0x4006a000] [0]
  6] T [Write] [0x40069400] [0]
  7] T [Write] [0x400693c0] [0]
  8] T [Write] [0x40068e00] [0]
  9] T [Write] [0x40068dc0] [0]
  10] T [Write] [0x40068b00] [0]
  11] T [Write] [0x40068ac0] [0]
  12] T [Write] [0x4005c1c0] [0]
  13] T [Write] [0x40069100] [0]
  14] T [Write] [0x400690c0] [0]
  15] T [Write] [0x40069a00] [0]
  16] T [Write] [0x400699c0] [0]
  17] T [Write] [0x40069700] [0]
  18] T [Write] [0x400696c0] [0]
  19] T [Write] [0x40069d00] [0]
  20] T [Write] [0x40069cc0] [0]
  21] T [Write] [0x4006a880] [0]
  22] T [Write] [0x4006b7c0] [0]
  23] T [Write] [0x4006b800] [0]
  24] T [Write] [0x4006ac00] [0]
  25] T [Write] [0x4006abc0] [0]
  26] T [Write] [0x4006a600] [0]
  27] T [Write] [0x4006a5c0] [0]
  28] T [Write] [0x4006a300] [0]
  29] T [Write] [0x4006a2c0] [0]
  30] T [Write] [0x4005c200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    1]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    2]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    3]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    4]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    5]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    6]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    7]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    8]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    9]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    10]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    11]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    12]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    13]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    14]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    15]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    16]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    17]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    18]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    19]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    20]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    21]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    22]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    23]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    24]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    25]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    26]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    27]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    28]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    29]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    30]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [862] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066700] r[0] b[4] row[8195] col[51]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066100] r[0] b[4] row[8195] col[48] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400669c0] r[0] b[7] row[8195] col[52] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067f00] [0]
  1] T [Write] [0x40067ec0] [0]
  2] T [Write] [0x40068500] [0]
  3] T [Write] [0x400684c0] [0]
  4] T [Write] [0x40069fc0] [0]
  5] T [Write] [0x4006a000] [0]
  6] T [Write] [0x40069400] [0]
  7] T [Write] [0x400693c0] [0]
  8] T [Write] [0x40068e00] [0]
  9] T [Write] [0x40068dc0] [0]
  10] T [Write] [0x40068b00] [0]
  11] T [Write] [0x40068ac0] [0]
  12] T [Write] [0x4005c1c0] [0]
  13] T [Write] [0x40069100] [0]
  14] T [Write] [0x400690c0] [0]
  15] T [Write] [0x40069a00] [0]
  16] T [Write] [0x400699c0] [0]
  17] T [Write] [0x40069700] [0]
  18] T [Write] [0x400696c0] [0]
  19] T [Write] [0x40069d00] [0]
  20] T [Write] [0x40069cc0] [0]
  21] T [Write] [0x4006a880] [0]
  22] T [Write] [0x4006b7c0] [0]
  23] T [Write] [0x4006b800] [0]
  24] T [Write] [0x4006ac00] [0]
  25] T [Write] [0x4006abc0] [0]
  26] T [Write] [0x4006a600] [0]
  27] T [Write] [0x4006a5c0] [0]
  28] T [Write] [0x4006a300] [0]
  29] T [Write] [0x4006a2c0] [0]
  30] T [Write] [0x4005c200] [0]
  31] T [Write] [0x4006a900] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    1]BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
    2]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    3]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    4]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    5]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    6]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    7]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    8]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    9]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    10]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    11]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    12]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    13]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    14]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    15]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    16]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    17]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    18]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    19]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    20]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    21]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    22]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    23]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    24]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    25]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    26]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    27]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    28]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    29]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    30]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [863] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
== New Transaction - Mapping Address [0x40067f00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 63
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067ec0] [0]
  1] T [Write] [0x40068500] [0]
  2] T [Write] [0x400684c0] [0]
  3] T [Write] [0x40069fc0] [0]
  4] T [Write] [0x4006a000] [0]
  5] T [Write] [0x40069400] [0]
  6] T [Write] [0x400693c0] [0]
  7] T [Write] [0x40068e00] [0]
  8] T [Write] [0x40068dc0] [0]
  9] T [Write] [0x40068b00] [0]
  10] T [Write] [0x40068ac0] [0]
  11] T [Write] [0x4005c1c0] [0]
  12] T [Write] [0x40069100] [0]
  13] T [Write] [0x400690c0] [0]
  14] T [Write] [0x40069a00] [0]
  15] T [Write] [0x400699c0] [0]
  16] T [Write] [0x40069700] [0]
  17] T [Write] [0x400696c0] [0]
  18] T [Write] [0x40069d00] [0]
  19] T [Write] [0x40069cc0] [0]
  20] T [Write] [0x4006a880] [0]
  21] T [Write] [0x4006b7c0] [0]
  22] T [Write] [0x4006b800] [0]
  23] T [Write] [0x4006ac00] [0]
  24] T [Write] [0x4006abc0] [0]
  25] T [Write] [0x4006a600] [0]
  26] T [Write] [0x4006a5c0] [0]
  27] T [Write] [0x4006a300] [0]
  28] T [Write] [0x4006a2c0] [0]
  29] T [Write] [0x4005c200] [0]
  30] T [Write] [0x4006a900] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    1]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    2]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    3]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    4]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    5]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    6]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    7]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    8]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    9]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    10]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    11]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    12]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    13]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    14]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    15]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    16]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    17]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    18]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    19]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    20]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    21]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    22]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    23]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    24]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    25]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    26]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    27]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    28]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    29]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    30]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [864] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400666c0] r[0] b[3] row[8195] col[51]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400669c0] r[0] b[7] row[8195] col[52] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066700] r[0] b[4] row[8195] col[51] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40067ec0] [0]
  1] T [Write] [0x40068500] [0]
  2] T [Write] [0x400684c0] [0]
  3] T [Write] [0x40069fc0] [0]
  4] T [Write] [0x4006a000] [0]
  5] T [Write] [0x40069400] [0]
  6] T [Write] [0x400693c0] [0]
  7] T [Write] [0x40068e00] [0]
  8] T [Write] [0x40068dc0] [0]
  9] T [Write] [0x40068b00] [0]
  10] T [Write] [0x40068ac0] [0]
  11] T [Write] [0x4005c1c0] [0]
  12] T [Write] [0x40069100] [0]
  13] T [Write] [0x400690c0] [0]
  14] T [Write] [0x40069a00] [0]
  15] T [Write] [0x400699c0] [0]
  16] T [Write] [0x40069700] [0]
  17] T [Write] [0x400696c0] [0]
  18] T [Write] [0x40069d00] [0]
  19] T [Write] [0x40069cc0] [0]
  20] T [Write] [0x4006a880] [0]
  21] T [Write] [0x4006b7c0] [0]
  22] T [Write] [0x4006b800] [0]
  23] T [Write] [0x4006ac00] [0]
  24] T [Write] [0x4006abc0] [0]
  25] T [Write] [0x4006a600] [0]
  26] T [Write] [0x4006a5c0] [0]
  27] T [Write] [0x4006a300] [0]
  28] T [Write] [0x4006a2c0] [0]
  29] T [Write] [0x4005c200] [0]
  30] T [Write] [0x4006a900] [0]
  31] T [Write] [0x4006a8c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    1]BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
    2]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    3]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    4]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    5]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    6]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    7]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    8]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    9]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    10]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    11]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    12]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    13]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    14]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    15]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    16]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    17]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    18]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    19]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    20]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    21]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    22]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    23]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    24]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    25]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    26]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    27]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    28]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    29]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    30]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [865] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
== New Transaction - Mapping Address [0x40067ec0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 63
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068500] [0]
  1] T [Write] [0x400684c0] [0]
  2] T [Write] [0x40069fc0] [0]
  3] T [Write] [0x4006a000] [0]
  4] T [Write] [0x40069400] [0]
  5] T [Write] [0x400693c0] [0]
  6] T [Write] [0x40068e00] [0]
  7] T [Write] [0x40068dc0] [0]
  8] T [Write] [0x40068b00] [0]
  9] T [Write] [0x40068ac0] [0]
  10] T [Write] [0x4005c1c0] [0]
  11] T [Write] [0x40069100] [0]
  12] T [Write] [0x400690c0] [0]
  13] T [Write] [0x40069a00] [0]
  14] T [Write] [0x400699c0] [0]
  15] T [Write] [0x40069700] [0]
  16] T [Write] [0x400696c0] [0]
  17] T [Write] [0x40069d00] [0]
  18] T [Write] [0x40069cc0] [0]
  19] T [Write] [0x4006a880] [0]
  20] T [Write] [0x4006b7c0] [0]
  21] T [Write] [0x4006b800] [0]
  22] T [Write] [0x4006ac00] [0]
  23] T [Write] [0x4006abc0] [0]
  24] T [Write] [0x4006a600] [0]
  25] T [Write] [0x4006a5c0] [0]
  26] T [Write] [0x4006a300] [0]
  27] T [Write] [0x4006a2c0] [0]
  28] T [Write] [0x4005c200] [0]
  29] T [Write] [0x4006a900] [0]
  30] T [Write] [0x4006a8c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    1]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    2]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    3]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    4]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    5]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    6]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    7]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    8]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    9]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    10]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    11]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    12]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    13]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    14]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    15]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    16]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    17]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    18]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    19]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    20]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    21]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    22]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    23]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    24]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    25]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    26]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    27]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    28]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    29]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    30]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [866] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066d00] r[0] b[4] row[8195] col[54]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066700] r[0] b[4] row[8195] col[51] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400666c0] r[0] b[3] row[8195] col[51] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068500] [0]
  1] T [Write] [0x400684c0] [0]
  2] T [Write] [0x40069fc0] [0]
  3] T [Write] [0x4006a000] [0]
  4] T [Write] [0x40069400] [0]
  5] T [Write] [0x400693c0] [0]
  6] T [Write] [0x40068e00] [0]
  7] T [Write] [0x40068dc0] [0]
  8] T [Write] [0x40068b00] [0]
  9] T [Write] [0x40068ac0] [0]
  10] T [Write] [0x4005c1c0] [0]
  11] T [Write] [0x40069100] [0]
  12] T [Write] [0x400690c0] [0]
  13] T [Write] [0x40069a00] [0]
  14] T [Write] [0x400699c0] [0]
  15] T [Write] [0x40069700] [0]
  16] T [Write] [0x400696c0] [0]
  17] T [Write] [0x40069d00] [0]
  18] T [Write] [0x40069cc0] [0]
  19] T [Write] [0x4006a880] [0]
  20] T [Write] [0x4006b7c0] [0]
  21] T [Write] [0x4006b800] [0]
  22] T [Write] [0x4006ac00] [0]
  23] T [Write] [0x4006abc0] [0]
  24] T [Write] [0x4006a600] [0]
  25] T [Write] [0x4006a5c0] [0]
  26] T [Write] [0x4006a300] [0]
  27] T [Write] [0x4006a2c0] [0]
  28] T [Write] [0x4005c200] [0]
  29] T [Write] [0x4006a900] [0]
  30] T [Write] [0x4006a8c0] [0]
  31] T [Write] [0x4006b200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    1]BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
    2]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    3]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    4]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    5]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    6]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    7]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    8]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    9]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    10]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    11]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    12]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    13]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    14]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    15]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    16]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    17]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    18]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    19]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    20]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    21]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    22]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    23]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    24]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    25]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    26]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    27]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    28]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    29]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    30]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [867] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
== New Transaction - Mapping Address [0x40068500] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 66
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400684c0] [0]
  1] T [Write] [0x40069fc0] [0]
  2] T [Write] [0x4006a000] [0]
  3] T [Write] [0x40069400] [0]
  4] T [Write] [0x400693c0] [0]
  5] T [Write] [0x40068e00] [0]
  6] T [Write] [0x40068dc0] [0]
  7] T [Write] [0x40068b00] [0]
  8] T [Write] [0x40068ac0] [0]
  9] T [Write] [0x4005c1c0] [0]
  10] T [Write] [0x40069100] [0]
  11] T [Write] [0x400690c0] [0]
  12] T [Write] [0x40069a00] [0]
  13] T [Write] [0x400699c0] [0]
  14] T [Write] [0x40069700] [0]
  15] T [Write] [0x400696c0] [0]
  16] T [Write] [0x40069d00] [0]
  17] T [Write] [0x40069cc0] [0]
  18] T [Write] [0x4006a880] [0]
  19] T [Write] [0x4006b7c0] [0]
  20] T [Write] [0x4006b800] [0]
  21] T [Write] [0x4006ac00] [0]
  22] T [Write] [0x4006abc0] [0]
  23] T [Write] [0x4006a600] [0]
  24] T [Write] [0x4006a5c0] [0]
  25] T [Write] [0x4006a300] [0]
  26] T [Write] [0x4006a2c0] [0]
  27] T [Write] [0x4005c200] [0]
  28] T [Write] [0x4006a900] [0]
  29] T [Write] [0x4006a8c0] [0]
  30] T [Write] [0x4006b200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    1]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    2]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    3]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    4]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    5]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    6]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    7]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    8]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    9]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    10]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    11]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    12]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    13]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    14]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    15]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    16]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    17]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    18]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    19]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    20]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    21]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    22]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    23]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    24]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    25]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    26]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    27]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    28]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    29]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    30]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [868] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40066cc0] r[0] b[3] row[8195] col[54]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400666c0] r[0] b[3] row[8195] col[51] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066d00] r[0] b[4] row[8195] col[54] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400684c0] [0]
  1] T [Write] [0x40069fc0] [0]
  2] T [Write] [0x4006a000] [0]
  3] T [Write] [0x40069400] [0]
  4] T [Write] [0x400693c0] [0]
  5] T [Write] [0x40068e00] [0]
  6] T [Write] [0x40068dc0] [0]
  7] T [Write] [0x40068b00] [0]
  8] T [Write] [0x40068ac0] [0]
  9] T [Write] [0x4005c1c0] [0]
  10] T [Write] [0x40069100] [0]
  11] T [Write] [0x400690c0] [0]
  12] T [Write] [0x40069a00] [0]
  13] T [Write] [0x400699c0] [0]
  14] T [Write] [0x40069700] [0]
  15] T [Write] [0x400696c0] [0]
  16] T [Write] [0x40069d00] [0]
  17] T [Write] [0x40069cc0] [0]
  18] T [Write] [0x4006a880] [0]
  19] T [Write] [0x4006b7c0] [0]
  20] T [Write] [0x4006b800] [0]
  21] T [Write] [0x4006ac00] [0]
  22] T [Write] [0x4006abc0] [0]
  23] T [Write] [0x4006a600] [0]
  24] T [Write] [0x4006a5c0] [0]
  25] T [Write] [0x4006a300] [0]
  26] T [Write] [0x4006a2c0] [0]
  27] T [Write] [0x4005c200] [0]
  28] T [Write] [0x4006a900] [0]
  29] T [Write] [0x4006a8c0] [0]
  30] T [Write] [0x4006b200] [0]
  31] T [Write] [0x4006b1c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    1]BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
    2]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    3]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    4]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    5]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    6]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    7]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    8]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    9]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    10]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    11]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    12]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    13]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    14]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    15]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    16]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    17]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    18]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    19]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    20]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    21]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    22]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    23]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    24]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    25]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    26]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    27]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    28]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    29]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    30]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [869] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
== New Transaction - Mapping Address [0x400684c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 66
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069fc0] [0]
  1] T [Write] [0x4006a000] [0]
  2] T [Write] [0x40069400] [0]
  3] T [Write] [0x400693c0] [0]
  4] T [Write] [0x40068e00] [0]
  5] T [Write] [0x40068dc0] [0]
  6] T [Write] [0x40068b00] [0]
  7] T [Write] [0x40068ac0] [0]
  8] T [Write] [0x4005c1c0] [0]
  9] T [Write] [0x40069100] [0]
  10] T [Write] [0x400690c0] [0]
  11] T [Write] [0x40069a00] [0]
  12] T [Write] [0x400699c0] [0]
  13] T [Write] [0x40069700] [0]
  14] T [Write] [0x400696c0] [0]
  15] T [Write] [0x40069d00] [0]
  16] T [Write] [0x40069cc0] [0]
  17] T [Write] [0x4006a880] [0]
  18] T [Write] [0x4006b7c0] [0]
  19] T [Write] [0x4006b800] [0]
  20] T [Write] [0x4006ac00] [0]
  21] T [Write] [0x4006abc0] [0]
  22] T [Write] [0x4006a600] [0]
  23] T [Write] [0x4006a5c0] [0]
  24] T [Write] [0x4006a300] [0]
  25] T [Write] [0x4006a2c0] [0]
  26] T [Write] [0x4005c200] [0]
  27] T [Write] [0x4006a900] [0]
  28] T [Write] [0x4006a8c0] [0]
  29] T [Write] [0x4006b200] [0]
  30] T [Write] [0x4006b1c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    1]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    2]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    3]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    4]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    5]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    6]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    7]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    8]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    9]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    10]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    11]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    12]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    13]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    14]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    15]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    16]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    17]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    18]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    19]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    20]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    21]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    22]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    23]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    24]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    25]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    26]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    27]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    28]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    29]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    30]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [870] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400687c0] r[0] b[7] row[8195] col[67]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066d00] r[0] b[4] row[8195] col[54] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40066cc0] r[0] b[3] row[8195] col[54] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069fc0] [0]
  1] T [Write] [0x4006a000] [0]
  2] T [Write] [0x40069400] [0]
  3] T [Write] [0x400693c0] [0]
  4] T [Write] [0x40068e00] [0]
  5] T [Write] [0x40068dc0] [0]
  6] T [Write] [0x40068b00] [0]
  7] T [Write] [0x40068ac0] [0]
  8] T [Write] [0x4005c1c0] [0]
  9] T [Write] [0x40069100] [0]
  10] T [Write] [0x400690c0] [0]
  11] T [Write] [0x40069a00] [0]
  12] T [Write] [0x400699c0] [0]
  13] T [Write] [0x40069700] [0]
  14] T [Write] [0x400696c0] [0]
  15] T [Write] [0x40069d00] [0]
  16] T [Write] [0x40069cc0] [0]
  17] T [Write] [0x4006a880] [0]
  18] T [Write] [0x4006b7c0] [0]
  19] T [Write] [0x4006b800] [0]
  20] T [Write] [0x4006ac00] [0]
  21] T [Write] [0x4006abc0] [0]
  22] T [Write] [0x4006a600] [0]
  23] T [Write] [0x4006a5c0] [0]
  24] T [Write] [0x4006a300] [0]
  25] T [Write] [0x4006a2c0] [0]
  26] T [Write] [0x4005c200] [0]
  27] T [Write] [0x4006a900] [0]
  28] T [Write] [0x4006a8c0] [0]
  29] T [Write] [0x4006b200] [0]
  30] T [Write] [0x4006b1c0] [0]
  31] T [Write] [0x4006af00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068800] r[0] b[0] row[8195] col[68]
    1]BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
    2]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    3]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    4]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    5]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    6]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    7]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    8]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    9]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    10]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    11]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    12]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    13]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    14]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    15]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    16]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    17]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    18]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    19]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    20]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    21]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    22]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    23]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    24]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    25]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    26]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    27]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    28]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    29]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    30]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [871] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
== New Transaction - Mapping Address [0x40069fc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 79
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a000] [0]
  1] T [Write] [0x40069400] [0]
  2] T [Write] [0x400693c0] [0]
  3] T [Write] [0x40068e00] [0]
  4] T [Write] [0x40068dc0] [0]
  5] T [Write] [0x40068b00] [0]
  6] T [Write] [0x40068ac0] [0]
  7] T [Write] [0x4005c1c0] [0]
  8] T [Write] [0x40069100] [0]
  9] T [Write] [0x400690c0] [0]
  10] T [Write] [0x40069a00] [0]
  11] T [Write] [0x400699c0] [0]
  12] T [Write] [0x40069700] [0]
  13] T [Write] [0x400696c0] [0]
  14] T [Write] [0x40069d00] [0]
  15] T [Write] [0x40069cc0] [0]
  16] T [Write] [0x4006a880] [0]
  17] T [Write] [0x4006b7c0] [0]
  18] T [Write] [0x4006b800] [0]
  19] T [Write] [0x4006ac00] [0]
  20] T [Write] [0x4006abc0] [0]
  21] T [Write] [0x4006a600] [0]
  22] T [Write] [0x4006a5c0] [0]
  23] T [Write] [0x4006a300] [0]
  24] T [Write] [0x4006a2c0] [0]
  25] T [Write] [0x4005c200] [0]
  26] T [Write] [0x4006a900] [0]
  27] T [Write] [0x4006a8c0] [0]
  28] T [Write] [0x4006b200] [0]
  29] T [Write] [0x4006b1c0] [0]
  30] T [Write] [0x4006af00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    9]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    10]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    11]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    12]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    13]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    14]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    15]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    16]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    17]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    18]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    19]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    20]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    21]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    22]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    23]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    24]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    25]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    26]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    27]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    28]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    29]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    30]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [872] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068800] r[0] b[0] row[8195] col[68]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40066cc0] r[0] b[3] row[8195] col[54] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400687c0] r[0] b[7] row[8195] col[67] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a000] [0]
  1] T [Write] [0x40069400] [0]
  2] T [Write] [0x400693c0] [0]
  3] T [Write] [0x40068e00] [0]
  4] T [Write] [0x40068dc0] [0]
  5] T [Write] [0x40068b00] [0]
  6] T [Write] [0x40068ac0] [0]
  7] T [Write] [0x4005c1c0] [0]
  8] T [Write] [0x40069100] [0]
  9] T [Write] [0x400690c0] [0]
  10] T [Write] [0x40069a00] [0]
  11] T [Write] [0x400699c0] [0]
  12] T [Write] [0x40069700] [0]
  13] T [Write] [0x400696c0] [0]
  14] T [Write] [0x40069d00] [0]
  15] T [Write] [0x40069cc0] [0]
  16] T [Write] [0x4006a880] [0]
  17] T [Write] [0x4006b7c0] [0]
  18] T [Write] [0x4006b800] [0]
  19] T [Write] [0x4006ac00] [0]
  20] T [Write] [0x4006abc0] [0]
  21] T [Write] [0x4006a600] [0]
  22] T [Write] [0x4006a5c0] [0]
  23] T [Write] [0x4006a300] [0]
  24] T [Write] [0x4006a2c0] [0]
  25] T [Write] [0x4005c200] [0]
  26] T [Write] [0x4006a900] [0]
  27] T [Write] [0x4006a8c0] [0]
  28] T [Write] [0x4006b200] [0]
  29] T [Write] [0x4006b1c0] [0]
  30] T [Write] [0x4006af00] [0]
  31] T [Write] [0x4006aec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067300] r[0] b[4] row[8195] col[57]
    9]BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
    10]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    11]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    12]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    13]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    14]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    15]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    16]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    17]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    18]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    19]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    20]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    21]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    22]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    23]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    24]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    25]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    26]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    27]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    28]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    29]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    30]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [873] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
== New Transaction - Mapping Address [0x4006a000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 80
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069400] [0]
  1] T [Write] [0x400693c0] [0]
  2] T [Write] [0x40068e00] [0]
  3] T [Write] [0x40068dc0] [0]
  4] T [Write] [0x40068b00] [0]
  5] T [Write] [0x40068ac0] [0]
  6] T [Write] [0x4005c1c0] [0]
  7] T [Write] [0x40069100] [0]
  8] T [Write] [0x400690c0] [0]
  9] T [Write] [0x40069a00] [0]
  10] T [Write] [0x400699c0] [0]
  11] T [Write] [0x40069700] [0]
  12] T [Write] [0x400696c0] [0]
  13] T [Write] [0x40069d00] [0]
  14] T [Write] [0x40069cc0] [0]
  15] T [Write] [0x4006a880] [0]
  16] T [Write] [0x4006b7c0] [0]
  17] T [Write] [0x4006b800] [0]
  18] T [Write] [0x4006ac00] [0]
  19] T [Write] [0x4006abc0] [0]
  20] T [Write] [0x4006a600] [0]
  21] T [Write] [0x4006a5c0] [0]
  22] T [Write] [0x4006a300] [0]
  23] T [Write] [0x4006a2c0] [0]
  24] T [Write] [0x4005c200] [0]
  25] T [Write] [0x4006a900] [0]
  26] T [Write] [0x4006a8c0] [0]
  27] T [Write] [0x4006b200] [0]
  28] T [Write] [0x4006b1c0] [0]
  29] T [Write] [0x4006af00] [0]
  30] T [Write] [0x4006aec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    9]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    10]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    11]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    12]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    13]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    14]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    15]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    16]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    17]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    18]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    19]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    20]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    21]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    22]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    23]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    24]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    25]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    26]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    27]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    28]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    29]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    30]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [874] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067300] r[0] b[4] row[8195] col[57]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400687c0] r[0] b[7] row[8195] col[67] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068800] r[0] b[0] row[8195] col[68] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069400] [0]
  1] T [Write] [0x400693c0] [0]
  2] T [Write] [0x40068e00] [0]
  3] T [Write] [0x40068dc0] [0]
  4] T [Write] [0x40068b00] [0]
  5] T [Write] [0x40068ac0] [0]
  6] T [Write] [0x4005c1c0] [0]
  7] T [Write] [0x40069100] [0]
  8] T [Write] [0x400690c0] [0]
  9] T [Write] [0x40069a00] [0]
  10] T [Write] [0x400699c0] [0]
  11] T [Write] [0x40069700] [0]
  12] T [Write] [0x400696c0] [0]
  13] T [Write] [0x40069d00] [0]
  14] T [Write] [0x40069cc0] [0]
  15] T [Write] [0x4006a880] [0]
  16] T [Write] [0x4006b7c0] [0]
  17] T [Write] [0x4006b800] [0]
  18] T [Write] [0x4006ac00] [0]
  19] T [Write] [0x4006abc0] [0]
  20] T [Write] [0x4006a600] [0]
  21] T [Write] [0x4006a5c0] [0]
  22] T [Write] [0x4006a300] [0]
  23] T [Write] [0x4006a2c0] [0]
  24] T [Write] [0x4005c200] [0]
  25] T [Write] [0x4006a900] [0]
  26] T [Write] [0x4006a8c0] [0]
  27] T [Write] [0x4006b200] [0]
  28] T [Write] [0x4006b1c0] [0]
  29] T [Write] [0x4006af00] [0]
  30] T [Write] [0x4006aec0] [0]
  31] T [Write] [0x4006b500] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    9]BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
    10]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    11]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    12]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    13]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    14]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    15]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    16]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    17]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    18]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    19]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    20]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    21]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    22]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    23]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    24]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    25]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    26]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    27]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    28]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    29]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    30]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [875] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
== New Transaction - Mapping Address [0x40069400] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 74
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400693c0] [0]
  1] T [Write] [0x40068e00] [0]
  2] T [Write] [0x40068dc0] [0]
  3] T [Write] [0x40068b00] [0]
  4] T [Write] [0x40068ac0] [0]
  5] T [Write] [0x4005c1c0] [0]
  6] T [Write] [0x40069100] [0]
  7] T [Write] [0x400690c0] [0]
  8] T [Write] [0x40069a00] [0]
  9] T [Write] [0x400699c0] [0]
  10] T [Write] [0x40069700] [0]
  11] T [Write] [0x400696c0] [0]
  12] T [Write] [0x40069d00] [0]
  13] T [Write] [0x40069cc0] [0]
  14] T [Write] [0x4006a880] [0]
  15] T [Write] [0x4006b7c0] [0]
  16] T [Write] [0x4006b800] [0]
  17] T [Write] [0x4006ac00] [0]
  18] T [Write] [0x4006abc0] [0]
  19] T [Write] [0x4006a600] [0]
  20] T [Write] [0x4006a5c0] [0]
  21] T [Write] [0x4006a300] [0]
  22] T [Write] [0x4006a2c0] [0]
  23] T [Write] [0x4005c200] [0]
  24] T [Write] [0x4006a900] [0]
  25] T [Write] [0x4006a8c0] [0]
  26] T [Write] [0x4006b200] [0]
  27] T [Write] [0x4006b1c0] [0]
  28] T [Write] [0x4006af00] [0]
  29] T [Write] [0x4006aec0] [0]
  30] T [Write] [0x4006b500] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    9]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    11]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    13]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    15]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    17]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    19]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    21]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    23]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    25]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    27]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    29]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [876] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400672c0] r[0] b[3] row[8195] col[57]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068800] r[0] b[0] row[8195] col[68] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067300] r[0] b[4] row[8195] col[57] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400693c0] [0]
  1] T [Write] [0x40068e00] [0]
  2] T [Write] [0x40068dc0] [0]
  3] T [Write] [0x40068b00] [0]
  4] T [Write] [0x40068ac0] [0]
  5] T [Write] [0x4005c1c0] [0]
  6] T [Write] [0x40069100] [0]
  7] T [Write] [0x400690c0] [0]
  8] T [Write] [0x40069a00] [0]
  9] T [Write] [0x400699c0] [0]
  10] T [Write] [0x40069700] [0]
  11] T [Write] [0x400696c0] [0]
  12] T [Write] [0x40069d00] [0]
  13] T [Write] [0x40069cc0] [0]
  14] T [Write] [0x4006a880] [0]
  15] T [Write] [0x4006b7c0] [0]
  16] T [Write] [0x4006b800] [0]
  17] T [Write] [0x4006ac00] [0]
  18] T [Write] [0x4006abc0] [0]
  19] T [Write] [0x4006a600] [0]
  20] T [Write] [0x4006a5c0] [0]
  21] T [Write] [0x4006a300] [0]
  22] T [Write] [0x4006a2c0] [0]
  23] T [Write] [0x4005c200] [0]
  24] T [Write] [0x4006a900] [0]
  25] T [Write] [0x4006a8c0] [0]
  26] T [Write] [0x4006b200] [0]
  27] T [Write] [0x4006b1c0] [0]
  28] T [Write] [0x4006af00] [0]
  29] T [Write] [0x4006aec0] [0]
  30] T [Write] [0x4006b500] [0]
  31] T [Write] [0x4006b4c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
    9]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    11]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    13]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    15]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    17]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    19]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    21]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    23]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    25]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    27]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    29]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [877] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
== New Transaction - Mapping Address [0x400693c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 73
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    31]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [878] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c180] r[0] b[6] row[8194] col[224]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067300] r[0] b[4] row[8195] col[57] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400672c0] r[0] b[3] row[8195] col[57] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    31]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [879] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    31]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [880] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400672c0] r[0] b[3] row[8195] col[57] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c180] r[0] b[6] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [8194] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    31]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [881] -------------------------
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [8194] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    31]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [882] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c180] r[0] b[6] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [8194] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    4]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    6]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    8]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    10]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    12]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    14]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    16]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    18]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    20]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    22]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    24]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    26]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    28]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    30]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    31]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [883] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    4]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    6]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    8]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    10]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    12]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    14]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    16]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    18]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    20]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    22]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    24]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    26]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    28]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    30]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [884] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [pre] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    4]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    6]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    8]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    10]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    12]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    14]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    16]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    18]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    20]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    22]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    24]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    26]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    28]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    30]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [885] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068e00] [0]
  1] T [Write] [0x40068dc0] [0]
  2] T [Write] [0x40068b00] [0]
  3] T [Write] [0x40068ac0] [0]
  4] T [Write] [0x4005c1c0] [0]
  5] T [Write] [0x40069100] [0]
  6] T [Write] [0x400690c0] [0]
  7] T [Write] [0x40069a00] [0]
  8] T [Write] [0x400699c0] [0]
  9] T [Write] [0x40069700] [0]
  10] T [Write] [0x400696c0] [0]
  11] T [Write] [0x40069d00] [0]
  12] T [Write] [0x40069cc0] [0]
  13] T [Write] [0x4006a880] [0]
  14] T [Write] [0x4006b7c0] [0]
  15] T [Write] [0x4006b800] [0]
  16] T [Write] [0x4006ac00] [0]
  17] T [Write] [0x4006abc0] [0]
  18] T [Write] [0x4006a600] [0]
  19] T [Write] [0x4006a5c0] [0]
  20] T [Write] [0x4006a300] [0]
  21] T [Write] [0x4006a2c0] [0]
  22] T [Write] [0x4005c200] [0]
  23] T [Write] [0x4006a900] [0]
  24] T [Write] [0x4006a8c0] [0]
  25] T [Write] [0x4006b200] [0]
  26] T [Write] [0x4006b1c0] [0]
  27] T [Write] [0x4006af00] [0]
  28] T [Write] [0x4006aec0] [0]
  29] T [Write] [0x4006b500] [0]
  30] T [Write] [0x4006b4c0] [0]
  31] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[idle] [idle] [idle] [pre] [pre] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    2]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    3]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    4]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    5]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    6]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    7]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    8]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    9]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    10]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    11]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    12]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    13]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    14]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    15]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    16]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    17]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    18]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    19]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    20]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    21]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    22]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    23]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    24]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    25]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    26]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    27]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    28]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    29]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    30]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [886] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
== New Transaction - Mapping Address [0x40068e00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 71
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068dc0] [0]
  1] T [Write] [0x40068b00] [0]
  2] T [Write] [0x40068ac0] [0]
  3] T [Write] [0x4005c1c0] [0]
  4] T [Write] [0x40069100] [0]
  5] T [Write] [0x400690c0] [0]
  6] T [Write] [0x40069a00] [0]
  7] T [Write] [0x400699c0] [0]
  8] T [Write] [0x40069700] [0]
  9] T [Write] [0x400696c0] [0]
  10] T [Write] [0x40069d00] [0]
  11] T [Write] [0x40069cc0] [0]
  12] T [Write] [0x4006a880] [0]
  13] T [Write] [0x4006b7c0] [0]
  14] T [Write] [0x4006b800] [0]
  15] T [Write] [0x4006ac00] [0]
  16] T [Write] [0x4006abc0] [0]
  17] T [Write] [0x4006a600] [0]
  18] T [Write] [0x4006a5c0] [0]
  19] T [Write] [0x4006a300] [0]
  20] T [Write] [0x4006a2c0] [0]
  21] T [Write] [0x4005c200] [0]
  22] T [Write] [0x4006a900] [0]
  23] T [Write] [0x4006a8c0] [0]
  24] T [Write] [0x4006b200] [0]
  25] T [Write] [0x4006b1c0] [0]
  26] T [Write] [0x4006af00] [0]
  27] T [Write] [0x4006aec0] [0]
  28] T [Write] [0x4006b500] [0]
  29] T [Write] [0x4006b4c0] [0]
  30] T [Write] [0x4006cfc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
    2]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    3]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    4]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    5]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    6]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    7]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    8]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    9]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    10]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    11]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    12]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    13]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    14]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    15]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    16]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    17]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    18]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    19]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    20]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    21]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    22]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    23]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    24]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    25]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    26]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    27]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    28]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    29]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    30]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    31]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [887] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40067c00] r[0] b[0] row[8195] col[62]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068dc0] [0]
  1] T [Write] [0x40068b00] [0]
  2] T [Write] [0x40068ac0] [0]
  3] T [Write] [0x4005c1c0] [0]
  4] T [Write] [0x40069100] [0]
  5] T [Write] [0x400690c0] [0]
  6] T [Write] [0x40069a00] [0]
  7] T [Write] [0x400699c0] [0]
  8] T [Write] [0x40069700] [0]
  9] T [Write] [0x400696c0] [0]
  10] T [Write] [0x40069d00] [0]
  11] T [Write] [0x40069cc0] [0]
  12] T [Write] [0x4006a880] [0]
  13] T [Write] [0x4006b7c0] [0]
  14] T [Write] [0x4006b800] [0]
  15] T [Write] [0x4006ac00] [0]
  16] T [Write] [0x4006abc0] [0]
  17] T [Write] [0x4006a600] [0]
  18] T [Write] [0x4006a5c0] [0]
  19] T [Write] [0x4006a300] [0]
  20] T [Write] [0x4006a2c0] [0]
  21] T [Write] [0x4005c200] [0]
  22] T [Write] [0x4006a900] [0]
  23] T [Write] [0x4006a8c0] [0]
  24] T [Write] [0x4006b200] [0]
  25] T [Write] [0x4006b1c0] [0]
  26] T [Write] [0x4006af00] [0]
  27] T [Write] [0x4006aec0] [0]
  28] T [Write] [0x4006b500] [0]
  29] T [Write] [0x4006b4c0] [0]
  30] T [Write] [0x4006cfc0] [0]
  31] T [Write] [0x4006d000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [pre] [idle] [8194] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    2]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    3]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    4]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    5]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    6]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    7]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    8]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    9]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    10]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    11]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    12]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    13]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    14]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    15]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    16]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    17]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    18]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    19]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    20]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    21]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    22]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    23]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    24]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    25]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    26]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    27]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    28]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    29]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    30]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [888] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067bc0] r[0] b[7] row[8195] col[61]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068dc0] [0]
  1] T [Write] [0x40068b00] [0]
  2] T [Write] [0x40068ac0] [0]
  3] T [Write] [0x4005c1c0] [0]
  4] T [Write] [0x40069100] [0]
  5] T [Write] [0x400690c0] [0]
  6] T [Write] [0x40069a00] [0]
  7] T [Write] [0x400699c0] [0]
  8] T [Write] [0x40069700] [0]
  9] T [Write] [0x400696c0] [0]
  10] T [Write] [0x40069d00] [0]
  11] T [Write] [0x40069cc0] [0]
  12] T [Write] [0x4006a880] [0]
  13] T [Write] [0x4006b7c0] [0]
  14] T [Write] [0x4006b800] [0]
  15] T [Write] [0x4006ac00] [0]
  16] T [Write] [0x4006abc0] [0]
  17] T [Write] [0x4006a600] [0]
  18] T [Write] [0x4006a5c0] [0]
  19] T [Write] [0x4006a300] [0]
  20] T [Write] [0x4006a2c0] [0]
  21] T [Write] [0x4005c200] [0]
  22] T [Write] [0x4006a900] [0]
  23] T [Write] [0x4006a8c0] [0]
  24] T [Write] [0x4006b200] [0]
  25] T [Write] [0x4006b1c0] [0]
  26] T [Write] [0x4006af00] [0]
  27] T [Write] [0x4006aec0] [0]
  28] T [Write] [0x4006b500] [0]
  29] T [Write] [0x4006b4c0] [0]
  30] T [Write] [0x4006cfc0] [0]
  31] T [Write] [0x4006d000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [pre] [idle] [idle] [pre] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    2]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    3]BP [ACT] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    4]BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
    5]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    6]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    7]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    8]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    9]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    10]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    11]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    12]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    13]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    14]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    15]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    16]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    17]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    18]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    19]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    20]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    21]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    22]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    23]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    24]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    25]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    26]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    27]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    28]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    29]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    30]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [889] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[6] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
== New Transaction - Mapping Address [0x40068dc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 70
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068b00] [0]
  1] T [Write] [0x40068ac0] [0]
  2] T [Write] [0x4005c1c0] [0]
  3] T [Write] [0x40069100] [0]
  4] T [Write] [0x400690c0] [0]
  5] T [Write] [0x40069a00] [0]
  6] T [Write] [0x400699c0] [0]
  7] T [Write] [0x40069700] [0]
  8] T [Write] [0x400696c0] [0]
  9] T [Write] [0x40069d00] [0]
  10] T [Write] [0x40069cc0] [0]
  11] T [Write] [0x4006a880] [0]
  12] T [Write] [0x4006b7c0] [0]
  13] T [Write] [0x4006b800] [0]
  14] T [Write] [0x4006ac00] [0]
  15] T [Write] [0x4006abc0] [0]
  16] T [Write] [0x4006a600] [0]
  17] T [Write] [0x4006a5c0] [0]
  18] T [Write] [0x4006a300] [0]
  19] T [Write] [0x4006a2c0] [0]
  20] T [Write] [0x4005c200] [0]
  21] T [Write] [0x4006a900] [0]
  22] T [Write] [0x4006a8c0] [0]
  23] T [Write] [0x4006b200] [0]
  24] T [Write] [0x4006b1c0] [0]
  25] T [Write] [0x4006af00] [0]
  26] T [Write] [0x4006aec0] [0]
  27] T [Write] [0x4006b500] [0]
  28] T [Write] [0x4006b4c0] [0]
  29] T [Write] [0x4006cfc0] [0]
  30] T [Write] [0x4006d000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [idle] [idle] [idle] [pre] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    2]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    3]BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
    4]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    5]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    6]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    7]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    8]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    9]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    10]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    11]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    12]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    13]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    14]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    15]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    16]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    17]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    18]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    19]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    20]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    21]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    22]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    23]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    24]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    25]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    26]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    27]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    28]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    29]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    30]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [890] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400675c0] r[0] b[7] row[8195] col[58]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067bc0] r[0] b[7] row[8195] col[61] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
== New Transaction - Mapping Address [0x40068b00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 69
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068ac0] [0]
  1] T [Write] [0x4005c1c0] [0]
  2] T [Write] [0x40069100] [0]
  3] T [Write] [0x400690c0] [0]
  4] T [Write] [0x40069a00] [0]
  5] T [Write] [0x400699c0] [0]
  6] T [Write] [0x40069700] [0]
  7] T [Write] [0x400696c0] [0]
  8] T [Write] [0x40069d00] [0]
  9] T [Write] [0x40069cc0] [0]
  10] T [Write] [0x4006a880] [0]
  11] T [Write] [0x4006b7c0] [0]
  12] T [Write] [0x4006b800] [0]
  13] T [Write] [0x4006ac00] [0]
  14] T [Write] [0x4006abc0] [0]
  15] T [Write] [0x4006a600] [0]
  16] T [Write] [0x4006a5c0] [0]
  17] T [Write] [0x4006a300] [0]
  18] T [Write] [0x4006a2c0] [0]
  19] T [Write] [0x4005c200] [0]
  20] T [Write] [0x4006a900] [0]
  21] T [Write] [0x4006a8c0] [0]
  22] T [Write] [0x4006b200] [0]
  23] T [Write] [0x4006b1c0] [0]
  24] T [Write] [0x4006af00] [0]
  25] T [Write] [0x4006aec0] [0]
  26] T [Write] [0x4006b500] [0]
  27] T [Write] [0x4006b4c0] [0]
  28] T [Write] [0x4006cfc0] [0]
  29] T [Write] [0x4006d000] [0]
  30] T [Write] [0x4006c400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [idle] [8195] [idle] [pre] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
    1]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    2]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    3]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    4]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    5]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    6]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    7]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    8]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    9]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    10]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    11]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    12]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    13]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    14]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    15]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    16]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    17]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    18]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    19]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    20]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    21]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    22]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    23]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    24]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    25]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    26]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    27]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    28]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    29]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    30]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    31]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [891] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40067900] r[0] b[4] row[8195] col[60]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068ac0] [0]
  1] T [Write] [0x4005c1c0] [0]
  2] T [Write] [0x40069100] [0]
  3] T [Write] [0x400690c0] [0]
  4] T [Write] [0x40069a00] [0]
  5] T [Write] [0x400699c0] [0]
  6] T [Write] [0x40069700] [0]
  7] T [Write] [0x400696c0] [0]
  8] T [Write] [0x40069d00] [0]
  9] T [Write] [0x40069cc0] [0]
  10] T [Write] [0x4006a880] [0]
  11] T [Write] [0x4006b7c0] [0]
  12] T [Write] [0x4006b800] [0]
  13] T [Write] [0x4006ac00] [0]
  14] T [Write] [0x4006abc0] [0]
  15] T [Write] [0x4006a600] [0]
  16] T [Write] [0x4006a5c0] [0]
  17] T [Write] [0x4006a300] [0]
  18] T [Write] [0x4006a2c0] [0]
  19] T [Write] [0x4005c200] [0]
  20] T [Write] [0x4006a900] [0]
  21] T [Write] [0x4006a8c0] [0]
  22] T [Write] [0x4006b200] [0]
  23] T [Write] [0x4006b1c0] [0]
  24] T [Write] [0x4006af00] [0]
  25] T [Write] [0x4006aec0] [0]
  26] T [Write] [0x4006b500] [0]
  27] T [Write] [0x4006b4c0] [0]
  28] T [Write] [0x4006cfc0] [0]
  29] T [Write] [0x4006d000] [0]
  30] T [Write] [0x4006c400] [0]
  31] T [Write] [0x4006c3c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [idle] [8195] [idle] [pre] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    1]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    2]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    3]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    4]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    5]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    6]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    7]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    8]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    9]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    10]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    11]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    12]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    13]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    14]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    15]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    16]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    17]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    18]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    19]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    20]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    21]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    22]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    23]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    24]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    25]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    26]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    27]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    28]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    29]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    30]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [892] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067c00] r[0] b[0] row[8195] col[62]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067bc0] r[0] b[7] row[8195] col[61] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400675c0] r[0] b[7] row[8195] col[58] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40068ac0] [0]
  1] T [Write] [0x4005c1c0] [0]
  2] T [Write] [0x40069100] [0]
  3] T [Write] [0x400690c0] [0]
  4] T [Write] [0x40069a00] [0]
  5] T [Write] [0x400699c0] [0]
  6] T [Write] [0x40069700] [0]
  7] T [Write] [0x400696c0] [0]
  8] T [Write] [0x40069d00] [0]
  9] T [Write] [0x40069cc0] [0]
  10] T [Write] [0x4006a880] [0]
  11] T [Write] [0x4006b7c0] [0]
  12] T [Write] [0x4006b800] [0]
  13] T [Write] [0x4006ac00] [0]
  14] T [Write] [0x4006abc0] [0]
  15] T [Write] [0x4006a600] [0]
  16] T [Write] [0x4006a5c0] [0]
  17] T [Write] [0x4006a300] [0]
  18] T [Write] [0x4006a2c0] [0]
  19] T [Write] [0x4005c200] [0]
  20] T [Write] [0x4006a900] [0]
  21] T [Write] [0x4006a8c0] [0]
  22] T [Write] [0x4006b200] [0]
  23] T [Write] [0x4006b1c0] [0]
  24] T [Write] [0x4006af00] [0]
  25] T [Write] [0x4006aec0] [0]
  26] T [Write] [0x4006b500] [0]
  27] T [Write] [0x4006b4c0] [0]
  28] T [Write] [0x4006cfc0] [0]
  29] T [Write] [0x4006d000] [0]
  30] T [Write] [0x4006c400] [0]
  31] T [Write] [0x4006c3c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [idle] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40067600] r[0] b[0] row[8195] col[59]
    1]BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
    2]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    3]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    4]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    5]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    6]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    7]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    8]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    9]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    10]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    11]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    12]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    13]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    14]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    15]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    16]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    17]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    18]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    19]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    20]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    21]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    22]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    23]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    24]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    25]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    26]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    27]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    28]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    29]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    30]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [893] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
== New Transaction - Mapping Address [0x40068ac0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 69
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c1c0] [0]
  1] T [Write] [0x40069100] [0]
  2] T [Write] [0x400690c0] [0]
  3] T [Write] [0x40069a00] [0]
  4] T [Write] [0x400699c0] [0]
  5] T [Write] [0x40069700] [0]
  6] T [Write] [0x400696c0] [0]
  7] T [Write] [0x40069d00] [0]
  8] T [Write] [0x40069cc0] [0]
  9] T [Write] [0x4006a880] [0]
  10] T [Write] [0x4006b7c0] [0]
  11] T [Write] [0x4006b800] [0]
  12] T [Write] [0x4006ac00] [0]
  13] T [Write] [0x4006abc0] [0]
  14] T [Write] [0x4006a600] [0]
  15] T [Write] [0x4006a5c0] [0]
  16] T [Write] [0x4006a300] [0]
  17] T [Write] [0x4006a2c0] [0]
  18] T [Write] [0x4005c200] [0]
  19] T [Write] [0x4006a900] [0]
  20] T [Write] [0x4006a8c0] [0]
  21] T [Write] [0x4006b200] [0]
  22] T [Write] [0x4006b1c0] [0]
  23] T [Write] [0x4006af00] [0]
  24] T [Write] [0x4006aec0] [0]
  25] T [Write] [0x4006b500] [0]
  26] T [Write] [0x4006b4c0] [0]
  27] T [Write] [0x4006cfc0] [0]
  28] T [Write] [0x4006d000] [0]
  29] T [Write] [0x4006c400] [0]
  30] T [Write] [0x4006c3c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [idle] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    1]BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    2]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    3]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    4]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    5]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    6]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    7]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    8]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    9]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    10]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    11]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    12]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    13]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    14]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    15]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    16]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    17]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    18]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    19]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    20]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    21]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    22]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    23]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    24]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    25]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    26]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    27]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    28]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    29]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    30]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [894] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067600] r[0] b[0] row[8195] col[59]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400675c0] r[0] b[7] row[8195] col[58] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067c00] r[0] b[0] row[8195] col[62] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
== New Transaction - Mapping Address [0x4005c1c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8194
  Col  : 224
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069100] [0]
  1] T [Write] [0x400690c0] [0]
  2] T [Write] [0x40069a00] [0]
  3] T [Write] [0x400699c0] [0]
  4] T [Write] [0x40069700] [0]
  5] T [Write] [0x400696c0] [0]
  6] T [Write] [0x40069d00] [0]
  7] T [Write] [0x40069cc0] [0]
  8] T [Write] [0x4006a880] [0]
  9] T [Write] [0x4006b7c0] [0]
  10] T [Write] [0x4006b800] [0]
  11] T [Write] [0x4006ac00] [0]
  12] T [Write] [0x4006abc0] [0]
  13] T [Write] [0x4006a600] [0]
  14] T [Write] [0x4006a5c0] [0]
  15] T [Write] [0x4006a300] [0]
  16] T [Write] [0x4006a2c0] [0]
  17] T [Write] [0x4005c200] [0]
  18] T [Write] [0x4006a900] [0]
  19] T [Write] [0x4006a8c0] [0]
  20] T [Write] [0x4006b200] [0]
  21] T [Write] [0x4006b1c0] [0]
  22] T [Write] [0x4006af00] [0]
  23] T [Write] [0x4006aec0] [0]
  24] T [Write] [0x4006b500] [0]
  25] T [Write] [0x4006b4c0] [0]
  26] T [Write] [0x4006cfc0] [0]
  27] T [Write] [0x4006d000] [0]
  28] T [Write] [0x4006c400] [0]
  29] T [Write] [0x4006c3c0] [0]
  30] T [Write] [0x4006be00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
    1]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    2]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    3]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    4]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    5]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    6]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    7]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    8]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    9]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    10]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    11]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    12]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    13]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    14]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    15]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    16]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    17]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    18]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    19]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    20]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    21]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    22]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    23]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    24]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    25]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    26]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    27]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    28]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    29]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    30]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    31]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [895] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400678c0] r[0] b[3] row[8195] col[60]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069100] [0]
  1] T [Write] [0x400690c0] [0]
  2] T [Write] [0x40069a00] [0]
  3] T [Write] [0x400699c0] [0]
  4] T [Write] [0x40069700] [0]
  5] T [Write] [0x400696c0] [0]
  6] T [Write] [0x40069d00] [0]
  7] T [Write] [0x40069cc0] [0]
  8] T [Write] [0x4006a880] [0]
  9] T [Write] [0x4006b7c0] [0]
  10] T [Write] [0x4006b800] [0]
  11] T [Write] [0x4006ac00] [0]
  12] T [Write] [0x4006abc0] [0]
  13] T [Write] [0x4006a600] [0]
  14] T [Write] [0x4006a5c0] [0]
  15] T [Write] [0x4006a300] [0]
  16] T [Write] [0x4006a2c0] [0]
  17] T [Write] [0x4005c200] [0]
  18] T [Write] [0x4006a900] [0]
  19] T [Write] [0x4006a8c0] [0]
  20] T [Write] [0x4006b200] [0]
  21] T [Write] [0x4006b1c0] [0]
  22] T [Write] [0x4006af00] [0]
  23] T [Write] [0x4006aec0] [0]
  24] T [Write] [0x4006b500] [0]
  25] T [Write] [0x4006b4c0] [0]
  26] T [Write] [0x4006cfc0] [0]
  27] T [Write] [0x4006d000] [0]
  28] T [Write] [0x4006c400] [0]
  29] T [Write] [0x4006c3c0] [0]
  30] T [Write] [0x4006be00] [0]
  31] T [Write] [0x4006bdc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    1]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    2]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    3]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    4]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    5]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    6]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    7]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    8]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    9]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    10]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    11]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    12]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    13]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    14]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    15]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    16]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    17]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    18]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    19]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    20]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    21]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    22]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    23]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    24]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    25]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    26]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    27]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    28]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    29]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    30]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [896] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067900] r[0] b[4] row[8195] col[60]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067c00] r[0] b[0] row[8195] col[62] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067600] r[0] b[0] row[8195] col[59] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069100] [0]
  1] T [Write] [0x400690c0] [0]
  2] T [Write] [0x40069a00] [0]
  3] T [Write] [0x400699c0] [0]
  4] T [Write] [0x40069700] [0]
  5] T [Write] [0x400696c0] [0]
  6] T [Write] [0x40069d00] [0]
  7] T [Write] [0x40069cc0] [0]
  8] T [Write] [0x4006a880] [0]
  9] T [Write] [0x4006b7c0] [0]
  10] T [Write] [0x4006b800] [0]
  11] T [Write] [0x4006ac00] [0]
  12] T [Write] [0x4006abc0] [0]
  13] T [Write] [0x4006a600] [0]
  14] T [Write] [0x4006a5c0] [0]
  15] T [Write] [0x4006a300] [0]
  16] T [Write] [0x4006a2c0] [0]
  17] T [Write] [0x4005c200] [0]
  18] T [Write] [0x4006a900] [0]
  19] T [Write] [0x4006a8c0] [0]
  20] T [Write] [0x4006b200] [0]
  21] T [Write] [0x4006b1c0] [0]
  22] T [Write] [0x4006af00] [0]
  23] T [Write] [0x4006aec0] [0]
  24] T [Write] [0x4006b500] [0]
  25] T [Write] [0x4006b4c0] [0]
  26] T [Write] [0x4006cfc0] [0]
  27] T [Write] [0x4006d000] [0]
  28] T [Write] [0x4006c400] [0]
  29] T [Write] [0x4006c3c0] [0]
  30] T [Write] [0x4006be00] [0]
  31] T [Write] [0x4006bdc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    1]BP [ACT] pa[0x40068200] r[0] b[0] row[8195] col[65]
    2]BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
    3]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    4]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    5]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    6]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    7]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    8]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    9]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    10]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    11]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    12]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    13]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    14]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    15]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    16]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    17]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    18]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    19]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    20]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    21]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    22]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    23]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    24]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    25]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    26]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    27]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    28]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    29]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    30]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [897] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
== New Transaction - Mapping Address [0x40069100] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 72
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400690c0] [0]
  1] T [Write] [0x40069a00] [0]
  2] T [Write] [0x400699c0] [0]
  3] T [Write] [0x40069700] [0]
  4] T [Write] [0x400696c0] [0]
  5] T [Write] [0x40069d00] [0]
  6] T [Write] [0x40069cc0] [0]
  7] T [Write] [0x4006a880] [0]
  8] T [Write] [0x4006b7c0] [0]
  9] T [Write] [0x4006b800] [0]
  10] T [Write] [0x4006ac00] [0]
  11] T [Write] [0x4006abc0] [0]
  12] T [Write] [0x4006a600] [0]
  13] T [Write] [0x4006a5c0] [0]
  14] T [Write] [0x4006a300] [0]
  15] T [Write] [0x4006a2c0] [0]
  16] T [Write] [0x4005c200] [0]
  17] T [Write] [0x4006a900] [0]
  18] T [Write] [0x4006a8c0] [0]
  19] T [Write] [0x4006b200] [0]
  20] T [Write] [0x4006b1c0] [0]
  21] T [Write] [0x4006af00] [0]
  22] T [Write] [0x4006aec0] [0]
  23] T [Write] [0x4006b500] [0]
  24] T [Write] [0x4006b4c0] [0]
  25] T [Write] [0x4006cfc0] [0]
  26] T [Write] [0x4006d000] [0]
  27] T [Write] [0x4006c400] [0]
  28] T [Write] [0x4006c3c0] [0]
  29] T [Write] [0x4006be00] [0]
  30] T [Write] [0x4006bdc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    1]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    2]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    3]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    4]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    5]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    6]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    7]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    8]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    9]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    10]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    11]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    12]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    13]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    14]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    15]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    16]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    17]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    18]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    19]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    20]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    21]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    22]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    23]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    24]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    25]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    26]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    27]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    28]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    29]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    30]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [898] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068200] r[0] b[0] row[8195] col[65]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067600] r[0] b[0] row[8195] col[59] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067900] r[0] b[4] row[8195] col[60] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400690c0] [0]
  1] T [Write] [0x40069a00] [0]
  2] T [Write] [0x400699c0] [0]
  3] T [Write] [0x40069700] [0]
  4] T [Write] [0x400696c0] [0]
  5] T [Write] [0x40069d00] [0]
  6] T [Write] [0x40069cc0] [0]
  7] T [Write] [0x4006a880] [0]
  8] T [Write] [0x4006b7c0] [0]
  9] T [Write] [0x4006b800] [0]
  10] T [Write] [0x4006ac00] [0]
  11] T [Write] [0x4006abc0] [0]
  12] T [Write] [0x4006a600] [0]
  13] T [Write] [0x4006a5c0] [0]
  14] T [Write] [0x4006a300] [0]
  15] T [Write] [0x4006a2c0] [0]
  16] T [Write] [0x4005c200] [0]
  17] T [Write] [0x4006a900] [0]
  18] T [Write] [0x4006a8c0] [0]
  19] T [Write] [0x4006b200] [0]
  20] T [Write] [0x4006b1c0] [0]
  21] T [Write] [0x4006af00] [0]
  22] T [Write] [0x4006aec0] [0]
  23] T [Write] [0x4006b500] [0]
  24] T [Write] [0x4006b4c0] [0]
  25] T [Write] [0x4006cfc0] [0]
  26] T [Write] [0x4006d000] [0]
  27] T [Write] [0x4006c400] [0]
  28] T [Write] [0x4006c3c0] [0]
  29] T [Write] [0x4006be00] [0]
  30] T [Write] [0x4006bdc0] [0]
  31] T [Write] [0x4006bb00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
    1]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    2]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    3]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    4]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    5]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    6]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    7]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    8]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    9]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    10]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    11]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    12]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    13]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    14]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    15]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    16]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    17]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    18]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    19]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    20]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    21]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    22]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    23]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    24]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    25]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    26]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    27]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    28]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    29]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    30]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [899] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
== New Transaction - Mapping Address [0x400690c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 72
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069a00] [0]
  1] T [Write] [0x400699c0] [0]
  2] T [Write] [0x40069700] [0]
  3] T [Write] [0x400696c0] [0]
  4] T [Write] [0x40069d00] [0]
  5] T [Write] [0x40069cc0] [0]
  6] T [Write] [0x4006a880] [0]
  7] T [Write] [0x4006b7c0] [0]
  8] T [Write] [0x4006b800] [0]
  9] T [Write] [0x4006ac00] [0]
  10] T [Write] [0x4006abc0] [0]
  11] T [Write] [0x4006a600] [0]
  12] T [Write] [0x4006a5c0] [0]
  13] T [Write] [0x4006a300] [0]
  14] T [Write] [0x4006a2c0] [0]
  15] T [Write] [0x4005c200] [0]
  16] T [Write] [0x4006a900] [0]
  17] T [Write] [0x4006a8c0] [0]
  18] T [Write] [0x4006b200] [0]
  19] T [Write] [0x4006b1c0] [0]
  20] T [Write] [0x4006af00] [0]
  21] T [Write] [0x4006aec0] [0]
  22] T [Write] [0x4006b500] [0]
  23] T [Write] [0x4006b4c0] [0]
  24] T [Write] [0x4006cfc0] [0]
  25] T [Write] [0x4006d000] [0]
  26] T [Write] [0x4006c400] [0]
  27] T [Write] [0x4006c3c0] [0]
  28] T [Write] [0x4006be00] [0]
  29] T [Write] [0x4006bdc0] [0]
  30] T [Write] [0x4006bb00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    1]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    2]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    3]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    4]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    5]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    6]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    7]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    8]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    9]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    10]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    11]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    12]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    13]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    14]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    15]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    16]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    17]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    18]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    19]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    20]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    21]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    22]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    23]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    24]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    25]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    26]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    27]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    28]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    29]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    30]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    31]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [900] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400678c0] r[0] b[3] row[8195] col[60]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067900] r[0] b[4] row[8195] col[60] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068200] r[0] b[0] row[8195] col[65] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069a00] [0]
  1] T [Write] [0x400699c0] [0]
  2] T [Write] [0x40069700] [0]
  3] T [Write] [0x400696c0] [0]
  4] T [Write] [0x40069d00] [0]
  5] T [Write] [0x40069cc0] [0]
  6] T [Write] [0x4006a880] [0]
  7] T [Write] [0x4006b7c0] [0]
  8] T [Write] [0x4006b800] [0]
  9] T [Write] [0x4006ac00] [0]
  10] T [Write] [0x4006abc0] [0]
  11] T [Write] [0x4006a600] [0]
  12] T [Write] [0x4006a5c0] [0]
  13] T [Write] [0x4006a300] [0]
  14] T [Write] [0x4006a2c0] [0]
  15] T [Write] [0x4005c200] [0]
  16] T [Write] [0x4006a900] [0]
  17] T [Write] [0x4006a8c0] [0]
  18] T [Write] [0x4006b200] [0]
  19] T [Write] [0x4006b1c0] [0]
  20] T [Write] [0x4006af00] [0]
  21] T [Write] [0x4006aec0] [0]
  22] T [Write] [0x4006b500] [0]
  23] T [Write] [0x4006b4c0] [0]
  24] T [Write] [0x4006cfc0] [0]
  25] T [Write] [0x4006d000] [0]
  26] T [Write] [0x4006c400] [0]
  27] T [Write] [0x4006c3c0] [0]
  28] T [Write] [0x4006be00] [0]
  29] T [Write] [0x4006bdc0] [0]
  30] T [Write] [0x4006bb00] [0]
  31] T [Write] [0x4006bac0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    1]BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
    2]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    3]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    4]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    5]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    6]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    7]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    8]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    9]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    10]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    11]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    12]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    13]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    14]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    15]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    16]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    17]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    18]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    19]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    20]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    21]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    22]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    23]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    24]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    25]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    26]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    27]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    28]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    29]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    30]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    31]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [901] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
== New Transaction - Mapping Address [0x40069a00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 77
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400699c0] [0]
  1] T [Write] [0x40069700] [0]
  2] T [Write] [0x400696c0] [0]
  3] T [Write] [0x40069d00] [0]
  4] T [Write] [0x40069cc0] [0]
  5] T [Write] [0x4006a880] [0]
  6] T [Write] [0x4006b7c0] [0]
  7] T [Write] [0x4006b800] [0]
  8] T [Write] [0x4006ac00] [0]
  9] T [Write] [0x4006abc0] [0]
  10] T [Write] [0x4006a600] [0]
  11] T [Write] [0x4006a5c0] [0]
  12] T [Write] [0x4006a300] [0]
  13] T [Write] [0x4006a2c0] [0]
  14] T [Write] [0x4005c200] [0]
  15] T [Write] [0x4006a900] [0]
  16] T [Write] [0x4006a8c0] [0]
  17] T [Write] [0x4006b200] [0]
  18] T [Write] [0x4006b1c0] [0]
  19] T [Write] [0x4006af00] [0]
  20] T [Write] [0x4006aec0] [0]
  21] T [Write] [0x4006b500] [0]
  22] T [Write] [0x4006b4c0] [0]
  23] T [Write] [0x4006cfc0] [0]
  24] T [Write] [0x4006d000] [0]
  25] T [Write] [0x4006c400] [0]
  26] T [Write] [0x4006c3c0] [0]
  27] T [Write] [0x4006be00] [0]
  28] T [Write] [0x4006bdc0] [0]
  29] T [Write] [0x4006bb00] [0]
  30] T [Write] [0x4006bac0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    1]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    2]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    3]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    4]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    5]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    6]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    7]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    8]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    9]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    10]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    11]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    12]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    13]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    14]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    15]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    16]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    17]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    18]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    19]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    20]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    21]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    22]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    23]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    24]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    25]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    26]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    27]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    28]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    29]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    30]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    31]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [902] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400681c0] r[0] b[7] row[8195] col[64]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068200] r[0] b[0] row[8195] col[65] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400678c0] r[0] b[3] row[8195] col[60] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400699c0] [0]
  1] T [Write] [0x40069700] [0]
  2] T [Write] [0x400696c0] [0]
  3] T [Write] [0x40069d00] [0]
  4] T [Write] [0x40069cc0] [0]
  5] T [Write] [0x4006a880] [0]
  6] T [Write] [0x4006b7c0] [0]
  7] T [Write] [0x4006b800] [0]
  8] T [Write] [0x4006ac00] [0]
  9] T [Write] [0x4006abc0] [0]
  10] T [Write] [0x4006a600] [0]
  11] T [Write] [0x4006a5c0] [0]
  12] T [Write] [0x4006a300] [0]
  13] T [Write] [0x4006a2c0] [0]
  14] T [Write] [0x4005c200] [0]
  15] T [Write] [0x4006a900] [0]
  16] T [Write] [0x4006a8c0] [0]
  17] T [Write] [0x4006b200] [0]
  18] T [Write] [0x4006b1c0] [0]
  19] T [Write] [0x4006af00] [0]
  20] T [Write] [0x4006aec0] [0]
  21] T [Write] [0x4006b500] [0]
  22] T [Write] [0x4006b4c0] [0]
  23] T [Write] [0x4006cfc0] [0]
  24] T [Write] [0x4006d000] [0]
  25] T [Write] [0x4006c400] [0]
  26] T [Write] [0x4006c3c0] [0]
  27] T [Write] [0x4006be00] [0]
  28] T [Write] [0x4006bdc0] [0]
  29] T [Write] [0x4006bb00] [0]
  30] T [Write] [0x4006bac0] [0]
  31] T [Write] [0x4005c240] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    1]BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
    2]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    3]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    4]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    5]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    6]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    7]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    8]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    9]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    10]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    11]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    12]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    13]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    14]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    15]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    16]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    17]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    18]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    19]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    20]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    21]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    22]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    23]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    24]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    25]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    26]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    27]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    28]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    29]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    30]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    31]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [903] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
== New Transaction - Mapping Address [0x400699c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 76
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069700] [0]
  1] T [Write] [0x400696c0] [0]
  2] T [Write] [0x40069d00] [0]
  3] T [Write] [0x40069cc0] [0]
  4] T [Write] [0x4006a880] [0]
  5] T [Write] [0x4006b7c0] [0]
  6] T [Write] [0x4006b800] [0]
  7] T [Write] [0x4006ac00] [0]
  8] T [Write] [0x4006abc0] [0]
  9] T [Write] [0x4006a600] [0]
  10] T [Write] [0x4006a5c0] [0]
  11] T [Write] [0x4006a300] [0]
  12] T [Write] [0x4006a2c0] [0]
  13] T [Write] [0x4005c200] [0]
  14] T [Write] [0x4006a900] [0]
  15] T [Write] [0x4006a8c0] [0]
  16] T [Write] [0x4006b200] [0]
  17] T [Write] [0x4006b1c0] [0]
  18] T [Write] [0x4006af00] [0]
  19] T [Write] [0x4006aec0] [0]
  20] T [Write] [0x4006b500] [0]
  21] T [Write] [0x4006b4c0] [0]
  22] T [Write] [0x4006cfc0] [0]
  23] T [Write] [0x4006d000] [0]
  24] T [Write] [0x4006c400] [0]
  25] T [Write] [0x4006c3c0] [0]
  26] T [Write] [0x4006be00] [0]
  27] T [Write] [0x4006bdc0] [0]
  28] T [Write] [0x4006bb00] [0]
  29] T [Write] [0x4006bac0] [0]
  30] T [Write] [0x4005c240] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    1]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    2]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    3]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    4]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    5]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    6]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    7]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    8]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    9]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    10]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    11]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    12]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    13]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    14]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    15]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    16]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    17]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    18]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    19]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    20]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    21]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    22]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    23]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    24]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    25]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    26]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    27]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    28]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    29]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    30]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    31]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [904] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067f00] r[0] b[4] row[8195] col[63]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400678c0] r[0] b[3] row[8195] col[60] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400681c0] r[0] b[7] row[8195] col[64] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069700] [0]
  1] T [Write] [0x400696c0] [0]
  2] T [Write] [0x40069d00] [0]
  3] T [Write] [0x40069cc0] [0]
  4] T [Write] [0x4006a880] [0]
  5] T [Write] [0x4006b7c0] [0]
  6] T [Write] [0x4006b800] [0]
  7] T [Write] [0x4006ac00] [0]
  8] T [Write] [0x4006abc0] [0]
  9] T [Write] [0x4006a600] [0]
  10] T [Write] [0x4006a5c0] [0]
  11] T [Write] [0x4006a300] [0]
  12] T [Write] [0x4006a2c0] [0]
  13] T [Write] [0x4005c200] [0]
  14] T [Write] [0x4006a900] [0]
  15] T [Write] [0x4006a8c0] [0]
  16] T [Write] [0x4006b200] [0]
  17] T [Write] [0x4006b1c0] [0]
  18] T [Write] [0x4006af00] [0]
  19] T [Write] [0x4006aec0] [0]
  20] T [Write] [0x4006b500] [0]
  21] T [Write] [0x4006b4c0] [0]
  22] T [Write] [0x4006cfc0] [0]
  23] T [Write] [0x4006d000] [0]
  24] T [Write] [0x4006c400] [0]
  25] T [Write] [0x4006c3c0] [0]
  26] T [Write] [0x4006be00] [0]
  27] T [Write] [0x4006bdc0] [0]
  28] T [Write] [0x4006bb00] [0]
  29] T [Write] [0x4006bac0] [0]
  30] T [Write] [0x4005c240] [0]
  31] T [Write] [0x4006c100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    1]BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
    2]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    3]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    4]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    5]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    6]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    7]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    8]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    9]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    10]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    11]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    12]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    13]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    14]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    15]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    16]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    17]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    18]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    19]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    20]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    21]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    22]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    23]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    24]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    25]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    26]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    27]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    28]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    29]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    30]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    31]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [905] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
== New Transaction - Mapping Address [0x40069700] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 75
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400696c0] [0]
  1] T [Write] [0x40069d00] [0]
  2] T [Write] [0x40069cc0] [0]
  3] T [Write] [0x4006a880] [0]
  4] T [Write] [0x4006b7c0] [0]
  5] T [Write] [0x4006b800] [0]
  6] T [Write] [0x4006ac00] [0]
  7] T [Write] [0x4006abc0] [0]
  8] T [Write] [0x4006a600] [0]
  9] T [Write] [0x4006a5c0] [0]
  10] T [Write] [0x4006a300] [0]
  11] T [Write] [0x4006a2c0] [0]
  12] T [Write] [0x4005c200] [0]
  13] T [Write] [0x4006a900] [0]
  14] T [Write] [0x4006a8c0] [0]
  15] T [Write] [0x4006b200] [0]
  16] T [Write] [0x4006b1c0] [0]
  17] T [Write] [0x4006af00] [0]
  18] T [Write] [0x4006aec0] [0]
  19] T [Write] [0x4006b500] [0]
  20] T [Write] [0x4006b4c0] [0]
  21] T [Write] [0x4006cfc0] [0]
  22] T [Write] [0x4006d000] [0]
  23] T [Write] [0x4006c400] [0]
  24] T [Write] [0x4006c3c0] [0]
  25] T [Write] [0x4006be00] [0]
  26] T [Write] [0x4006bdc0] [0]
  27] T [Write] [0x4006bb00] [0]
  28] T [Write] [0x4006bac0] [0]
  29] T [Write] [0x4005c240] [0]
  30] T [Write] [0x4006c100] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    1]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    2]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    3]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    4]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    5]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    6]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    7]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    8]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    9]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    10]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    11]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    12]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    13]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    14]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    15]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    16]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    17]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    18]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    19]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    20]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    21]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    22]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    23]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    24]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    25]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    26]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    27]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    28]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    29]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    30]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    31]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [906] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40067ec0] r[0] b[3] row[8195] col[63]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400681c0] r[0] b[7] row[8195] col[64] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067f00] r[0] b[4] row[8195] col[63] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x400696c0] [0]
  1] T [Write] [0x40069d00] [0]
  2] T [Write] [0x40069cc0] [0]
  3] T [Write] [0x4006a880] [0]
  4] T [Write] [0x4006b7c0] [0]
  5] T [Write] [0x4006b800] [0]
  6] T [Write] [0x4006ac00] [0]
  7] T [Write] [0x4006abc0] [0]
  8] T [Write] [0x4006a600] [0]
  9] T [Write] [0x4006a5c0] [0]
  10] T [Write] [0x4006a300] [0]
  11] T [Write] [0x4006a2c0] [0]
  12] T [Write] [0x4005c200] [0]
  13] T [Write] [0x4006a900] [0]
  14] T [Write] [0x4006a8c0] [0]
  15] T [Write] [0x4006b200] [0]
  16] T [Write] [0x4006b1c0] [0]
  17] T [Write] [0x4006af00] [0]
  18] T [Write] [0x4006aec0] [0]
  19] T [Write] [0x4006b500] [0]
  20] T [Write] [0x4006b4c0] [0]
  21] T [Write] [0x4006cfc0] [0]
  22] T [Write] [0x4006d000] [0]
  23] T [Write] [0x4006c400] [0]
  24] T [Write] [0x4006c3c0] [0]
  25] T [Write] [0x4006be00] [0]
  26] T [Write] [0x4006bdc0] [0]
  27] T [Write] [0x4006bb00] [0]
  28] T [Write] [0x4006bac0] [0]
  29] T [Write] [0x4005c240] [0]
  30] T [Write] [0x4006c100] [0]
  31] T [Write] [0x4006c0c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40068500] r[0] b[4] row[8195] col[66]
    1]BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
    2]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    3]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    4]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    5]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    6]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    7]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    8]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    9]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    10]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    11]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    12]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    13]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    14]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    15]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    16]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    17]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    18]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    19]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    20]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    21]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    22]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    23]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    24]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    25]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    26]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    27]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    28]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    29]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    30]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    31]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [907] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
== New Transaction - Mapping Address [0x400696c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 75
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069d00] [0]
  1] T [Write] [0x40069cc0] [0]
  2] T [Write] [0x4006a880] [0]
  3] T [Write] [0x4006b7c0] [0]
  4] T [Write] [0x4006b800] [0]
  5] T [Write] [0x4006ac00] [0]
  6] T [Write] [0x4006abc0] [0]
  7] T [Write] [0x4006a600] [0]
  8] T [Write] [0x4006a5c0] [0]
  9] T [Write] [0x4006a300] [0]
  10] T [Write] [0x4006a2c0] [0]
  11] T [Write] [0x4005c200] [0]
  12] T [Write] [0x4006a900] [0]
  13] T [Write] [0x4006a8c0] [0]
  14] T [Write] [0x4006b200] [0]
  15] T [Write] [0x4006b1c0] [0]
  16] T [Write] [0x4006af00] [0]
  17] T [Write] [0x4006aec0] [0]
  18] T [Write] [0x4006b500] [0]
  19] T [Write] [0x4006b4c0] [0]
  20] T [Write] [0x4006cfc0] [0]
  21] T [Write] [0x4006d000] [0]
  22] T [Write] [0x4006c400] [0]
  23] T [Write] [0x4006c3c0] [0]
  24] T [Write] [0x4006be00] [0]
  25] T [Write] [0x4006bdc0] [0]
  26] T [Write] [0x4006bb00] [0]
  27] T [Write] [0x4006bac0] [0]
  28] T [Write] [0x4005c240] [0]
  29] T [Write] [0x4006c100] [0]
  30] T [Write] [0x4006c0c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    1]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    2]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    3]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    4]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    5]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    6]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    7]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    8]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    9]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    10]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    11]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    12]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    13]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    14]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    15]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    16]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    17]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    18]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    19]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    20]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    21]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    22]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    23]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    24]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    25]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    26]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    27]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    28]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    29]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    30]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    31]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [908] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068500] r[0] b[4] row[8195] col[66]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067f00] r[0] b[4] row[8195] col[63] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40067ec0] r[0] b[3] row[8195] col[63] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069d00] [0]
  1] T [Write] [0x40069cc0] [0]
  2] T [Write] [0x4006a880] [0]
  3] T [Write] [0x4006b7c0] [0]
  4] T [Write] [0x4006b800] [0]
  5] T [Write] [0x4006ac00] [0]
  6] T [Write] [0x4006abc0] [0]
  7] T [Write] [0x4006a600] [0]
  8] T [Write] [0x4006a5c0] [0]
  9] T [Write] [0x4006a300] [0]
  10] T [Write] [0x4006a2c0] [0]
  11] T [Write] [0x4005c200] [0]
  12] T [Write] [0x4006a900] [0]
  13] T [Write] [0x4006a8c0] [0]
  14] T [Write] [0x4006b200] [0]
  15] T [Write] [0x4006b1c0] [0]
  16] T [Write] [0x4006af00] [0]
  17] T [Write] [0x4006aec0] [0]
  18] T [Write] [0x4006b500] [0]
  19] T [Write] [0x4006b4c0] [0]
  20] T [Write] [0x4006cfc0] [0]
  21] T [Write] [0x4006d000] [0]
  22] T [Write] [0x4006c400] [0]
  23] T [Write] [0x4006c3c0] [0]
  24] T [Write] [0x4006be00] [0]
  25] T [Write] [0x4006bdc0] [0]
  26] T [Write] [0x4006bb00] [0]
  27] T [Write] [0x4006bac0] [0]
  28] T [Write] [0x4005c240] [0]
  29] T [Write] [0x4006c100] [0]
  30] T [Write] [0x4006c0c0] [0]
  31] T [Write] [0x4006ca00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    1]BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
    2]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    3]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    4]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    5]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    6]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    7]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    8]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    9]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    10]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    11]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    12]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    13]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    14]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    15]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    16]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    17]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    18]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    19]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    20]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    21]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    22]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    23]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    24]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    25]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    26]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    27]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    28]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    29]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    30]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    31]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [909] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
== New Transaction - Mapping Address [0x40069d00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069cc0] [0]
  1] T [Write] [0x4006a880] [0]
  2] T [Write] [0x4006b7c0] [0]
  3] T [Write] [0x4006b800] [0]
  4] T [Write] [0x4006ac00] [0]
  5] T [Write] [0x4006abc0] [0]
  6] T [Write] [0x4006a600] [0]
  7] T [Write] [0x4006a5c0] [0]
  8] T [Write] [0x4006a300] [0]
  9] T [Write] [0x4006a2c0] [0]
  10] T [Write] [0x4005c200] [0]
  11] T [Write] [0x4006a900] [0]
  12] T [Write] [0x4006a8c0] [0]
  13] T [Write] [0x4006b200] [0]
  14] T [Write] [0x4006b1c0] [0]
  15] T [Write] [0x4006af00] [0]
  16] T [Write] [0x4006aec0] [0]
  17] T [Write] [0x4006b500] [0]
  18] T [Write] [0x4006b4c0] [0]
  19] T [Write] [0x4006cfc0] [0]
  20] T [Write] [0x4006d000] [0]
  21] T [Write] [0x4006c400] [0]
  22] T [Write] [0x4006c3c0] [0]
  23] T [Write] [0x4006be00] [0]
  24] T [Write] [0x4006bdc0] [0]
  25] T [Write] [0x4006bb00] [0]
  26] T [Write] [0x4006bac0] [0]
  27] T [Write] [0x4005c240] [0]
  28] T [Write] [0x4006c100] [0]
  29] T [Write] [0x4006c0c0] [0]
  30] T [Write] [0x4006ca00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    1]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    2]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    3]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    4]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    5]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    6]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    7]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    8]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    9]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    10]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    11]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    12]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    13]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    14]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    15]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    16]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    17]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    18]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    19]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    20]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    21]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    22]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    23]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    24]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    25]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    26]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    27]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    28]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    29]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    30]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    31]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [910] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400684c0] r[0] b[3] row[8195] col[66]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40067ec0] r[0] b[3] row[8195] col[63] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068500] r[0] b[4] row[8195] col[66] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x40069cc0] [0]
  1] T [Write] [0x4006a880] [0]
  2] T [Write] [0x4006b7c0] [0]
  3] T [Write] [0x4006b800] [0]
  4] T [Write] [0x4006ac00] [0]
  5] T [Write] [0x4006abc0] [0]
  6] T [Write] [0x4006a600] [0]
  7] T [Write] [0x4006a5c0] [0]
  8] T [Write] [0x4006a300] [0]
  9] T [Write] [0x4006a2c0] [0]
  10] T [Write] [0x4005c200] [0]
  11] T [Write] [0x4006a900] [0]
  12] T [Write] [0x4006a8c0] [0]
  13] T [Write] [0x4006b200] [0]
  14] T [Write] [0x4006b1c0] [0]
  15] T [Write] [0x4006af00] [0]
  16] T [Write] [0x4006aec0] [0]
  17] T [Write] [0x4006b500] [0]
  18] T [Write] [0x4006b4c0] [0]
  19] T [Write] [0x4006cfc0] [0]
  20] T [Write] [0x4006d000] [0]
  21] T [Write] [0x4006c400] [0]
  22] T [Write] [0x4006c3c0] [0]
  23] T [Write] [0x4006be00] [0]
  24] T [Write] [0x4006bdc0] [0]
  25] T [Write] [0x4006bb00] [0]
  26] T [Write] [0x4006bac0] [0]
  27] T [Write] [0x4005c240] [0]
  28] T [Write] [0x4006c100] [0]
  29] T [Write] [0x4006c0c0] [0]
  30] T [Write] [0x4006ca00] [0]
  31] T [Write] [0x4006c9c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    1]BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
    2]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    3]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    4]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    5]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    6]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    7]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    8]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    9]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    10]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    11]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    12]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    13]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    14]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    15]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    16]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    17]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    18]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    19]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    20]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    21]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    22]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    23]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    24]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    25]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    26]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    27]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    28]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    29]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    30]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    31]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [911] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
== New Transaction - Mapping Address [0x40069cc0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 78
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a880] [0]
  1] T [Write] [0x4006b7c0] [0]
  2] T [Write] [0x4006b800] [0]
  3] T [Write] [0x4006ac00] [0]
  4] T [Write] [0x4006abc0] [0]
  5] T [Write] [0x4006a600] [0]
  6] T [Write] [0x4006a5c0] [0]
  7] T [Write] [0x4006a300] [0]
  8] T [Write] [0x4006a2c0] [0]
  9] T [Write] [0x4005c200] [0]
  10] T [Write] [0x4006a900] [0]
  11] T [Write] [0x4006a8c0] [0]
  12] T [Write] [0x4006b200] [0]
  13] T [Write] [0x4006b1c0] [0]
  14] T [Write] [0x4006af00] [0]
  15] T [Write] [0x4006aec0] [0]
  16] T [Write] [0x4006b500] [0]
  17] T [Write] [0x4006b4c0] [0]
  18] T [Write] [0x4006cfc0] [0]
  19] T [Write] [0x4006d000] [0]
  20] T [Write] [0x4006c400] [0]
  21] T [Write] [0x4006c3c0] [0]
  22] T [Write] [0x4006be00] [0]
  23] T [Write] [0x4006bdc0] [0]
  24] T [Write] [0x4006bb00] [0]
  25] T [Write] [0x4006bac0] [0]
  26] T [Write] [0x4005c240] [0]
  27] T [Write] [0x4006c100] [0]
  28] T [Write] [0x4006c0c0] [0]
  29] T [Write] [0x4006ca00] [0]
  30] T [Write] [0x4006c9c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    1]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    2]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    3]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    4]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    5]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    6]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    7]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    8]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    9]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    10]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    11]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    12]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    13]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    14]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    15]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    16]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    17]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    18]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    19]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    20]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    21]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    22]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    23]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    24]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    25]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    26]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    27]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    28]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    29]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    30]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    31]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [912] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069fc0] r[0] b[7] row[8195] col[79]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068500] r[0] b[4] row[8195] col[66] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400684c0] r[0] b[3] row[8195] col[66] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a880] [0]
  1] T [Write] [0x4006b7c0] [0]
  2] T [Write] [0x4006b800] [0]
  3] T [Write] [0x4006ac00] [0]
  4] T [Write] [0x4006abc0] [0]
  5] T [Write] [0x4006a600] [0]
  6] T [Write] [0x4006a5c0] [0]
  7] T [Write] [0x4006a300] [0]
  8] T [Write] [0x4006a2c0] [0]
  9] T [Write] [0x4005c200] [0]
  10] T [Write] [0x4006a900] [0]
  11] T [Write] [0x4006a8c0] [0]
  12] T [Write] [0x4006b200] [0]
  13] T [Write] [0x4006b1c0] [0]
  14] T [Write] [0x4006af00] [0]
  15] T [Write] [0x4006aec0] [0]
  16] T [Write] [0x4006b500] [0]
  17] T [Write] [0x4006b4c0] [0]
  18] T [Write] [0x4006cfc0] [0]
  19] T [Write] [0x4006d000] [0]
  20] T [Write] [0x4006c400] [0]
  21] T [Write] [0x4006c3c0] [0]
  22] T [Write] [0x4006be00] [0]
  23] T [Write] [0x4006bdc0] [0]
  24] T [Write] [0x4006bb00] [0]
  25] T [Write] [0x4006bac0] [0]
  26] T [Write] [0x4005c240] [0]
  27] T [Write] [0x4006c100] [0]
  28] T [Write] [0x4006c0c0] [0]
  29] T [Write] [0x4006ca00] [0]
  30] T [Write] [0x4006c9c0] [0]
  31] T [Write] [0x4006c700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    1]BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
    2]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    3]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    4]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    5]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    6]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    7]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    8]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    9]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    10]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    11]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    12]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    13]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    14]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    15]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    16]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    17]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    18]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    19]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    20]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    21]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    22]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    23]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    24]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    25]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    26]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    27]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    28]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    29]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    30]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    31]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [913] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
== New Transaction - Mapping Address [0x4006a880] (Write)
  Rank : 0
  Bank : 2
  Row  : 8195
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b7c0] [0]
  1] T [Write] [0x4006b800] [0]
  2] T [Write] [0x4006ac00] [0]
  3] T [Write] [0x4006abc0] [0]
  4] T [Write] [0x4006a600] [0]
  5] T [Write] [0x4006a5c0] [0]
  6] T [Write] [0x4006a300] [0]
  7] T [Write] [0x4006a2c0] [0]
  8] T [Write] [0x4005c200] [0]
  9] T [Write] [0x4006a900] [0]
  10] T [Write] [0x4006a8c0] [0]
  11] T [Write] [0x4006b200] [0]
  12] T [Write] [0x4006b1c0] [0]
  13] T [Write] [0x4006af00] [0]
  14] T [Write] [0x4006aec0] [0]
  15] T [Write] [0x4006b500] [0]
  16] T [Write] [0x4006b4c0] [0]
  17] T [Write] [0x4006cfc0] [0]
  18] T [Write] [0x4006d000] [0]
  19] T [Write] [0x4006c400] [0]
  20] T [Write] [0x4006c3c0] [0]
  21] T [Write] [0x4006be00] [0]
  22] T [Write] [0x4006bdc0] [0]
  23] T [Write] [0x4006bb00] [0]
  24] T [Write] [0x4006bac0] [0]
  25] T [Write] [0x4005c240] [0]
  26] T [Write] [0x4006c100] [0]
  27] T [Write] [0x4006c0c0] [0]
  28] T [Write] [0x4006ca00] [0]
  29] T [Write] [0x4006c9c0] [0]
  30] T [Write] [0x4006c700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    1]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    2]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    3]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    4]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    5]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    6]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    7]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    8]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    9]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    10]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    11]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    12]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    13]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    14]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    15]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    16]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    17]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    18]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    19]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    20]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    21]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    22]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    23]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    24]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    25]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    26]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    27]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    28]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    29]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    30]BP [ACT] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    31]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [914] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a000] r[0] b[0] row[8195] col[80]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400684c0] r[0] b[3] row[8195] col[66] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069fc0] r[0] b[7] row[8195] col[79] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4006a880] r[0] b[2] row[8195] col[84]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b7c0] [0]
  1] T [Write] [0x4006b800] [0]
  2] T [Write] [0x4006ac00] [0]
  3] T [Write] [0x4006abc0] [0]
  4] T [Write] [0x4006a600] [0]
  5] T [Write] [0x4006a5c0] [0]
  6] T [Write] [0x4006a300] [0]
  7] T [Write] [0x4006a2c0] [0]
  8] T [Write] [0x4005c200] [0]
  9] T [Write] [0x4006a900] [0]
  10] T [Write] [0x4006a8c0] [0]
  11] T [Write] [0x4006b200] [0]
  12] T [Write] [0x4006b1c0] [0]
  13] T [Write] [0x4006af00] [0]
  14] T [Write] [0x4006aec0] [0]
  15] T [Write] [0x4006b500] [0]
  16] T [Write] [0x4006b4c0] [0]
  17] T [Write] [0x4006cfc0] [0]
  18] T [Write] [0x4006d000] [0]
  19] T [Write] [0x4006c400] [0]
  20] T [Write] [0x4006c3c0] [0]
  21] T [Write] [0x4006be00] [0]
  22] T [Write] [0x4006bdc0] [0]
  23] T [Write] [0x4006bb00] [0]
  24] T [Write] [0x4006bac0] [0]
  25] T [Write] [0x4005c240] [0]
  26] T [Write] [0x4006c100] [0]
  27] T [Write] [0x4006c0c0] [0]
  28] T [Write] [0x4006ca00] [0]
  29] T [Write] [0x4006c9c0] [0]
  30] T [Write] [0x4006c700] [0]
  31] T [Write] [0x4006c6c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40069400] r[0] b[0] row[8195] col[74]
    1]BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
    2]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    3]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    4]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    5]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    6]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    7]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    8]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    9]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    10]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    11]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    12]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    13]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    14]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    15]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    16]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    17]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    18]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    19]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    20]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    21]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    22]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    23]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    24]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    25]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    26]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    27]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    28]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    29]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    30]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [915] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4006a880] r[0] b[2] row[8195] col[84]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
== New Transaction - Mapping Address [0x4006b7c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 91
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b800] [0]
  1] T [Write] [0x4006ac00] [0]
  2] T [Write] [0x4006abc0] [0]
  3] T [Write] [0x4006a600] [0]
  4] T [Write] [0x4006a5c0] [0]
  5] T [Write] [0x4006a300] [0]
  6] T [Write] [0x4006a2c0] [0]
  7] T [Write] [0x4005c200] [0]
  8] T [Write] [0x4006a900] [0]
  9] T [Write] [0x4006a8c0] [0]
  10] T [Write] [0x4006b200] [0]
  11] T [Write] [0x4006b1c0] [0]
  12] T [Write] [0x4006af00] [0]
  13] T [Write] [0x4006aec0] [0]
  14] T [Write] [0x4006b500] [0]
  15] T [Write] [0x4006b4c0] [0]
  16] T [Write] [0x4006cfc0] [0]
  17] T [Write] [0x4006d000] [0]
  18] T [Write] [0x4006c400] [0]
  19] T [Write] [0x4006c3c0] [0]
  20] T [Write] [0x4006be00] [0]
  21] T [Write] [0x4006bdc0] [0]
  22] T [Write] [0x4006bb00] [0]
  23] T [Write] [0x4006bac0] [0]
  24] T [Write] [0x4005c240] [0]
  25] T [Write] [0x4006c100] [0]
  26] T [Write] [0x4006c0c0] [0]
  27] T [Write] [0x4006ca00] [0]
  28] T [Write] [0x4006c9c0] [0]
  29] T [Write] [0x4006c700] [0]
  30] T [Write] [0x4006c6c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    1]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    2]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    3]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    4]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    5]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    6]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    7]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    8]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    9]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    10]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    11]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    12]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    13]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    14]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    15]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    16]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    17]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    18]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    19]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    20]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    21]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    22]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    23]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    24]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    25]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    26]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    27]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    28]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    29]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    30]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [916] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069400] r[0] b[0] row[8195] col[74]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069fc0] r[0] b[7] row[8195] col[79] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a000] r[0] b[0] row[8195] col[80] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b800] [0]
  1] T [Write] [0x4006ac00] [0]
  2] T [Write] [0x4006abc0] [0]
  3] T [Write] [0x4006a600] [0]
  4] T [Write] [0x4006a5c0] [0]
  5] T [Write] [0x4006a300] [0]
  6] T [Write] [0x4006a2c0] [0]
  7] T [Write] [0x4005c200] [0]
  8] T [Write] [0x4006a900] [0]
  9] T [Write] [0x4006a8c0] [0]
  10] T [Write] [0x4006b200] [0]
  11] T [Write] [0x4006b1c0] [0]
  12] T [Write] [0x4006af00] [0]
  13] T [Write] [0x4006aec0] [0]
  14] T [Write] [0x4006b500] [0]
  15] T [Write] [0x4006b4c0] [0]
  16] T [Write] [0x4006cfc0] [0]
  17] T [Write] [0x4006d000] [0]
  18] T [Write] [0x4006c400] [0]
  19] T [Write] [0x4006c3c0] [0]
  20] T [Write] [0x4006be00] [0]
  21] T [Write] [0x4006bdc0] [0]
  22] T [Write] [0x4006bb00] [0]
  23] T [Write] [0x4006bac0] [0]
  24] T [Write] [0x4005c240] [0]
  25] T [Write] [0x4006c100] [0]
  26] T [Write] [0x4006c0c0] [0]
  27] T [Write] [0x4006ca00] [0]
  28] T [Write] [0x4006c9c0] [0]
  29] T [Write] [0x4006c700] [0]
  30] T [Write] [0x4006c6c0] [0]
  31] T [Write] [0x4006cd00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    1]BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
    2]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    3]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    4]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    5]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    6]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    7]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    8]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    9]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    10]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    11]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    12]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    13]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    14]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    15]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    16]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    17]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    18]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    19]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    20]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    21]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    22]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    23]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    24]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    25]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    26]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    27]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    28]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    29]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    30]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [917] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
== New Transaction - Mapping Address [0x4006b800] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 92
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ac00] [0]
  1] T [Write] [0x4006abc0] [0]
  2] T [Write] [0x4006a600] [0]
  3] T [Write] [0x4006a5c0] [0]
  4] T [Write] [0x4006a300] [0]
  5] T [Write] [0x4006a2c0] [0]
  6] T [Write] [0x4005c200] [0]
  7] T [Write] [0x4006a900] [0]
  8] T [Write] [0x4006a8c0] [0]
  9] T [Write] [0x4006b200] [0]
  10] T [Write] [0x4006b1c0] [0]
  11] T [Write] [0x4006af00] [0]
  12] T [Write] [0x4006aec0] [0]
  13] T [Write] [0x4006b500] [0]
  14] T [Write] [0x4006b4c0] [0]
  15] T [Write] [0x4006cfc0] [0]
  16] T [Write] [0x4006d000] [0]
  17] T [Write] [0x4006c400] [0]
  18] T [Write] [0x4006c3c0] [0]
  19] T [Write] [0x4006be00] [0]
  20] T [Write] [0x4006bdc0] [0]
  21] T [Write] [0x4006bb00] [0]
  22] T [Write] [0x4006bac0] [0]
  23] T [Write] [0x4005c240] [0]
  24] T [Write] [0x4006c100] [0]
  25] T [Write] [0x4006c0c0] [0]
  26] T [Write] [0x4006ca00] [0]
  27] T [Write] [0x4006c9c0] [0]
  28] T [Write] [0x4006c700] [0]
  29] T [Write] [0x4006c6c0] [0]
  30] T [Write] [0x4006cd00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    5]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    6]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    7]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    8]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    9]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    10]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    11]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    12]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    13]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    14]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    15]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    16]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    17]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    18]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    19]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    20]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    21]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    22]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    23]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    24]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    25]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    26]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    27]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    28]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    29]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    30]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [918] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400693c0] r[0] b[7] row[8195] col[73]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a000] r[0] b[0] row[8195] col[80] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069400] r[0] b[0] row[8195] col[74] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ac00] [0]
  1] T [Write] [0x4006abc0] [0]
  2] T [Write] [0x4006a600] [0]
  3] T [Write] [0x4006a5c0] [0]
  4] T [Write] [0x4006a300] [0]
  5] T [Write] [0x4006a2c0] [0]
  6] T [Write] [0x4005c200] [0]
  7] T [Write] [0x4006a900] [0]
  8] T [Write] [0x4006a8c0] [0]
  9] T [Write] [0x4006b200] [0]
  10] T [Write] [0x4006b1c0] [0]
  11] T [Write] [0x4006af00] [0]
  12] T [Write] [0x4006aec0] [0]
  13] T [Write] [0x4006b500] [0]
  14] T [Write] [0x4006b4c0] [0]
  15] T [Write] [0x4006cfc0] [0]
  16] T [Write] [0x4006d000] [0]
  17] T [Write] [0x4006c400] [0]
  18] T [Write] [0x4006c3c0] [0]
  19] T [Write] [0x4006be00] [0]
  20] T [Write] [0x4006bdc0] [0]
  21] T [Write] [0x4006bb00] [0]
  22] T [Write] [0x4006bac0] [0]
  23] T [Write] [0x4005c240] [0]
  24] T [Write] [0x4006c100] [0]
  25] T [Write] [0x4006c0c0] [0]
  26] T [Write] [0x4006ca00] [0]
  27] T [Write] [0x4006c9c0] [0]
  28] T [Write] [0x4006c700] [0]
  29] T [Write] [0x4006c6c0] [0]
  30] T [Write] [0x4006cd00] [0]
  31] T [Write] [0x4006ccc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    5]BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
    6]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    7]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    8]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    9]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    10]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    11]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    12]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    13]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    14]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    15]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    16]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    17]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    18]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    19]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    20]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    21]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    22]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    23]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    24]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    25]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    26]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    27]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    28]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    29]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    30]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [919] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
== New Transaction - Mapping Address [0x4006ac00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 86
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006abc0] [0]
  1] T [Write] [0x4006a600] [0]
  2] T [Write] [0x4006a5c0] [0]
  3] T [Write] [0x4006a300] [0]
  4] T [Write] [0x4006a2c0] [0]
  5] T [Write] [0x4005c200] [0]
  6] T [Write] [0x4006a900] [0]
  7] T [Write] [0x4006a8c0] [0]
  8] T [Write] [0x4006b200] [0]
  9] T [Write] [0x4006b1c0] [0]
  10] T [Write] [0x4006af00] [0]
  11] T [Write] [0x4006aec0] [0]
  12] T [Write] [0x4006b500] [0]
  13] T [Write] [0x4006b4c0] [0]
  14] T [Write] [0x4006cfc0] [0]
  15] T [Write] [0x4006d000] [0]
  16] T [Write] [0x4006c400] [0]
  17] T [Write] [0x4006c3c0] [0]
  18] T [Write] [0x4006be00] [0]
  19] T [Write] [0x4006bdc0] [0]
  20] T [Write] [0x4006bb00] [0]
  21] T [Write] [0x4006bac0] [0]
  22] T [Write] [0x4005c240] [0]
  23] T [Write] [0x4006c100] [0]
  24] T [Write] [0x4006c0c0] [0]
  25] T [Write] [0x4006ca00] [0]
  26] T [Write] [0x4006c9c0] [0]
  27] T [Write] [0x4006c700] [0]
  28] T [Write] [0x4006c6c0] [0]
  29] T [Write] [0x4006cd00] [0]
  30] T [Write] [0x4006ccc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    5]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    6]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    7]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    8]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    9]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    10]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    11]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    12]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    13]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    14]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    15]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    16]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    17]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    18]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    19]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    20]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    21]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    22]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    23]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    24]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    25]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    26]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    27]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    28]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    29]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    30]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [920] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068b00] r[0] b[4] row[8195] col[69]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069400] r[0] b[0] row[8195] col[74] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400693c0] r[0] b[7] row[8195] col[73] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006abc0] [0]
  1] T [Write] [0x4006a600] [0]
  2] T [Write] [0x4006a5c0] [0]
  3] T [Write] [0x4006a300] [0]
  4] T [Write] [0x4006a2c0] [0]
  5] T [Write] [0x4005c200] [0]
  6] T [Write] [0x4006a900] [0]
  7] T [Write] [0x4006a8c0] [0]
  8] T [Write] [0x4006b200] [0]
  9] T [Write] [0x4006b1c0] [0]
  10] T [Write] [0x4006af00] [0]
  11] T [Write] [0x4006aec0] [0]
  12] T [Write] [0x4006b500] [0]
  13] T [Write] [0x4006b4c0] [0]
  14] T [Write] [0x4006cfc0] [0]
  15] T [Write] [0x4006d000] [0]
  16] T [Write] [0x4006c400] [0]
  17] T [Write] [0x4006c3c0] [0]
  18] T [Write] [0x4006be00] [0]
  19] T [Write] [0x4006bdc0] [0]
  20] T [Write] [0x4006bb00] [0]
  21] T [Write] [0x4006bac0] [0]
  22] T [Write] [0x4005c240] [0]
  23] T [Write] [0x4006c100] [0]
  24] T [Write] [0x4006c0c0] [0]
  25] T [Write] [0x4006ca00] [0]
  26] T [Write] [0x4006c9c0] [0]
  27] T [Write] [0x4006c700] [0]
  28] T [Write] [0x4006c6c0] [0]
  29] T [Write] [0x4006cd00] [0]
  30] T [Write] [0x4006ccc0] [0]
  31] T [Write] [0x4006e7c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    5]BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
    6]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    7]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    8]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    9]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    10]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    11]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    12]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    13]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    14]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    15]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    16]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    17]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    18]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    19]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    20]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    21]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    22]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    23]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    24]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    25]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    26]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    27]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    28]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    29]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    30]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [921] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
== New Transaction - Mapping Address [0x4006abc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 85
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a600] [0]
  1] T [Write] [0x4006a5c0] [0]
  2] T [Write] [0x4006a300] [0]
  3] T [Write] [0x4006a2c0] [0]
  4] T [Write] [0x4005c200] [0]
  5] T [Write] [0x4006a900] [0]
  6] T [Write] [0x4006a8c0] [0]
  7] T [Write] [0x4006b200] [0]
  8] T [Write] [0x4006b1c0] [0]
  9] T [Write] [0x4006af00] [0]
  10] T [Write] [0x4006aec0] [0]
  11] T [Write] [0x4006b500] [0]
  12] T [Write] [0x4006b4c0] [0]
  13] T [Write] [0x4006cfc0] [0]
  14] T [Write] [0x4006d000] [0]
  15] T [Write] [0x4006c400] [0]
  16] T [Write] [0x4006c3c0] [0]
  17] T [Write] [0x4006be00] [0]
  18] T [Write] [0x4006bdc0] [0]
  19] T [Write] [0x4006bb00] [0]
  20] T [Write] [0x4006bac0] [0]
  21] T [Write] [0x4005c240] [0]
  22] T [Write] [0x4006c100] [0]
  23] T [Write] [0x4006c0c0] [0]
  24] T [Write] [0x4006ca00] [0]
  25] T [Write] [0x4006c9c0] [0]
  26] T [Write] [0x4006c700] [0]
  27] T [Write] [0x4006c6c0] [0]
  28] T [Write] [0x4006cd00] [0]
  29] T [Write] [0x4006ccc0] [0]
  30] T [Write] [0x4006e7c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    7]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    8]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    9]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    10]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    11]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    12]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    13]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    14]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    15]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    16]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    17]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    18]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    19]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    20]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    21]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    22]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    23]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    24]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    25]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    26]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    27]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    28]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    29]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    30]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [922] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068ac0] r[0] b[3] row[8195] col[69]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400693c0] r[0] b[7] row[8195] col[73] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068b00] r[0] b[4] row[8195] col[69] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a600] [0]
  1] T [Write] [0x4006a5c0] [0]
  2] T [Write] [0x4006a300] [0]
  3] T [Write] [0x4006a2c0] [0]
  4] T [Write] [0x4005c200] [0]
  5] T [Write] [0x4006a900] [0]
  6] T [Write] [0x4006a8c0] [0]
  7] T [Write] [0x4006b200] [0]
  8] T [Write] [0x4006b1c0] [0]
  9] T [Write] [0x4006af00] [0]
  10] T [Write] [0x4006aec0] [0]
  11] T [Write] [0x4006b500] [0]
  12] T [Write] [0x4006b4c0] [0]
  13] T [Write] [0x4006cfc0] [0]
  14] T [Write] [0x4006d000] [0]
  15] T [Write] [0x4006c400] [0]
  16] T [Write] [0x4006c3c0] [0]
  17] T [Write] [0x4006be00] [0]
  18] T [Write] [0x4006bdc0] [0]
  19] T [Write] [0x4006bb00] [0]
  20] T [Write] [0x4006bac0] [0]
  21] T [Write] [0x4005c240] [0]
  22] T [Write] [0x4006c100] [0]
  23] T [Write] [0x4006c0c0] [0]
  24] T [Write] [0x4006ca00] [0]
  25] T [Write] [0x4006c9c0] [0]
  26] T [Write] [0x4006c700] [0]
  27] T [Write] [0x4006c6c0] [0]
  28] T [Write] [0x4006cd00] [0]
  29] T [Write] [0x4006ccc0] [0]
  30] T [Write] [0x4006e7c0] [0]
  31] T [Write] [0x4006e800] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069100] r[0] b[4] row[8195] col[72]
    7]BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
    8]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    9]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    10]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    11]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    12]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    13]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    14]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    15]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    16]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    17]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    18]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    19]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    20]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    21]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    22]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    23]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    24]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    25]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    26]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    27]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    28]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    29]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    30]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [923] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
== New Transaction - Mapping Address [0x4006a600] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 83
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a5c0] [0]
  1] T [Write] [0x4006a300] [0]
  2] T [Write] [0x4006a2c0] [0]
  3] T [Write] [0x4005c200] [0]
  4] T [Write] [0x4006a900] [0]
  5] T [Write] [0x4006a8c0] [0]
  6] T [Write] [0x4006b200] [0]
  7] T [Write] [0x4006b1c0] [0]
  8] T [Write] [0x4006af00] [0]
  9] T [Write] [0x4006aec0] [0]
  10] T [Write] [0x4006b500] [0]
  11] T [Write] [0x4006b4c0] [0]
  12] T [Write] [0x4006cfc0] [0]
  13] T [Write] [0x4006d000] [0]
  14] T [Write] [0x4006c400] [0]
  15] T [Write] [0x4006c3c0] [0]
  16] T [Write] [0x4006be00] [0]
  17] T [Write] [0x4006bdc0] [0]
  18] T [Write] [0x4006bb00] [0]
  19] T [Write] [0x4006bac0] [0]
  20] T [Write] [0x4005c240] [0]
  21] T [Write] [0x4006c100] [0]
  22] T [Write] [0x4006c0c0] [0]
  23] T [Write] [0x4006ca00] [0]
  24] T [Write] [0x4006c9c0] [0]
  25] T [Write] [0x4006c700] [0]
  26] T [Write] [0x4006c6c0] [0]
  27] T [Write] [0x4006cd00] [0]
  28] T [Write] [0x4006ccc0] [0]
  29] T [Write] [0x4006e7c0] [0]
  30] T [Write] [0x4006e800] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    7]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    8]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    9]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    10]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    11]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    12]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    13]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    14]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    15]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    16]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    17]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    18]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    19]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    20]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    21]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    22]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    23]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    24]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    25]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    26]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    27]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    28]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    29]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    30]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [924] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069100] r[0] b[4] row[8195] col[72]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068b00] r[0] b[4] row[8195] col[69] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068ac0] r[0] b[3] row[8195] col[69] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a5c0] [0]
  1] T [Write] [0x4006a300] [0]
  2] T [Write] [0x4006a2c0] [0]
  3] T [Write] [0x4005c200] [0]
  4] T [Write] [0x4006a900] [0]
  5] T [Write] [0x4006a8c0] [0]
  6] T [Write] [0x4006b200] [0]
  7] T [Write] [0x4006b1c0] [0]
  8] T [Write] [0x4006af00] [0]
  9] T [Write] [0x4006aec0] [0]
  10] T [Write] [0x4006b500] [0]
  11] T [Write] [0x4006b4c0] [0]
  12] T [Write] [0x4006cfc0] [0]
  13] T [Write] [0x4006d000] [0]
  14] T [Write] [0x4006c400] [0]
  15] T [Write] [0x4006c3c0] [0]
  16] T [Write] [0x4006be00] [0]
  17] T [Write] [0x4006bdc0] [0]
  18] T [Write] [0x4006bb00] [0]
  19] T [Write] [0x4006bac0] [0]
  20] T [Write] [0x4005c240] [0]
  21] T [Write] [0x4006c100] [0]
  22] T [Write] [0x4006c0c0] [0]
  23] T [Write] [0x4006ca00] [0]
  24] T [Write] [0x4006c9c0] [0]
  25] T [Write] [0x4006c700] [0]
  26] T [Write] [0x4006c6c0] [0]
  27] T [Write] [0x4006cd00] [0]
  28] T [Write] [0x4006ccc0] [0]
  29] T [Write] [0x4006e7c0] [0]
  30] T [Write] [0x4006e800] [0]
  31] T [Write] [0x4006dc00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    7]BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
    8]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    9]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    10]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    11]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    12]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    13]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    14]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    15]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    16]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    17]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    18]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    19]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    20]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    21]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    22]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    23]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    24]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    25]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    26]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    27]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    28]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    29]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    30]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [925] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
== New Transaction - Mapping Address [0x4006a5c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 82
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a300] [0]
  1] T [Write] [0x4006a2c0] [0]
  2] T [Write] [0x4005c200] [0]
  3] T [Write] [0x4006a900] [0]
  4] T [Write] [0x4006a8c0] [0]
  5] T [Write] [0x4006b200] [0]
  6] T [Write] [0x4006b1c0] [0]
  7] T [Write] [0x4006af00] [0]
  8] T [Write] [0x4006aec0] [0]
  9] T [Write] [0x4006b500] [0]
  10] T [Write] [0x4006b4c0] [0]
  11] T [Write] [0x4006cfc0] [0]
  12] T [Write] [0x4006d000] [0]
  13] T [Write] [0x4006c400] [0]
  14] T [Write] [0x4006c3c0] [0]
  15] T [Write] [0x4006be00] [0]
  16] T [Write] [0x4006bdc0] [0]
  17] T [Write] [0x4006bb00] [0]
  18] T [Write] [0x4006bac0] [0]
  19] T [Write] [0x4005c240] [0]
  20] T [Write] [0x4006c100] [0]
  21] T [Write] [0x4006c0c0] [0]
  22] T [Write] [0x4006ca00] [0]
  23] T [Write] [0x4006c9c0] [0]
  24] T [Write] [0x4006c700] [0]
  25] T [Write] [0x4006c6c0] [0]
  26] T [Write] [0x4006cd00] [0]
  27] T [Write] [0x4006ccc0] [0]
  28] T [Write] [0x4006e7c0] [0]
  29] T [Write] [0x4006e800] [0]
  30] T [Write] [0x4006dc00] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    8]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    10]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    12]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    14]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    16]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    18]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    19]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    20]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    21]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    22]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    23]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    24]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    25]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    26]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    27]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    28]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    29]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    30]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [926] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400690c0] r[0] b[3] row[8195] col[72]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068ac0] r[0] b[3] row[8195] col[69] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069100] r[0] b[4] row[8195] col[72] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a300] [0]
  1] T [Write] [0x4006a2c0] [0]
  2] T [Write] [0x4005c200] [0]
  3] T [Write] [0x4006a900] [0]
  4] T [Write] [0x4006a8c0] [0]
  5] T [Write] [0x4006b200] [0]
  6] T [Write] [0x4006b1c0] [0]
  7] T [Write] [0x4006af00] [0]
  8] T [Write] [0x4006aec0] [0]
  9] T [Write] [0x4006b500] [0]
  10] T [Write] [0x4006b4c0] [0]
  11] T [Write] [0x4006cfc0] [0]
  12] T [Write] [0x4006d000] [0]
  13] T [Write] [0x4006c400] [0]
  14] T [Write] [0x4006c3c0] [0]
  15] T [Write] [0x4006be00] [0]
  16] T [Write] [0x4006bdc0] [0]
  17] T [Write] [0x4006bb00] [0]
  18] T [Write] [0x4006bac0] [0]
  19] T [Write] [0x4005c240] [0]
  20] T [Write] [0x4006c100] [0]
  21] T [Write] [0x4006c0c0] [0]
  22] T [Write] [0x4006ca00] [0]
  23] T [Write] [0x4006c9c0] [0]
  24] T [Write] [0x4006c700] [0]
  25] T [Write] [0x4006c6c0] [0]
  26] T [Write] [0x4006cd00] [0]
  27] T [Write] [0x4006ccc0] [0]
  28] T [Write] [0x4006e7c0] [0]
  29] T [Write] [0x4006e800] [0]
  30] T [Write] [0x4006dc00] [0]
  31] T [Write] [0x4006dbc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    8]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    10]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    12]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    14]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    16]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    18]BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
    19]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    20]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    21]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    22]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    23]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    24]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    25]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    26]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    27]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    28]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    29]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    30]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [927] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
== New Transaction - Mapping Address [0x4006a300] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 81
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a2c0] [0]
  1] T [Write] [0x4005c200] [0]
  2] T [Write] [0x4006a900] [0]
  3] T [Write] [0x4006a8c0] [0]
  4] T [Write] [0x4006b200] [0]
  5] T [Write] [0x4006b1c0] [0]
  6] T [Write] [0x4006af00] [0]
  7] T [Write] [0x4006aec0] [0]
  8] T [Write] [0x4006b500] [0]
  9] T [Write] [0x4006b4c0] [0]
  10] T [Write] [0x4006cfc0] [0]
  11] T [Write] [0x4006d000] [0]
  12] T [Write] [0x4006c400] [0]
  13] T [Write] [0x4006c3c0] [0]
  14] T [Write] [0x4006be00] [0]
  15] T [Write] [0x4006bdc0] [0]
  16] T [Write] [0x4006bb00] [0]
  17] T [Write] [0x4006bac0] [0]
  18] T [Write] [0x4005c240] [0]
  19] T [Write] [0x4006c100] [0]
  20] T [Write] [0x4006c0c0] [0]
  21] T [Write] [0x4006ca00] [0]
  22] T [Write] [0x4006c9c0] [0]
  23] T [Write] [0x4006c700] [0]
  24] T [Write] [0x4006c6c0] [0]
  25] T [Write] [0x4006cd00] [0]
  26] T [Write] [0x4006ccc0] [0]
  27] T [Write] [0x4006e7c0] [0]
  28] T [Write] [0x4006e800] [0]
  29] T [Write] [0x4006dc00] [0]
  30] T [Write] [0x4006dbc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    8]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    10]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    12]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    14]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    16]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    18]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    19]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    20]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    21]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    22]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    23]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    24]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    25]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    26]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    27]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    28]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    29]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    30]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    31]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [928] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a880] r[0] b[2] row[8195] col[84]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069100] r[0] b[4] row[8195] col[72] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400690c0] r[0] b[3] row[8195] col[72] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a2c0] [0]
  1] T [Write] [0x4005c200] [0]
  2] T [Write] [0x4006a900] [0]
  3] T [Write] [0x4006a8c0] [0]
  4] T [Write] [0x4006b200] [0]
  5] T [Write] [0x4006b1c0] [0]
  6] T [Write] [0x4006af00] [0]
  7] T [Write] [0x4006aec0] [0]
  8] T [Write] [0x4006b500] [0]
  9] T [Write] [0x4006b4c0] [0]
  10] T [Write] [0x4006cfc0] [0]
  11] T [Write] [0x4006d000] [0]
  12] T [Write] [0x4006c400] [0]
  13] T [Write] [0x4006c3c0] [0]
  14] T [Write] [0x4006be00] [0]
  15] T [Write] [0x4006bdc0] [0]
  16] T [Write] [0x4006bb00] [0]
  17] T [Write] [0x4006bac0] [0]
  18] T [Write] [0x4005c240] [0]
  19] T [Write] [0x4006c100] [0]
  20] T [Write] [0x4006c0c0] [0]
  21] T [Write] [0x4006ca00] [0]
  22] T [Write] [0x4006c9c0] [0]
  23] T [Write] [0x4006c700] [0]
  24] T [Write] [0x4006c6c0] [0]
  25] T [Write] [0x4006cd00] [0]
  26] T [Write] [0x4006ccc0] [0]
  27] T [Write] [0x4006e7c0] [0]
  28] T [Write] [0x4006e800] [0]
  29] T [Write] [0x4006dc00] [0]
  30] T [Write] [0x4006dbc0] [0]
  31] T [Write] [0x4006d600] [0]
== Printing bank states (According to MC)
[pre] [idle] [8195] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    8]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    10]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    12]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    14]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    16]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    18]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    19]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    20]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    21]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    22]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    23]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    24]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    25]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    26]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    27]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    28]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    29]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    30]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    31]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [929] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a2c0] [0]
  1] T [Write] [0x4005c200] [0]
  2] T [Write] [0x4006a900] [0]
  3] T [Write] [0x4006a8c0] [0]
  4] T [Write] [0x4006b200] [0]
  5] T [Write] [0x4006b1c0] [0]
  6] T [Write] [0x4006af00] [0]
  7] T [Write] [0x4006aec0] [0]
  8] T [Write] [0x4006b500] [0]
  9] T [Write] [0x4006b4c0] [0]
  10] T [Write] [0x4006cfc0] [0]
  11] T [Write] [0x4006d000] [0]
  12] T [Write] [0x4006c400] [0]
  13] T [Write] [0x4006c3c0] [0]
  14] T [Write] [0x4006be00] [0]
  15] T [Write] [0x4006bdc0] [0]
  16] T [Write] [0x4006bb00] [0]
  17] T [Write] [0x4006bac0] [0]
  18] T [Write] [0x4005c240] [0]
  19] T [Write] [0x4006c100] [0]
  20] T [Write] [0x4006c0c0] [0]
  21] T [Write] [0x4006ca00] [0]
  22] T [Write] [0x4006c9c0] [0]
  23] T [Write] [0x4006c700] [0]
  24] T [Write] [0x4006c6c0] [0]
  25] T [Write] [0x4006cd00] [0]
  26] T [Write] [0x4006ccc0] [0]
  27] T [Write] [0x4006e7c0] [0]
  28] T [Write] [0x4006e800] [0]
  29] T [Write] [0x4006dc00] [0]
  30] T [Write] [0x4006dbc0] [0]
  31] T [Write] [0x4006d600] [0]
== Printing bank states (According to MC)
[pre] [idle] [8195] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    2]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    4]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    6]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    8]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    10]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    12]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    14]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    16]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    18]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    19]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    20]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    21]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    22]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    23]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    24]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    25]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    26]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    27]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    28]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    29]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    30]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    31]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [930] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400690c0] r[0] b[3] row[8195] col[72] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a880] r[0] b[2] row[8195] col[84] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a2c0] [0]
  1] T [Write] [0x4005c200] [0]
  2] T [Write] [0x4006a900] [0]
  3] T [Write] [0x4006a8c0] [0]
  4] T [Write] [0x4006b200] [0]
  5] T [Write] [0x4006b1c0] [0]
  6] T [Write] [0x4006af00] [0]
  7] T [Write] [0x4006aec0] [0]
  8] T [Write] [0x4006b500] [0]
  9] T [Write] [0x4006b4c0] [0]
  10] T [Write] [0x4006cfc0] [0]
  11] T [Write] [0x4006d000] [0]
  12] T [Write] [0x4006c400] [0]
  13] T [Write] [0x4006c3c0] [0]
  14] T [Write] [0x4006be00] [0]
  15] T [Write] [0x4006bdc0] [0]
  16] T [Write] [0x4006bb00] [0]
  17] T [Write] [0x4006bac0] [0]
  18] T [Write] [0x4005c240] [0]
  19] T [Write] [0x4006c100] [0]
  20] T [Write] [0x4006c0c0] [0]
  21] T [Write] [0x4006ca00] [0]
  22] T [Write] [0x4006c9c0] [0]
  23] T [Write] [0x4006c700] [0]
  24] T [Write] [0x4006c6c0] [0]
  25] T [Write] [0x4006cd00] [0]
  26] T [Write] [0x4006ccc0] [0]
  27] T [Write] [0x4006e7c0] [0]
  28] T [Write] [0x4006e800] [0]
  29] T [Write] [0x4006dc00] [0]
  30] T [Write] [0x4006dbc0] [0]
  31] T [Write] [0x4006d600] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    2]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    6]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    8]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    10]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    12]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    14]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    16]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    18]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    19]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    20]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    21]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    22]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    23]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    24]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    25]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    26]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    27]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    28]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    29]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    30]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [931] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a2c0] [0]
  1] T [Write] [0x4005c200] [0]
  2] T [Write] [0x4006a900] [0]
  3] T [Write] [0x4006a8c0] [0]
  4] T [Write] [0x4006b200] [0]
  5] T [Write] [0x4006b1c0] [0]
  6] T [Write] [0x4006af00] [0]
  7] T [Write] [0x4006aec0] [0]
  8] T [Write] [0x4006b500] [0]
  9] T [Write] [0x4006b4c0] [0]
  10] T [Write] [0x4006cfc0] [0]
  11] T [Write] [0x4006d000] [0]
  12] T [Write] [0x4006c400] [0]
  13] T [Write] [0x4006c3c0] [0]
  14] T [Write] [0x4006be00] [0]
  15] T [Write] [0x4006bdc0] [0]
  16] T [Write] [0x4006bb00] [0]
  17] T [Write] [0x4006bac0] [0]
  18] T [Write] [0x4005c240] [0]
  19] T [Write] [0x4006c100] [0]
  20] T [Write] [0x4006c0c0] [0]
  21] T [Write] [0x4006ca00] [0]
  22] T [Write] [0x4006c9c0] [0]
  23] T [Write] [0x4006c700] [0]
  24] T [Write] [0x4006c6c0] [0]
  25] T [Write] [0x4006cd00] [0]
  26] T [Write] [0x4006ccc0] [0]
  27] T [Write] [0x4006e7c0] [0]
  28] T [Write] [0x4006e800] [0]
  29] T [Write] [0x4006dc00] [0]
  30] T [Write] [0x4006dbc0] [0]
  31] T [Write] [0x4006d600] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    2]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    6]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    8]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    10]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    12]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    14]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    16]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    18]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    19]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    20]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    21]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    22]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    23]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    24]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    25]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    26]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    27]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    28]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    29]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    30]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [932] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a880] r[0] b[2] row[8195] col[84] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a2c0] [0]
  1] T [Write] [0x4005c200] [0]
  2] T [Write] [0x4006a900] [0]
  3] T [Write] [0x4006a8c0] [0]
  4] T [Write] [0x4006b200] [0]
  5] T [Write] [0x4006b1c0] [0]
  6] T [Write] [0x4006af00] [0]
  7] T [Write] [0x4006aec0] [0]
  8] T [Write] [0x4006b500] [0]
  9] T [Write] [0x4006b4c0] [0]
  10] T [Write] [0x4006cfc0] [0]
  11] T [Write] [0x4006d000] [0]
  12] T [Write] [0x4006c400] [0]
  13] T [Write] [0x4006c3c0] [0]
  14] T [Write] [0x4006be00] [0]
  15] T [Write] [0x4006bdc0] [0]
  16] T [Write] [0x4006bb00] [0]
  17] T [Write] [0x4006bac0] [0]
  18] T [Write] [0x4005c240] [0]
  19] T [Write] [0x4006c100] [0]
  20] T [Write] [0x4006c0c0] [0]
  21] T [Write] [0x4006ca00] [0]
  22] T [Write] [0x4006c9c0] [0]
  23] T [Write] [0x4006c700] [0]
  24] T [Write] [0x4006c6c0] [0]
  25] T [Write] [0x4006cd00] [0]
  26] T [Write] [0x4006ccc0] [0]
  27] T [Write] [0x4006e7c0] [0]
  28] T [Write] [0x4006e800] [0]
  29] T [Write] [0x4006dc00] [0]
  30] T [Write] [0x4006dbc0] [0]
  31] T [Write] [0x4006d600] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    2]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    3]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    4]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    5]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    6]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    7]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    8]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    9]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    10]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    11]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    12]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    13]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    14]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    15]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    16]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    17]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    18]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    19]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    20]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    21]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    22]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    23]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    24]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    25]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    26]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    27]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    28]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    29]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    30]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [933] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
== New Transaction - Mapping Address [0x4006a2c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 81
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c200] [0]
  1] T [Write] [0x4006a900] [0]
  2] T [Write] [0x4006a8c0] [0]
  3] T [Write] [0x4006b200] [0]
  4] T [Write] [0x4006b1c0] [0]
  5] T [Write] [0x4006af00] [0]
  6] T [Write] [0x4006aec0] [0]
  7] T [Write] [0x4006b500] [0]
  8] T [Write] [0x4006b4c0] [0]
  9] T [Write] [0x4006cfc0] [0]
  10] T [Write] [0x4006d000] [0]
  11] T [Write] [0x4006c400] [0]
  12] T [Write] [0x4006c3c0] [0]
  13] T [Write] [0x4006be00] [0]
  14] T [Write] [0x4006bdc0] [0]
  15] T [Write] [0x4006bb00] [0]
  16] T [Write] [0x4006bac0] [0]
  17] T [Write] [0x4005c240] [0]
  18] T [Write] [0x4006c100] [0]
  19] T [Write] [0x4006c0c0] [0]
  20] T [Write] [0x4006ca00] [0]
  21] T [Write] [0x4006c9c0] [0]
  22] T [Write] [0x4006c700] [0]
  23] T [Write] [0x4006c6c0] [0]
  24] T [Write] [0x4006cd00] [0]
  25] T [Write] [0x4006ccc0] [0]
  26] T [Write] [0x4006e7c0] [0]
  27] T [Write] [0x4006e800] [0]
  28] T [Write] [0x4006dc00] [0]
  29] T [Write] [0x4006dbc0] [0]
  30] T [Write] [0x4006d600] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
    1]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    2]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    3]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    4]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    5]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    6]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    7]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    8]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    9]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    10]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    11]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    12]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    13]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    14]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    15]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    16]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    17]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    18]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    19]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    20]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    21]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    22]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    23]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    24]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    25]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    26]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    27]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    28]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    29]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    30]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    31]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [934] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c200] [0]
  1] T [Write] [0x4006a900] [0]
  2] T [Write] [0x4006a8c0] [0]
  3] T [Write] [0x4006b200] [0]
  4] T [Write] [0x4006b1c0] [0]
  5] T [Write] [0x4006af00] [0]
  6] T [Write] [0x4006aec0] [0]
  7] T [Write] [0x4006b500] [0]
  8] T [Write] [0x4006b4c0] [0]
  9] T [Write] [0x4006cfc0] [0]
  10] T [Write] [0x4006d000] [0]
  11] T [Write] [0x4006c400] [0]
  12] T [Write] [0x4006c3c0] [0]
  13] T [Write] [0x4006be00] [0]
  14] T [Write] [0x4006bdc0] [0]
  15] T [Write] [0x4006bb00] [0]
  16] T [Write] [0x4006bac0] [0]
  17] T [Write] [0x4005c240] [0]
  18] T [Write] [0x4006c100] [0]
  19] T [Write] [0x4006c0c0] [0]
  20] T [Write] [0x4006ca00] [0]
  21] T [Write] [0x4006c9c0] [0]
  22] T [Write] [0x4006c700] [0]
  23] T [Write] [0x4006c6c0] [0]
  24] T [Write] [0x4006cd00] [0]
  25] T [Write] [0x4006ccc0] [0]
  26] T [Write] [0x4006e7c0] [0]
  27] T [Write] [0x4006e800] [0]
  28] T [Write] [0x4006dc00] [0]
  29] T [Write] [0x4006dbc0] [0]
  30] T [Write] [0x4006d600] [0]
  31] T [Write] [0x4006d5c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    1]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    3]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    4]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    5]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    6]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    7]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    8]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    9]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    10]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    11]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    12]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    13]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    14]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    15]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    16]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    17]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    18]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    19]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    20]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    21]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    22]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    23]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    24]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    25]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    26]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    27]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    28]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    29]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    30]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [935] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068e00] r[0] b[0] row[8195] col[71]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c200] [0]
  1] T [Write] [0x4006a900] [0]
  2] T [Write] [0x4006a8c0] [0]
  3] T [Write] [0x4006b200] [0]
  4] T [Write] [0x4006b1c0] [0]
  5] T [Write] [0x4006af00] [0]
  6] T [Write] [0x4006aec0] [0]
  7] T [Write] [0x4006b500] [0]
  8] T [Write] [0x4006b4c0] [0]
  9] T [Write] [0x4006cfc0] [0]
  10] T [Write] [0x4006d000] [0]
  11] T [Write] [0x4006c400] [0]
  12] T [Write] [0x4006c3c0] [0]
  13] T [Write] [0x4006be00] [0]
  14] T [Write] [0x4006bdc0] [0]
  15] T [Write] [0x4006bb00] [0]
  16] T [Write] [0x4006bac0] [0]
  17] T [Write] [0x4005c240] [0]
  18] T [Write] [0x4006c100] [0]
  19] T [Write] [0x4006c0c0] [0]
  20] T [Write] [0x4006ca00] [0]
  21] T [Write] [0x4006c9c0] [0]
  22] T [Write] [0x4006c700] [0]
  23] T [Write] [0x4006c6c0] [0]
  24] T [Write] [0x4006cd00] [0]
  25] T [Write] [0x4006ccc0] [0]
  26] T [Write] [0x4006e7c0] [0]
  27] T [Write] [0x4006e800] [0]
  28] T [Write] [0x4006dc00] [0]
  29] T [Write] [0x4006dbc0] [0]
  30] T [Write] [0x4006d600] [0]
  31] T [Write] [0x4006d5c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    1]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    3]BP [ACT] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    4]BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
    5]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    6]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    7]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    8]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    9]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    10]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    11]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    12]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    13]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    14]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    15]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    16]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    17]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    18]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    19]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    20]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    21]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    22]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    23]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    24]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    25]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    26]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    27]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    28]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    29]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    30]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [936] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
== New Transaction - Mapping Address [0x4005c200] (Write)
  Rank : 0
  Bank : 0
  Row  : 8194
  Col  : 225
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a900] [0]
  1] T [Write] [0x4006a8c0] [0]
  2] T [Write] [0x4006b200] [0]
  3] T [Write] [0x4006b1c0] [0]
  4] T [Write] [0x4006af00] [0]
  5] T [Write] [0x4006aec0] [0]
  6] T [Write] [0x4006b500] [0]
  7] T [Write] [0x4006b4c0] [0]
  8] T [Write] [0x4006cfc0] [0]
  9] T [Write] [0x4006d000] [0]
  10] T [Write] [0x4006c400] [0]
  11] T [Write] [0x4006c3c0] [0]
  12] T [Write] [0x4006be00] [0]
  13] T [Write] [0x4006bdc0] [0]
  14] T [Write] [0x4006bb00] [0]
  15] T [Write] [0x4006bac0] [0]
  16] T [Write] [0x4005c240] [0]
  17] T [Write] [0x4006c100] [0]
  18] T [Write] [0x4006c0c0] [0]
  19] T [Write] [0x4006ca00] [0]
  20] T [Write] [0x4006c9c0] [0]
  21] T [Write] [0x4006c700] [0]
  22] T [Write] [0x4006c6c0] [0]
  23] T [Write] [0x4006cd00] [0]
  24] T [Write] [0x4006ccc0] [0]
  25] T [Write] [0x4006e7c0] [0]
  26] T [Write] [0x4006e800] [0]
  27] T [Write] [0x4006dc00] [0]
  28] T [Write] [0x4006dbc0] [0]
  29] T [Write] [0x4006d600] [0]
  30] T [Write] [0x4006d5c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [pre] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    1]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    3]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    4]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    5]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    6]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    7]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    8]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    9]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    10]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    11]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    12]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    13]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    14]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    15]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    16]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    17]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    18]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    19]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    20]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    21]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    22]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    23]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    24]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    25]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    26]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    27]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    28]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    29]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    30]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [937] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069a00] r[0] b[0] row[8195] col[77]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068e00] r[0] b[0] row[8195] col[71] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a900] [0]
  1] T [Write] [0x4006a8c0] [0]
  2] T [Write] [0x4006b200] [0]
  3] T [Write] [0x4006b1c0] [0]
  4] T [Write] [0x4006af00] [0]
  5] T [Write] [0x4006aec0] [0]
  6] T [Write] [0x4006b500] [0]
  7] T [Write] [0x4006b4c0] [0]
  8] T [Write] [0x4006cfc0] [0]
  9] T [Write] [0x4006d000] [0]
  10] T [Write] [0x4006c400] [0]
  11] T [Write] [0x4006c3c0] [0]
  12] T [Write] [0x4006be00] [0]
  13] T [Write] [0x4006bdc0] [0]
  14] T [Write] [0x4006bb00] [0]
  15] T [Write] [0x4006bac0] [0]
  16] T [Write] [0x4005c240] [0]
  17] T [Write] [0x4006c100] [0]
  18] T [Write] [0x4006c0c0] [0]
  19] T [Write] [0x4006ca00] [0]
  20] T [Write] [0x4006c9c0] [0]
  21] T [Write] [0x4006c700] [0]
  22] T [Write] [0x4006c6c0] [0]
  23] T [Write] [0x4006cd00] [0]
  24] T [Write] [0x4006ccc0] [0]
  25] T [Write] [0x4006e7c0] [0]
  26] T [Write] [0x4006e800] [0]
  27] T [Write] [0x4006dc00] [0]
  28] T [Write] [0x4006dbc0] [0]
  29] T [Write] [0x4006d600] [0]
  30] T [Write] [0x4006d5c0] [0]
  31] T [Write] [0x4006d300] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [pre] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
    1]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    3]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    4]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    5]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    6]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    7]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    8]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    9]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    10]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    11]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    12]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    13]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    14]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    15]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    16]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    17]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    18]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    19]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    20]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    21]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    22]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    23]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    24]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    25]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    26]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    27]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    28]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    29]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    30]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [938] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
== New Transaction - Mapping Address [0x4006a900] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a8c0] [0]
  1] T [Write] [0x4006b200] [0]
  2] T [Write] [0x4006b1c0] [0]
  3] T [Write] [0x4006af00] [0]
  4] T [Write] [0x4006aec0] [0]
  5] T [Write] [0x4006b500] [0]
  6] T [Write] [0x4006b4c0] [0]
  7] T [Write] [0x4006cfc0] [0]
  8] T [Write] [0x4006d000] [0]
  9] T [Write] [0x4006c400] [0]
  10] T [Write] [0x4006c3c0] [0]
  11] T [Write] [0x4006be00] [0]
  12] T [Write] [0x4006bdc0] [0]
  13] T [Write] [0x4006bb00] [0]
  14] T [Write] [0x4006bac0] [0]
  15] T [Write] [0x4005c240] [0]
  16] T [Write] [0x4006c100] [0]
  17] T [Write] [0x4006c0c0] [0]
  18] T [Write] [0x4006ca00] [0]
  19] T [Write] [0x4006c9c0] [0]
  20] T [Write] [0x4006c700] [0]
  21] T [Write] [0x4006c6c0] [0]
  22] T [Write] [0x4006cd00] [0]
  23] T [Write] [0x4006ccc0] [0]
  24] T [Write] [0x4006e7c0] [0]
  25] T [Write] [0x4006e800] [0]
  26] T [Write] [0x4006dc00] [0]
  27] T [Write] [0x4006dbc0] [0]
  28] T [Write] [0x4006d600] [0]
  29] T [Write] [0x4006d5c0] [0]
  30] T [Write] [0x4006d300] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [pre] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    3]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    4]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    5]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    6]BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    7]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    8]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    9]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    10]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    11]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    12]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    13]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    14]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    15]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    16]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    17]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    18]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    19]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    20]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    21]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    22]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    23]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    24]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    25]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    26]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    27]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    28]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    29]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    30]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    31]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [939] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40068dc0] r[0] b[7] row[8195] col[70]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068e00] r[0] b[0] row[8195] col[71] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069a00] r[0] b[0] row[8195] col[77] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006a8c0] [0]
  1] T [Write] [0x4006b200] [0]
  2] T [Write] [0x4006b1c0] [0]
  3] T [Write] [0x4006af00] [0]
  4] T [Write] [0x4006aec0] [0]
  5] T [Write] [0x4006b500] [0]
  6] T [Write] [0x4006b4c0] [0]
  7] T [Write] [0x4006cfc0] [0]
  8] T [Write] [0x4006d000] [0]
  9] T [Write] [0x4006c400] [0]
  10] T [Write] [0x4006c3c0] [0]
  11] T [Write] [0x4006be00] [0]
  12] T [Write] [0x4006bdc0] [0]
  13] T [Write] [0x4006bb00] [0]
  14] T [Write] [0x4006bac0] [0]
  15] T [Write] [0x4005c240] [0]
  16] T [Write] [0x4006c100] [0]
  17] T [Write] [0x4006c0c0] [0]
  18] T [Write] [0x4006ca00] [0]
  19] T [Write] [0x4006c9c0] [0]
  20] T [Write] [0x4006c700] [0]
  21] T [Write] [0x4006c6c0] [0]
  22] T [Write] [0x4006cd00] [0]
  23] T [Write] [0x4006ccc0] [0]
  24] T [Write] [0x4006e7c0] [0]
  25] T [Write] [0x4006e800] [0]
  26] T [Write] [0x4006dc00] [0]
  27] T [Write] [0x4006dbc0] [0]
  28] T [Write] [0x4006d600] [0]
  29] T [Write] [0x4006d5c0] [0]
  30] T [Write] [0x4006d300] [0]
  31] T [Write] [0x4006d2c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    3]BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
    4]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    5]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    6]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    7]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    8]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    9]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    10]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    11]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    12]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    13]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    14]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    15]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    16]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    17]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    18]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    19]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    20]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    21]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    22]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    23]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    24]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    25]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    26]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    27]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    28]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    29]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    30]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [940] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x400696c0] r[0] b[3] row[8195] col[75]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
== New Transaction - Mapping Address [0x4006a8c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 84
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b200] [0]
  1] T [Write] [0x4006b1c0] [0]
  2] T [Write] [0x4006af00] [0]
  3] T [Write] [0x4006aec0] [0]
  4] T [Write] [0x4006b500] [0]
  5] T [Write] [0x4006b4c0] [0]
  6] T [Write] [0x4006cfc0] [0]
  7] T [Write] [0x4006d000] [0]
  8] T [Write] [0x4006c400] [0]
  9] T [Write] [0x4006c3c0] [0]
  10] T [Write] [0x4006be00] [0]
  11] T [Write] [0x4006bdc0] [0]
  12] T [Write] [0x4006bb00] [0]
  13] T [Write] [0x4006bac0] [0]
  14] T [Write] [0x4005c240] [0]
  15] T [Write] [0x4006c100] [0]
  16] T [Write] [0x4006c0c0] [0]
  17] T [Write] [0x4006ca00] [0]
  18] T [Write] [0x4006c9c0] [0]
  19] T [Write] [0x4006c700] [0]
  20] T [Write] [0x4006c6c0] [0]
  21] T [Write] [0x4006cd00] [0]
  22] T [Write] [0x4006ccc0] [0]
  23] T [Write] [0x4006e7c0] [0]
  24] T [Write] [0x4006e800] [0]
  25] T [Write] [0x4006dc00] [0]
  26] T [Write] [0x4006dbc0] [0]
  27] T [Write] [0x4006d600] [0]
  28] T [Write] [0x4006d5c0] [0]
  29] T [Write] [0x4006d300] [0]
  30] T [Write] [0x4006d2c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [8195] [8195] [pre] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    4]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    5]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    6]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    7]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    8]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    9]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    10]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    11]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    12]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    13]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    14]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    15]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    16]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    17]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    18]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    19]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    20]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    21]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    22]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    23]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    24]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    25]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    26]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    27]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    28]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    29]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    30]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [941] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400699c0] r[0] b[7] row[8195] col[76]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069a00] r[0] b[0] row[8195] col[77] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40068dc0] r[0] b[7] row[8195] col[70] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b200] [0]
  1] T [Write] [0x4006b1c0] [0]
  2] T [Write] [0x4006af00] [0]
  3] T [Write] [0x4006aec0] [0]
  4] T [Write] [0x4006b500] [0]
  5] T [Write] [0x4006b4c0] [0]
  6] T [Write] [0x4006cfc0] [0]
  7] T [Write] [0x4006d000] [0]
  8] T [Write] [0x4006c400] [0]
  9] T [Write] [0x4006c3c0] [0]
  10] T [Write] [0x4006be00] [0]
  11] T [Write] [0x4006bdc0] [0]
  12] T [Write] [0x4006bb00] [0]
  13] T [Write] [0x4006bac0] [0]
  14] T [Write] [0x4005c240] [0]
  15] T [Write] [0x4006c100] [0]
  16] T [Write] [0x4006c0c0] [0]
  17] T [Write] [0x4006ca00] [0]
  18] T [Write] [0x4006c9c0] [0]
  19] T [Write] [0x4006c700] [0]
  20] T [Write] [0x4006c6c0] [0]
  21] T [Write] [0x4006cd00] [0]
  22] T [Write] [0x4006ccc0] [0]
  23] T [Write] [0x4006e7c0] [0]
  24] T [Write] [0x4006e800] [0]
  25] T [Write] [0x4006dc00] [0]
  26] T [Write] [0x4006dbc0] [0]
  27] T [Write] [0x4006d600] [0]
  28] T [Write] [0x4006d5c0] [0]
  29] T [Write] [0x4006d300] [0]
  30] T [Write] [0x4006d2c0] [0]
  31] T [Write] [0x4005c280] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [8195] [idle] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    4]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    5]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    6]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    7]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    8]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    9]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    10]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    11]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    12]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    13]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    14]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    15]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    16]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    17]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    18]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    19]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    20]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    21]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    22]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    23]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    24]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    25]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    26]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    27]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    28]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    29]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    30]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [942] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[2] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
== New Transaction - Mapping Address [0x4006b200] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 89
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b1c0] [0]
  1] T [Write] [0x4006af00] [0]
  2] T [Write] [0x4006aec0] [0]
  3] T [Write] [0x4006b500] [0]
  4] T [Write] [0x4006b4c0] [0]
  5] T [Write] [0x4006cfc0] [0]
  6] T [Write] [0x4006d000] [0]
  7] T [Write] [0x4006c400] [0]
  8] T [Write] [0x4006c3c0] [0]
  9] T [Write] [0x4006be00] [0]
  10] T [Write] [0x4006bdc0] [0]
  11] T [Write] [0x4006bb00] [0]
  12] T [Write] [0x4006bac0] [0]
  13] T [Write] [0x4005c240] [0]
  14] T [Write] [0x4006c100] [0]
  15] T [Write] [0x4006c0c0] [0]
  16] T [Write] [0x4006ca00] [0]
  17] T [Write] [0x4006c9c0] [0]
  18] T [Write] [0x4006c700] [0]
  19] T [Write] [0x4006c6c0] [0]
  20] T [Write] [0x4006cd00] [0]
  21] T [Write] [0x4006ccc0] [0]
  22] T [Write] [0x4006e7c0] [0]
  23] T [Write] [0x4006e800] [0]
  24] T [Write] [0x4006dc00] [0]
  25] T [Write] [0x4006dbc0] [0]
  26] T [Write] [0x4006d600] [0]
  27] T [Write] [0x4006d5c0] [0]
  28] T [Write] [0x4006d300] [0]
  29] T [Write] [0x4006d2c0] [0]
  30] T [Write] [0x4005c280] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
    4]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    5]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    6]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    7]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    8]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    9]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    10]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    11]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    12]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    13]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    14]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    15]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    16]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    17]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    18]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    19]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    20]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    21]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    22]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    23]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    24]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    25]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    26]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    27]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    28]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    29]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    30]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    31]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [943] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x40069700] r[0] b[4] row[8195] col[75]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40068dc0] r[0] b[7] row[8195] col[70] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400699c0] r[0] b[7] row[8195] col[76] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b1c0] [0]
  1] T [Write] [0x4006af00] [0]
  2] T [Write] [0x4006aec0] [0]
  3] T [Write] [0x4006b500] [0]
  4] T [Write] [0x4006b4c0] [0]
  5] T [Write] [0x4006cfc0] [0]
  6] T [Write] [0x4006d000] [0]
  7] T [Write] [0x4006c400] [0]
  8] T [Write] [0x4006c3c0] [0]
  9] T [Write] [0x4006be00] [0]
  10] T [Write] [0x4006bdc0] [0]
  11] T [Write] [0x4006bb00] [0]
  12] T [Write] [0x4006bac0] [0]
  13] T [Write] [0x4005c240] [0]
  14] T [Write] [0x4006c100] [0]
  15] T [Write] [0x4006c0c0] [0]
  16] T [Write] [0x4006ca00] [0]
  17] T [Write] [0x4006c9c0] [0]
  18] T [Write] [0x4006c700] [0]
  19] T [Write] [0x4006c6c0] [0]
  20] T [Write] [0x4006cd00] [0]
  21] T [Write] [0x4006ccc0] [0]
  22] T [Write] [0x4006e7c0] [0]
  23] T [Write] [0x4006e800] [0]
  24] T [Write] [0x4006dc00] [0]
  25] T [Write] [0x4006dbc0] [0]
  26] T [Write] [0x4006d600] [0]
  27] T [Write] [0x4006d5c0] [0]
  28] T [Write] [0x4006d300] [0]
  29] T [Write] [0x4006d2c0] [0]
  30] T [Write] [0x4005c280] [0]
  31] T [Write] [0x4006d900] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    4]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    5]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    6]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    7]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    8]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    9]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    10]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    11]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    12]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    13]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    14]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    15]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    16]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    17]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    18]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    19]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    20]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    21]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    22]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    23]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    24]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    25]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    26]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    27]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    28]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    29]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    30]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [944] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x400696c0] r[0] b[3] row[8195] col[75]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b1c0] [0]
  1] T [Write] [0x4006af00] [0]
  2] T [Write] [0x4006aec0] [0]
  3] T [Write] [0x4006b500] [0]
  4] T [Write] [0x4006b4c0] [0]
  5] T [Write] [0x4006cfc0] [0]
  6] T [Write] [0x4006d000] [0]
  7] T [Write] [0x4006c400] [0]
  8] T [Write] [0x4006c3c0] [0]
  9] T [Write] [0x4006be00] [0]
  10] T [Write] [0x4006bdc0] [0]
  11] T [Write] [0x4006bb00] [0]
  12] T [Write] [0x4006bac0] [0]
  13] T [Write] [0x4005c240] [0]
  14] T [Write] [0x4006c100] [0]
  15] T [Write] [0x4006c0c0] [0]
  16] T [Write] [0x4006ca00] [0]
  17] T [Write] [0x4006c9c0] [0]
  18] T [Write] [0x4006c700] [0]
  19] T [Write] [0x4006c6c0] [0]
  20] T [Write] [0x4006cd00] [0]
  21] T [Write] [0x4006ccc0] [0]
  22] T [Write] [0x4006e7c0] [0]
  23] T [Write] [0x4006e800] [0]
  24] T [Write] [0x4006dc00] [0]
  25] T [Write] [0x4006dbc0] [0]
  26] T [Write] [0x4006d600] [0]
  27] T [Write] [0x4006d5c0] [0]
  28] T [Write] [0x4006d300] [0]
  29] T [Write] [0x4006d2c0] [0]
  30] T [Write] [0x4005c280] [0]
  31] T [Write] [0x4006d900] [0]
== Printing bank states (According to MC)
[8195] [idle] [pre] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    4]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    5]BP [ACT] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    6]BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
    7]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    8]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    9]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    10]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    11]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    12]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    13]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    14]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    15]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    16]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    17]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    18]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    19]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    20]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    21]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    22]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    23]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    24]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    25]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    26]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    27]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    28]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    29]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    30]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [945] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400699c0] r[0] b[7] row[8195] col[76] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
== New Transaction - Mapping Address [0x4006b1c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 88
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006af00] [0]
  1] T [Write] [0x4006aec0] [0]
  2] T [Write] [0x4006b500] [0]
  3] T [Write] [0x4006b4c0] [0]
  4] T [Write] [0x4006cfc0] [0]
  5] T [Write] [0x4006d000] [0]
  6] T [Write] [0x4006c400] [0]
  7] T [Write] [0x4006c3c0] [0]
  8] T [Write] [0x4006be00] [0]
  9] T [Write] [0x4006bdc0] [0]
  10] T [Write] [0x4006bb00] [0]
  11] T [Write] [0x4006bac0] [0]
  12] T [Write] [0x4005c240] [0]
  13] T [Write] [0x4006c100] [0]
  14] T [Write] [0x4006c0c0] [0]
  15] T [Write] [0x4006ca00] [0]
  16] T [Write] [0x4006c9c0] [0]
  17] T [Write] [0x4006c700] [0]
  18] T [Write] [0x4006c6c0] [0]
  19] T [Write] [0x4006cd00] [0]
  20] T [Write] [0x4006ccc0] [0]
  21] T [Write] [0x4006e7c0] [0]
  22] T [Write] [0x4006e800] [0]
  23] T [Write] [0x4006dc00] [0]
  24] T [Write] [0x4006dbc0] [0]
  25] T [Write] [0x4006d600] [0]
  26] T [Write] [0x4006d5c0] [0]
  27] T [Write] [0x4006d300] [0]
  28] T [Write] [0x4006d2c0] [0]
  29] T [Write] [0x4005c280] [0]
  30] T [Write] [0x4006d900] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    4]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    5]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    6]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    7]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    8]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    9]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    10]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    11]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    12]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    13]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    14]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    15]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    16]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    17]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    18]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    19]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    20]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    21]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    22]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    23]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    24]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    25]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    26]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    27]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    28]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    29]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    30]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [946] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069cc0] r[0] b[3] row[8195] col[78]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x400696c0] r[0] b[3] row[8195] col[75] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006af00] [0]
  1] T [Write] [0x4006aec0] [0]
  2] T [Write] [0x4006b500] [0]
  3] T [Write] [0x4006b4c0] [0]
  4] T [Write] [0x4006cfc0] [0]
  5] T [Write] [0x4006d000] [0]
  6] T [Write] [0x4006c400] [0]
  7] T [Write] [0x4006c3c0] [0]
  8] T [Write] [0x4006be00] [0]
  9] T [Write] [0x4006bdc0] [0]
  10] T [Write] [0x4006bb00] [0]
  11] T [Write] [0x4006bac0] [0]
  12] T [Write] [0x4005c240] [0]
  13] T [Write] [0x4006c100] [0]
  14] T [Write] [0x4006c0c0] [0]
  15] T [Write] [0x4006ca00] [0]
  16] T [Write] [0x4006c9c0] [0]
  17] T [Write] [0x4006c700] [0]
  18] T [Write] [0x4006c6c0] [0]
  19] T [Write] [0x4006cd00] [0]
  20] T [Write] [0x4006ccc0] [0]
  21] T [Write] [0x4006e7c0] [0]
  22] T [Write] [0x4006e800] [0]
  23] T [Write] [0x4006dc00] [0]
  24] T [Write] [0x4006dbc0] [0]
  25] T [Write] [0x4006d600] [0]
  26] T [Write] [0x4006d5c0] [0]
  27] T [Write] [0x4006d300] [0]
  28] T [Write] [0x4006d2c0] [0]
  29] T [Write] [0x4005c280] [0]
  30] T [Write] [0x4006d900] [0]
  31] T [Write] [0x4006d8c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
    3]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    4]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    5]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    6]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    7]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    8]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    9]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    10]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    11]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    12]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    13]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    14]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    15]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    16]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    17]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    18]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    19]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    20]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    21]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    22]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    23]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    24]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    25]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    26]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    27]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    28]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    29]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    30]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [947] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
== New Transaction - Mapping Address [0x4006af00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 87
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006aec0] [0]
  1] T [Write] [0x4006b500] [0]
  2] T [Write] [0x4006b4c0] [0]
  3] T [Write] [0x4006cfc0] [0]
  4] T [Write] [0x4006d000] [0]
  5] T [Write] [0x4006c400] [0]
  6] T [Write] [0x4006c3c0] [0]
  7] T [Write] [0x4006be00] [0]
  8] T [Write] [0x4006bdc0] [0]
  9] T [Write] [0x4006bb00] [0]
  10] T [Write] [0x4006bac0] [0]
  11] T [Write] [0x4005c240] [0]
  12] T [Write] [0x4006c100] [0]
  13] T [Write] [0x4006c0c0] [0]
  14] T [Write] [0x4006ca00] [0]
  15] T [Write] [0x4006c9c0] [0]
  16] T [Write] [0x4006c700] [0]
  17] T [Write] [0x4006c6c0] [0]
  18] T [Write] [0x4006cd00] [0]
  19] T [Write] [0x4006ccc0] [0]
  20] T [Write] [0x4006e7c0] [0]
  21] T [Write] [0x4006e800] [0]
  22] T [Write] [0x4006dc00] [0]
  23] T [Write] [0x4006dbc0] [0]
  24] T [Write] [0x4006d600] [0]
  25] T [Write] [0x4006d5c0] [0]
  26] T [Write] [0x4006d300] [0]
  27] T [Write] [0x4006d2c0] [0]
  28] T [Write] [0x4005c280] [0]
  29] T [Write] [0x4006d900] [0]
  30] T [Write] [0x4006d8c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    3]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    4]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    5]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    6]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    7]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    8]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    9]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    10]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    11]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    12]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    13]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    14]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    15]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    16]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    17]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    18]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    19]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    20]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    21]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    22]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    23]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    24]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    25]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    26]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    27]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    28]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    29]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    30]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    31]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [948] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069700] r[0] b[4] row[8195] col[75]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x400696c0] r[0] b[3] row[8195] col[75] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069cc0] r[0] b[3] row[8195] col[78] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006aec0] [0]
  1] T [Write] [0x4006b500] [0]
  2] T [Write] [0x4006b4c0] [0]
  3] T [Write] [0x4006cfc0] [0]
  4] T [Write] [0x4006d000] [0]
  5] T [Write] [0x4006c400] [0]
  6] T [Write] [0x4006c3c0] [0]
  7] T [Write] [0x4006be00] [0]
  8] T [Write] [0x4006bdc0] [0]
  9] T [Write] [0x4006bb00] [0]
  10] T [Write] [0x4006bac0] [0]
  11] T [Write] [0x4005c240] [0]
  12] T [Write] [0x4006c100] [0]
  13] T [Write] [0x4006c0c0] [0]
  14] T [Write] [0x4006ca00] [0]
  15] T [Write] [0x4006c9c0] [0]
  16] T [Write] [0x4006c700] [0]
  17] T [Write] [0x4006c6c0] [0]
  18] T [Write] [0x4006cd00] [0]
  19] T [Write] [0x4006ccc0] [0]
  20] T [Write] [0x4006e7c0] [0]
  21] T [Write] [0x4006e800] [0]
  22] T [Write] [0x4006dc00] [0]
  23] T [Write] [0x4006dbc0] [0]
  24] T [Write] [0x4006d600] [0]
  25] T [Write] [0x4006d5c0] [0]
  26] T [Write] [0x4006d300] [0]
  27] T [Write] [0x4006d2c0] [0]
  28] T [Write] [0x4005c280] [0]
  29] T [Write] [0x4006d900] [0]
  30] T [Write] [0x4006d8c0] [0]
  31] T [Write] [0x4006e200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    3]BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
    4]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    5]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    6]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    7]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    8]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    9]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    10]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    11]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    12]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    13]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    14]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    15]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    16]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    17]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    18]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    19]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    20]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    21]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    22]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    23]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    24]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    25]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    26]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    27]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    28]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    29]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    30]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    31]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [949] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
== New Transaction - Mapping Address [0x4006aec0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 87
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b500] [0]
  1] T [Write] [0x4006b4c0] [0]
  2] T [Write] [0x4006cfc0] [0]
  3] T [Write] [0x4006d000] [0]
  4] T [Write] [0x4006c400] [0]
  5] T [Write] [0x4006c3c0] [0]
  6] T [Write] [0x4006be00] [0]
  7] T [Write] [0x4006bdc0] [0]
  8] T [Write] [0x4006bb00] [0]
  9] T [Write] [0x4006bac0] [0]
  10] T [Write] [0x4005c240] [0]
  11] T [Write] [0x4006c100] [0]
  12] T [Write] [0x4006c0c0] [0]
  13] T [Write] [0x4006ca00] [0]
  14] T [Write] [0x4006c9c0] [0]
  15] T [Write] [0x4006c700] [0]
  16] T [Write] [0x4006c6c0] [0]
  17] T [Write] [0x4006cd00] [0]
  18] T [Write] [0x4006ccc0] [0]
  19] T [Write] [0x4006e7c0] [0]
  20] T [Write] [0x4006e800] [0]
  21] T [Write] [0x4006dc00] [0]
  22] T [Write] [0x4006dbc0] [0]
  23] T [Write] [0x4006d600] [0]
  24] T [Write] [0x4006d5c0] [0]
  25] T [Write] [0x4006d300] [0]
  26] T [Write] [0x4006d2c0] [0]
  27] T [Write] [0x4005c280] [0]
  28] T [Write] [0x4006d900] [0]
  29] T [Write] [0x4006d8c0] [0]
  30] T [Write] [0x4006e200] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    3]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    4]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    5]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    6]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    7]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    8]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    9]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    10]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    11]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    12]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    13]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    14]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    15]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    16]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    17]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    18]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    19]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    20]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    21]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    22]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    23]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    24]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    25]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    26]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    27]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    28]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    29]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    30]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    31]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [950] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x40069d00] r[0] b[4] row[8195] col[78]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069cc0] r[0] b[3] row[8195] col[78] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069700] r[0] b[4] row[8195] col[75] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b500] [0]
  1] T [Write] [0x4006b4c0] [0]
  2] T [Write] [0x4006cfc0] [0]
  3] T [Write] [0x4006d000] [0]
  4] T [Write] [0x4006c400] [0]
  5] T [Write] [0x4006c3c0] [0]
  6] T [Write] [0x4006be00] [0]
  7] T [Write] [0x4006bdc0] [0]
  8] T [Write] [0x4006bb00] [0]
  9] T [Write] [0x4006bac0] [0]
  10] T [Write] [0x4005c240] [0]
  11] T [Write] [0x4006c100] [0]
  12] T [Write] [0x4006c0c0] [0]
  13] T [Write] [0x4006ca00] [0]
  14] T [Write] [0x4006c9c0] [0]
  15] T [Write] [0x4006c700] [0]
  16] T [Write] [0x4006c6c0] [0]
  17] T [Write] [0x4006cd00] [0]
  18] T [Write] [0x4006ccc0] [0]
  19] T [Write] [0x4006e7c0] [0]
  20] T [Write] [0x4006e800] [0]
  21] T [Write] [0x4006dc00] [0]
  22] T [Write] [0x4006dbc0] [0]
  23] T [Write] [0x4006d600] [0]
  24] T [Write] [0x4006d5c0] [0]
  25] T [Write] [0x4006d300] [0]
  26] T [Write] [0x4006d2c0] [0]
  27] T [Write] [0x4005c280] [0]
  28] T [Write] [0x4006d900] [0]
  29] T [Write] [0x4006d8c0] [0]
  30] T [Write] [0x4006e200] [0]
  31] T [Write] [0x4006e1c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    3]BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
    4]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    5]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    6]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    7]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    8]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    9]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    10]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    11]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    12]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    13]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    14]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    15]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    16]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    17]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    18]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    19]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    20]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    21]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    22]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    23]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    24]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    25]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    26]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    27]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    28]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    29]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    30]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    31]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [951] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
== New Transaction - Mapping Address [0x4006b500] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 90
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b4c0] [0]
  1] T [Write] [0x4006cfc0] [0]
  2] T [Write] [0x4006d000] [0]
  3] T [Write] [0x4006c400] [0]
  4] T [Write] [0x4006c3c0] [0]
  5] T [Write] [0x4006be00] [0]
  6] T [Write] [0x4006bdc0] [0]
  7] T [Write] [0x4006bb00] [0]
  8] T [Write] [0x4006bac0] [0]
  9] T [Write] [0x4005c240] [0]
  10] T [Write] [0x4006c100] [0]
  11] T [Write] [0x4006c0c0] [0]
  12] T [Write] [0x4006ca00] [0]
  13] T [Write] [0x4006c9c0] [0]
  14] T [Write] [0x4006c700] [0]
  15] T [Write] [0x4006c6c0] [0]
  16] T [Write] [0x4006cd00] [0]
  17] T [Write] [0x4006ccc0] [0]
  18] T [Write] [0x4006e7c0] [0]
  19] T [Write] [0x4006e800] [0]
  20] T [Write] [0x4006dc00] [0]
  21] T [Write] [0x4006dbc0] [0]
  22] T [Write] [0x4006d600] [0]
  23] T [Write] [0x4006d5c0] [0]
  24] T [Write] [0x4006d300] [0]
  25] T [Write] [0x4006d2c0] [0]
  26] T [Write] [0x4005c280] [0]
  27] T [Write] [0x4006d900] [0]
  28] T [Write] [0x4006d8c0] [0]
  29] T [Write] [0x4006e200] [0]
  30] T [Write] [0x4006e1c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    3]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    4]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    5]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    6]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    7]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    8]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    9]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    10]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    11]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    12]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    13]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    14]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    15]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    16]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    17]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    18]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    19]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    20]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    21]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    22]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    23]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    24]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    25]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    26]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    27]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    28]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    29]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    30]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    31]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [952] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006b7c0] r[0] b[7] row[8195] col[91]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069700] r[0] b[4] row[8195] col[75] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x40069d00] r[0] b[4] row[8195] col[78] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006b4c0] [0]
  1] T [Write] [0x4006cfc0] [0]
  2] T [Write] [0x4006d000] [0]
  3] T [Write] [0x4006c400] [0]
  4] T [Write] [0x4006c3c0] [0]
  5] T [Write] [0x4006be00] [0]
  6] T [Write] [0x4006bdc0] [0]
  7] T [Write] [0x4006bb00] [0]
  8] T [Write] [0x4006bac0] [0]
  9] T [Write] [0x4005c240] [0]
  10] T [Write] [0x4006c100] [0]
  11] T [Write] [0x4006c0c0] [0]
  12] T [Write] [0x4006ca00] [0]
  13] T [Write] [0x4006c9c0] [0]
  14] T [Write] [0x4006c700] [0]
  15] T [Write] [0x4006c6c0] [0]
  16] T [Write] [0x4006cd00] [0]
  17] T [Write] [0x4006ccc0] [0]
  18] T [Write] [0x4006e7c0] [0]
  19] T [Write] [0x4006e800] [0]
  20] T [Write] [0x4006dc00] [0]
  21] T [Write] [0x4006dbc0] [0]
  22] T [Write] [0x4006d600] [0]
  23] T [Write] [0x4006d5c0] [0]
  24] T [Write] [0x4006d300] [0]
  25] T [Write] [0x4006d2c0] [0]
  26] T [Write] [0x4005c280] [0]
  27] T [Write] [0x4006d900] [0]
  28] T [Write] [0x4006d8c0] [0]
  29] T [Write] [0x4006e200] [0]
  30] T [Write] [0x4006e1c0] [0]
  31] T [Write] [0x4006df00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    3]BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
    4]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    5]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    6]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    7]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    8]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    9]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    10]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    11]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    12]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    13]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    14]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    15]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    16]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    17]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    18]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    19]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    20]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    21]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    22]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    23]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    24]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    25]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    26]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    27]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    28]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    29]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    30]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    31]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [953] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
== New Transaction - Mapping Address [0x4006b4c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 90
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006cfc0] [0]
  1] T [Write] [0x4006d000] [0]
  2] T [Write] [0x4006c400] [0]
  3] T [Write] [0x4006c3c0] [0]
  4] T [Write] [0x4006be00] [0]
  5] T [Write] [0x4006bdc0] [0]
  6] T [Write] [0x4006bb00] [0]
  7] T [Write] [0x4006bac0] [0]
  8] T [Write] [0x4005c240] [0]
  9] T [Write] [0x4006c100] [0]
  10] T [Write] [0x4006c0c0] [0]
  11] T [Write] [0x4006ca00] [0]
  12] T [Write] [0x4006c9c0] [0]
  13] T [Write] [0x4006c700] [0]
  14] T [Write] [0x4006c6c0] [0]
  15] T [Write] [0x4006cd00] [0]
  16] T [Write] [0x4006ccc0] [0]
  17] T [Write] [0x4006e7c0] [0]
  18] T [Write] [0x4006e800] [0]
  19] T [Write] [0x4006dc00] [0]
  20] T [Write] [0x4006dbc0] [0]
  21] T [Write] [0x4006d600] [0]
  22] T [Write] [0x4006d5c0] [0]
  23] T [Write] [0x4006d300] [0]
  24] T [Write] [0x4006d2c0] [0]
  25] T [Write] [0x4005c280] [0]
  26] T [Write] [0x4006d900] [0]
  27] T [Write] [0x4006d8c0] [0]
  28] T [Write] [0x4006e200] [0]
  29] T [Write] [0x4006e1c0] [0]
  30] T [Write] [0x4006df00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    3]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    4]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    5]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    6]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    7]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    8]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    9]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    10]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    11]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    12]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    13]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    14]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    15]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    16]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    17]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    18]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    19]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    20]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    21]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    22]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    23]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    24]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    25]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    26]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    27]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    28]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    29]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    30]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    31]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [954] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006b800] r[0] b[0] row[8195] col[92]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x40069d00] r[0] b[4] row[8195] col[78] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006b7c0] r[0] b[7] row[8195] col[91] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006cfc0] [0]
  1] T [Write] [0x4006d000] [0]
  2] T [Write] [0x4006c400] [0]
  3] T [Write] [0x4006c3c0] [0]
  4] T [Write] [0x4006be00] [0]
  5] T [Write] [0x4006bdc0] [0]
  6] T [Write] [0x4006bb00] [0]
  7] T [Write] [0x4006bac0] [0]
  8] T [Write] [0x4005c240] [0]
  9] T [Write] [0x4006c100] [0]
  10] T [Write] [0x4006c0c0] [0]
  11] T [Write] [0x4006ca00] [0]
  12] T [Write] [0x4006c9c0] [0]
  13] T [Write] [0x4006c700] [0]
  14] T [Write] [0x4006c6c0] [0]
  15] T [Write] [0x4006cd00] [0]
  16] T [Write] [0x4006ccc0] [0]
  17] T [Write] [0x4006e7c0] [0]
  18] T [Write] [0x4006e800] [0]
  19] T [Write] [0x4006dc00] [0]
  20] T [Write] [0x4006dbc0] [0]
  21] T [Write] [0x4006d600] [0]
  22] T [Write] [0x4006d5c0] [0]
  23] T [Write] [0x4006d300] [0]
  24] T [Write] [0x4006d2c0] [0]
  25] T [Write] [0x4005c280] [0]
  26] T [Write] [0x4006d900] [0]
  27] T [Write] [0x4006d8c0] [0]
  28] T [Write] [0x4006e200] [0]
  29] T [Write] [0x4006e1c0] [0]
  30] T [Write] [0x4006df00] [0]
  31] T [Write] [0x4006dec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    3]BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
    4]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    5]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    6]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    7]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    8]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    9]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    10]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    11]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    12]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    13]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    14]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    15]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    16]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    17]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    18]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    19]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    20]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    21]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    22]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    23]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    24]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    25]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    26]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    27]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    28]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    29]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    30]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    31]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [955] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
== New Transaction - Mapping Address [0x4006cfc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 103
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006d000] [0]
  1] T [Write] [0x4006c400] [0]
  2] T [Write] [0x4006c3c0] [0]
  3] T [Write] [0x4006be00] [0]
  4] T [Write] [0x4006bdc0] [0]
  5] T [Write] [0x4006bb00] [0]
  6] T [Write] [0x4006bac0] [0]
  7] T [Write] [0x4005c240] [0]
  8] T [Write] [0x4006c100] [0]
  9] T [Write] [0x4006c0c0] [0]
  10] T [Write] [0x4006ca00] [0]
  11] T [Write] [0x4006c9c0] [0]
  12] T [Write] [0x4006c700] [0]
  13] T [Write] [0x4006c6c0] [0]
  14] T [Write] [0x4006cd00] [0]
  15] T [Write] [0x4006ccc0] [0]
  16] T [Write] [0x4006e7c0] [0]
  17] T [Write] [0x4006e800] [0]
  18] T [Write] [0x4006dc00] [0]
  19] T [Write] [0x4006dbc0] [0]
  20] T [Write] [0x4006d600] [0]
  21] T [Write] [0x4006d5c0] [0]
  22] T [Write] [0x4006d300] [0]
  23] T [Write] [0x4006d2c0] [0]
  24] T [Write] [0x4005c280] [0]
  25] T [Write] [0x4006d900] [0]
  26] T [Write] [0x4006d8c0] [0]
  27] T [Write] [0x4006e200] [0]
  28] T [Write] [0x4006e1c0] [0]
  29] T [Write] [0x4006df00] [0]
  30] T [Write] [0x4006dec0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    3]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    4]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    5]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    6]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    7]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    8]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    9]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    10]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    11]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    12]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    13]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    14]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    15]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    16]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    17]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    18]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    19]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    20]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    21]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    22]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    23]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    24]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    25]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    26]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    27]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    28]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    29]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    30]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    31]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [956] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006ac00] r[0] b[0] row[8195] col[86]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006b7c0] r[0] b[7] row[8195] col[91] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006b800] r[0] b[0] row[8195] col[92] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006d000] [0]
  1] T [Write] [0x4006c400] [0]
  2] T [Write] [0x4006c3c0] [0]
  3] T [Write] [0x4006be00] [0]
  4] T [Write] [0x4006bdc0] [0]
  5] T [Write] [0x4006bb00] [0]
  6] T [Write] [0x4006bac0] [0]
  7] T [Write] [0x4005c240] [0]
  8] T [Write] [0x4006c100] [0]
  9] T [Write] [0x4006c0c0] [0]
  10] T [Write] [0x4006ca00] [0]
  11] T [Write] [0x4006c9c0] [0]
  12] T [Write] [0x4006c700] [0]
  13] T [Write] [0x4006c6c0] [0]
  14] T [Write] [0x4006cd00] [0]
  15] T [Write] [0x4006ccc0] [0]
  16] T [Write] [0x4006e7c0] [0]
  17] T [Write] [0x4006e800] [0]
  18] T [Write] [0x4006dc00] [0]
  19] T [Write] [0x4006dbc0] [0]
  20] T [Write] [0x4006d600] [0]
  21] T [Write] [0x4006d5c0] [0]
  22] T [Write] [0x4006d300] [0]
  23] T [Write] [0x4006d2c0] [0]
  24] T [Write] [0x4005c280] [0]
  25] T [Write] [0x4006d900] [0]
  26] T [Write] [0x4006d8c0] [0]
  27] T [Write] [0x4006e200] [0]
  28] T [Write] [0x4006e1c0] [0]
  29] T [Write] [0x4006df00] [0]
  30] T [Write] [0x4006dec0] [0]
  31] T [Write] [0x4006e500] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    3]BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
    4]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    5]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    6]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    7]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    8]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    9]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    10]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    11]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    12]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    13]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    14]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    15]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    16]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    17]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    18]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    19]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    20]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    21]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    22]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    23]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    24]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    25]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    26]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    27]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    28]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    29]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    30]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    31]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [957] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
== New Transaction - Mapping Address [0x4006d000] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 104
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c400] [0]
  1] T [Write] [0x4006c3c0] [0]
  2] T [Write] [0x4006be00] [0]
  3] T [Write] [0x4006bdc0] [0]
  4] T [Write] [0x4006bb00] [0]
  5] T [Write] [0x4006bac0] [0]
  6] T [Write] [0x4005c240] [0]
  7] T [Write] [0x4006c100] [0]
  8] T [Write] [0x4006c0c0] [0]
  9] T [Write] [0x4006ca00] [0]
  10] T [Write] [0x4006c9c0] [0]
  11] T [Write] [0x4006c700] [0]
  12] T [Write] [0x4006c6c0] [0]
  13] T [Write] [0x4006cd00] [0]
  14] T [Write] [0x4006ccc0] [0]
  15] T [Write] [0x4006e7c0] [0]
  16] T [Write] [0x4006e800] [0]
  17] T [Write] [0x4006dc00] [0]
  18] T [Write] [0x4006dbc0] [0]
  19] T [Write] [0x4006d600] [0]
  20] T [Write] [0x4006d5c0] [0]
  21] T [Write] [0x4006d300] [0]
  22] T [Write] [0x4006d2c0] [0]
  23] T [Write] [0x4005c280] [0]
  24] T [Write] [0x4006d900] [0]
  25] T [Write] [0x4006d8c0] [0]
  26] T [Write] [0x4006e200] [0]
  27] T [Write] [0x4006e1c0] [0]
  28] T [Write] [0x4006df00] [0]
  29] T [Write] [0x4006dec0] [0]
  30] T [Write] [0x4006e500] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    3]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    4]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    5]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    6]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    7]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    8]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    9]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    10]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    11]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    12]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    13]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    14]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    15]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    16]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    17]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    18]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    19]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    20]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    21]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    22]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    23]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    24]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    25]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    26]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    27]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    28]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    29]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    30]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    31]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [958] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006abc0] r[0] b[7] row[8195] col[85]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006b800] r[0] b[0] row[8195] col[92] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006ac00] r[0] b[0] row[8195] col[86] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c400] [0]
  1] T [Write] [0x4006c3c0] [0]
  2] T [Write] [0x4006be00] [0]
  3] T [Write] [0x4006bdc0] [0]
  4] T [Write] [0x4006bb00] [0]
  5] T [Write] [0x4006bac0] [0]
  6] T [Write] [0x4005c240] [0]
  7] T [Write] [0x4006c100] [0]
  8] T [Write] [0x4006c0c0] [0]
  9] T [Write] [0x4006ca00] [0]
  10] T [Write] [0x4006c9c0] [0]
  11] T [Write] [0x4006c700] [0]
  12] T [Write] [0x4006c6c0] [0]
  13] T [Write] [0x4006cd00] [0]
  14] T [Write] [0x4006ccc0] [0]
  15] T [Write] [0x4006e7c0] [0]
  16] T [Write] [0x4006e800] [0]
  17] T [Write] [0x4006dc00] [0]
  18] T [Write] [0x4006dbc0] [0]
  19] T [Write] [0x4006d600] [0]
  20] T [Write] [0x4006d5c0] [0]
  21] T [Write] [0x4006d300] [0]
  22] T [Write] [0x4006d2c0] [0]
  23] T [Write] [0x4005c280] [0]
  24] T [Write] [0x4006d900] [0]
  25] T [Write] [0x4006d8c0] [0]
  26] T [Write] [0x4006e200] [0]
  27] T [Write] [0x4006e1c0] [0]
  28] T [Write] [0x4006df00] [0]
  29] T [Write] [0x4006dec0] [0]
  30] T [Write] [0x4006e500] [0]
  31] T [Write] [0x4006e4c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    3]BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
    4]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    5]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    6]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    7]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    8]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    9]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    10]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    11]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    12]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    13]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    14]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    15]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    16]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    17]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    18]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    19]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    20]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    21]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    22]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    23]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    24]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    25]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    26]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    27]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    28]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    29]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    30]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    31]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [959] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
== New Transaction - Mapping Address [0x4006c400] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 98
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c3c0] [0]
  1] T [Write] [0x4006be00] [0]
  2] T [Write] [0x4006bdc0] [0]
  3] T [Write] [0x4006bb00] [0]
  4] T [Write] [0x4006bac0] [0]
  5] T [Write] [0x4005c240] [0]
  6] T [Write] [0x4006c100] [0]
  7] T [Write] [0x4006c0c0] [0]
  8] T [Write] [0x4006ca00] [0]
  9] T [Write] [0x4006c9c0] [0]
  10] T [Write] [0x4006c700] [0]
  11] T [Write] [0x4006c6c0] [0]
  12] T [Write] [0x4006cd00] [0]
  13] T [Write] [0x4006ccc0] [0]
  14] T [Write] [0x4006e7c0] [0]
  15] T [Write] [0x4006e800] [0]
  16] T [Write] [0x4006dc00] [0]
  17] T [Write] [0x4006dbc0] [0]
  18] T [Write] [0x4006d600] [0]
  19] T [Write] [0x4006d5c0] [0]
  20] T [Write] [0x4006d300] [0]
  21] T [Write] [0x4006d2c0] [0]
  22] T [Write] [0x4005c280] [0]
  23] T [Write] [0x4006d900] [0]
  24] T [Write] [0x4006d8c0] [0]
  25] T [Write] [0x4006e200] [0]
  26] T [Write] [0x4006e1c0] [0]
  27] T [Write] [0x4006df00] [0]
  28] T [Write] [0x4006dec0] [0]
  29] T [Write] [0x4006e500] [0]
  30] T [Write] [0x4006e4c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    3]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    4]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    5]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    6]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    7]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    8]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    9]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    10]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    11]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    12]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    13]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    14]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    15]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    16]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    17]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    18]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    19]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    20]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    21]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    22]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    23]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    24]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    25]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    26]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    27]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    28]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    29]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    30]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    31]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [960] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a600] r[0] b[0] row[8195] col[83]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006ac00] r[0] b[0] row[8195] col[86] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006abc0] r[0] b[7] row[8195] col[85] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c3c0] [0]
  1] T [Write] [0x4006be00] [0]
  2] T [Write] [0x4006bdc0] [0]
  3] T [Write] [0x4006bb00] [0]
  4] T [Write] [0x4006bac0] [0]
  5] T [Write] [0x4005c240] [0]
  6] T [Write] [0x4006c100] [0]
  7] T [Write] [0x4006c0c0] [0]
  8] T [Write] [0x4006ca00] [0]
  9] T [Write] [0x4006c9c0] [0]
  10] T [Write] [0x4006c700] [0]
  11] T [Write] [0x4006c6c0] [0]
  12] T [Write] [0x4006cd00] [0]
  13] T [Write] [0x4006ccc0] [0]
  14] T [Write] [0x4006e7c0] [0]
  15] T [Write] [0x4006e800] [0]
  16] T [Write] [0x4006dc00] [0]
  17] T [Write] [0x4006dbc0] [0]
  18] T [Write] [0x4006d600] [0]
  19] T [Write] [0x4006d5c0] [0]
  20] T [Write] [0x4006d300] [0]
  21] T [Write] [0x4006d2c0] [0]
  22] T [Write] [0x4005c280] [0]
  23] T [Write] [0x4006d900] [0]
  24] T [Write] [0x4006d8c0] [0]
  25] T [Write] [0x4006e200] [0]
  26] T [Write] [0x4006e1c0] [0]
  27] T [Write] [0x4006df00] [0]
  28] T [Write] [0x4006dec0] [0]
  29] T [Write] [0x4006e500] [0]
  30] T [Write] [0x4006e4c0] [0]
  31] T [Write] [0x4006ffc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    3]BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
    4]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    5]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    6]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    7]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    8]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    9]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    10]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    11]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    12]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    13]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    14]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    15]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    16]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    17]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    18]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    19]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    20]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    21]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    22]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    23]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    24]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    25]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    26]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    27]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    28]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    29]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    30]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    31]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [961] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
== New Transaction - Mapping Address [0x4006c3c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 97
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006be00] [0]
  1] T [Write] [0x4006bdc0] [0]
  2] T [Write] [0x4006bb00] [0]
  3] T [Write] [0x4006bac0] [0]
  4] T [Write] [0x4005c240] [0]
  5] T [Write] [0x4006c100] [0]
  6] T [Write] [0x4006c0c0] [0]
  7] T [Write] [0x4006ca00] [0]
  8] T [Write] [0x4006c9c0] [0]
  9] T [Write] [0x4006c700] [0]
  10] T [Write] [0x4006c6c0] [0]
  11] T [Write] [0x4006cd00] [0]
  12] T [Write] [0x4006ccc0] [0]
  13] T [Write] [0x4006e7c0] [0]
  14] T [Write] [0x4006e800] [0]
  15] T [Write] [0x4006dc00] [0]
  16] T [Write] [0x4006dbc0] [0]
  17] T [Write] [0x4006d600] [0]
  18] T [Write] [0x4006d5c0] [0]
  19] T [Write] [0x4006d300] [0]
  20] T [Write] [0x4006d2c0] [0]
  21] T [Write] [0x4005c280] [0]
  22] T [Write] [0x4006d900] [0]
  23] T [Write] [0x4006d8c0] [0]
  24] T [Write] [0x4006e200] [0]
  25] T [Write] [0x4006e1c0] [0]
  26] T [Write] [0x4006df00] [0]
  27] T [Write] [0x4006dec0] [0]
  28] T [Write] [0x4006e500] [0]
  29] T [Write] [0x4006e4c0] [0]
  30] T [Write] [0x4006ffc0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    3]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    4]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    5]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    6]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    7]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    8]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    9]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    10]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    11]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    12]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    13]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    14]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    15]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    16]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    17]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    18]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    19]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    20]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    21]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    22]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    23]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    24]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    25]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    26]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    27]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    28]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    29]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    30]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    31]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [962] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a5c0] r[0] b[7] row[8195] col[82]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006abc0] r[0] b[7] row[8195] col[85] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a600] r[0] b[0] row[8195] col[83] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006be00] [0]
  1] T [Write] [0x4006bdc0] [0]
  2] T [Write] [0x4006bb00] [0]
  3] T [Write] [0x4006bac0] [0]
  4] T [Write] [0x4005c240] [0]
  5] T [Write] [0x4006c100] [0]
  6] T [Write] [0x4006c0c0] [0]
  7] T [Write] [0x4006ca00] [0]
  8] T [Write] [0x4006c9c0] [0]
  9] T [Write] [0x4006c700] [0]
  10] T [Write] [0x4006c6c0] [0]
  11] T [Write] [0x4006cd00] [0]
  12] T [Write] [0x4006ccc0] [0]
  13] T [Write] [0x4006e7c0] [0]
  14] T [Write] [0x4006e800] [0]
  15] T [Write] [0x4006dc00] [0]
  16] T [Write] [0x4006dbc0] [0]
  17] T [Write] [0x4006d600] [0]
  18] T [Write] [0x4006d5c0] [0]
  19] T [Write] [0x4006d300] [0]
  20] T [Write] [0x4006d2c0] [0]
  21] T [Write] [0x4005c280] [0]
  22] T [Write] [0x4006d900] [0]
  23] T [Write] [0x4006d8c0] [0]
  24] T [Write] [0x4006e200] [0]
  25] T [Write] [0x4006e1c0] [0]
  26] T [Write] [0x4006df00] [0]
  27] T [Write] [0x4006dec0] [0]
  28] T [Write] [0x4006e500] [0]
  29] T [Write] [0x4006e4c0] [0]
  30] T [Write] [0x4006ffc0] [0]
  31] T [Write] [0x40070000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    3]BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
    4]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    5]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    6]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    7]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    8]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    9]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    10]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    11]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    12]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    13]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    14]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    15]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    16]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    17]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    18]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    19]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    20]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    21]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    22]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    23]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    24]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    25]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    26]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    27]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    28]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    29]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    30]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    31]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [963] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
== New Transaction - Mapping Address [0x4006be00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 95
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006bdc0] [0]
  1] T [Write] [0x4006bb00] [0]
  2] T [Write] [0x4006bac0] [0]
  3] T [Write] [0x4005c240] [0]
  4] T [Write] [0x4006c100] [0]
  5] T [Write] [0x4006c0c0] [0]
  6] T [Write] [0x4006ca00] [0]
  7] T [Write] [0x4006c9c0] [0]
  8] T [Write] [0x4006c700] [0]
  9] T [Write] [0x4006c6c0] [0]
  10] T [Write] [0x4006cd00] [0]
  11] T [Write] [0x4006ccc0] [0]
  12] T [Write] [0x4006e7c0] [0]
  13] T [Write] [0x4006e800] [0]
  14] T [Write] [0x4006dc00] [0]
  15] T [Write] [0x4006dbc0] [0]
  16] T [Write] [0x4006d600] [0]
  17] T [Write] [0x4006d5c0] [0]
  18] T [Write] [0x4006d300] [0]
  19] T [Write] [0x4006d2c0] [0]
  20] T [Write] [0x4005c280] [0]
  21] T [Write] [0x4006d900] [0]
  22] T [Write] [0x4006d8c0] [0]
  23] T [Write] [0x4006e200] [0]
  24] T [Write] [0x4006e1c0] [0]
  25] T [Write] [0x4006df00] [0]
  26] T [Write] [0x4006dec0] [0]
  27] T [Write] [0x4006e500] [0]
  28] T [Write] [0x4006e4c0] [0]
  29] T [Write] [0x4006ffc0] [0]
  30] T [Write] [0x40070000] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    3]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    4]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    5]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    6]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    7]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    8]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    9]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    10]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    11]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    12]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    13]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    14]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    15]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    16]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    17]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    18]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    19]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    20]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    21]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    22]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    23]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    24]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    25]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    26]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    27]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    28]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    29]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    30]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    31]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [964] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a300] r[0] b[4] row[8195] col[81]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a600] r[0] b[0] row[8195] col[83] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a5c0] r[0] b[7] row[8195] col[82] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006bdc0] [0]
  1] T [Write] [0x4006bb00] [0]
  2] T [Write] [0x4006bac0] [0]
  3] T [Write] [0x4005c240] [0]
  4] T [Write] [0x4006c100] [0]
  5] T [Write] [0x4006c0c0] [0]
  6] T [Write] [0x4006ca00] [0]
  7] T [Write] [0x4006c9c0] [0]
  8] T [Write] [0x4006c700] [0]
  9] T [Write] [0x4006c6c0] [0]
  10] T [Write] [0x4006cd00] [0]
  11] T [Write] [0x4006ccc0] [0]
  12] T [Write] [0x4006e7c0] [0]
  13] T [Write] [0x4006e800] [0]
  14] T [Write] [0x4006dc00] [0]
  15] T [Write] [0x4006dbc0] [0]
  16] T [Write] [0x4006d600] [0]
  17] T [Write] [0x4006d5c0] [0]
  18] T [Write] [0x4006d300] [0]
  19] T [Write] [0x4006d2c0] [0]
  20] T [Write] [0x4005c280] [0]
  21] T [Write] [0x4006d900] [0]
  22] T [Write] [0x4006d8c0] [0]
  23] T [Write] [0x4006e200] [0]
  24] T [Write] [0x4006e1c0] [0]
  25] T [Write] [0x4006df00] [0]
  26] T [Write] [0x4006dec0] [0]
  27] T [Write] [0x4006e500] [0]
  28] T [Write] [0x4006e4c0] [0]
  29] T [Write] [0x4006ffc0] [0]
  30] T [Write] [0x40070000] [0]
  31] T [Write] [0x4006f400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    3]BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
    4]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    5]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    6]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    7]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    8]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    9]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    10]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    11]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    12]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    13]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    14]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    15]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    16]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    17]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    18]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    19]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    20]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    21]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    22]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    23]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    24]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    25]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    26]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    27]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    28]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    29]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    30]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    31]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [965] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
== New Transaction - Mapping Address [0x4006bdc0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 94
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006bb00] [0]
  1] T [Write] [0x4006bac0] [0]
  2] T [Write] [0x4005c240] [0]
  3] T [Write] [0x4006c100] [0]
  4] T [Write] [0x4006c0c0] [0]
  5] T [Write] [0x4006ca00] [0]
  6] T [Write] [0x4006c9c0] [0]
  7] T [Write] [0x4006c700] [0]
  8] T [Write] [0x4006c6c0] [0]
  9] T [Write] [0x4006cd00] [0]
  10] T [Write] [0x4006ccc0] [0]
  11] T [Write] [0x4006e7c0] [0]
  12] T [Write] [0x4006e800] [0]
  13] T [Write] [0x4006dc00] [0]
  14] T [Write] [0x4006dbc0] [0]
  15] T [Write] [0x4006d600] [0]
  16] T [Write] [0x4006d5c0] [0]
  17] T [Write] [0x4006d300] [0]
  18] T [Write] [0x4006d2c0] [0]
  19] T [Write] [0x4005c280] [0]
  20] T [Write] [0x4006d900] [0]
  21] T [Write] [0x4006d8c0] [0]
  22] T [Write] [0x4006e200] [0]
  23] T [Write] [0x4006e1c0] [0]
  24] T [Write] [0x4006df00] [0]
  25] T [Write] [0x4006dec0] [0]
  26] T [Write] [0x4006e500] [0]
  27] T [Write] [0x4006e4c0] [0]
  28] T [Write] [0x4006ffc0] [0]
  29] T [Write] [0x40070000] [0]
  30] T [Write] [0x4006f400] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    5]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    6]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    7]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    8]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    9]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    10]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    11]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    12]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    13]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    14]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    15]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    16]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    17]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    18]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    19]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    20]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    21]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    22]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    23]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    24]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    25]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    26]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    27]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    28]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    29]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    30]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    31]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [966] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a2c0] r[0] b[3] row[8195] col[81]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a5c0] r[0] b[7] row[8195] col[82] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a300] r[0] b[4] row[8195] col[81] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006bb00] [0]
  1] T [Write] [0x4006bac0] [0]
  2] T [Write] [0x4005c240] [0]
  3] T [Write] [0x4006c100] [0]
  4] T [Write] [0x4006c0c0] [0]
  5] T [Write] [0x4006ca00] [0]
  6] T [Write] [0x4006c9c0] [0]
  7] T [Write] [0x4006c700] [0]
  8] T [Write] [0x4006c6c0] [0]
  9] T [Write] [0x4006cd00] [0]
  10] T [Write] [0x4006ccc0] [0]
  11] T [Write] [0x4006e7c0] [0]
  12] T [Write] [0x4006e800] [0]
  13] T [Write] [0x4006dc00] [0]
  14] T [Write] [0x4006dbc0] [0]
  15] T [Write] [0x4006d600] [0]
  16] T [Write] [0x4006d5c0] [0]
  17] T [Write] [0x4006d300] [0]
  18] T [Write] [0x4006d2c0] [0]
  19] T [Write] [0x4005c280] [0]
  20] T [Write] [0x4006d900] [0]
  21] T [Write] [0x4006d8c0] [0]
  22] T [Write] [0x4006e200] [0]
  23] T [Write] [0x4006e1c0] [0]
  24] T [Write] [0x4006df00] [0]
  25] T [Write] [0x4006dec0] [0]
  26] T [Write] [0x4006e500] [0]
  27] T [Write] [0x4006e4c0] [0]
  28] T [Write] [0x4006ffc0] [0]
  29] T [Write] [0x40070000] [0]
  30] T [Write] [0x4006f400] [0]
  31] T [Write] [0x4006f3c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    5]BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
    6]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    7]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    8]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    9]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    10]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    11]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    12]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    13]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    14]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    15]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    16]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    17]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    18]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    19]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    20]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    21]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    22]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    23]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    24]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    25]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    26]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    27]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    28]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    29]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    30]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    31]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [967] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
== New Transaction - Mapping Address [0x4006bb00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 93
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006bac0] [0]
  1] T [Write] [0x4005c240] [0]
  2] T [Write] [0x4006c100] [0]
  3] T [Write] [0x4006c0c0] [0]
  4] T [Write] [0x4006ca00] [0]
  5] T [Write] [0x4006c9c0] [0]
  6] T [Write] [0x4006c700] [0]
  7] T [Write] [0x4006c6c0] [0]
  8] T [Write] [0x4006cd00] [0]
  9] T [Write] [0x4006ccc0] [0]
  10] T [Write] [0x4006e7c0] [0]
  11] T [Write] [0x4006e800] [0]
  12] T [Write] [0x4006dc00] [0]
  13] T [Write] [0x4006dbc0] [0]
  14] T [Write] [0x4006d600] [0]
  15] T [Write] [0x4006d5c0] [0]
  16] T [Write] [0x4006d300] [0]
  17] T [Write] [0x4006d2c0] [0]
  18] T [Write] [0x4005c280] [0]
  19] T [Write] [0x4006d900] [0]
  20] T [Write] [0x4006d8c0] [0]
  21] T [Write] [0x4006e200] [0]
  22] T [Write] [0x4006e1c0] [0]
  23] T [Write] [0x4006df00] [0]
  24] T [Write] [0x4006dec0] [0]
  25] T [Write] [0x4006e500] [0]
  26] T [Write] [0x4006e4c0] [0]
  27] T [Write] [0x4006ffc0] [0]
  28] T [Write] [0x40070000] [0]
  29] T [Write] [0x4006f400] [0]
  30] T [Write] [0x4006f3c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    5]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    6]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    7]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    8]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    9]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    10]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    11]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    12]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    13]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    14]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    15]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    16]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    17]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    18]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    19]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    20]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    21]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    22]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    23]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    24]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    25]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    26]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    27]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    28]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    29]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    30]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    31]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [968] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a900] r[0] b[4] row[8195] col[84]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a300] r[0] b[4] row[8195] col[81] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a2c0] r[0] b[3] row[8195] col[81] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006bac0] [0]
  1] T [Write] [0x4005c240] [0]
  2] T [Write] [0x4006c100] [0]
  3] T [Write] [0x4006c0c0] [0]
  4] T [Write] [0x4006ca00] [0]
  5] T [Write] [0x4006c9c0] [0]
  6] T [Write] [0x4006c700] [0]
  7] T [Write] [0x4006c6c0] [0]
  8] T [Write] [0x4006cd00] [0]
  9] T [Write] [0x4006ccc0] [0]
  10] T [Write] [0x4006e7c0] [0]
  11] T [Write] [0x4006e800] [0]
  12] T [Write] [0x4006dc00] [0]
  13] T [Write] [0x4006dbc0] [0]
  14] T [Write] [0x4006d600] [0]
  15] T [Write] [0x4006d5c0] [0]
  16] T [Write] [0x4006d300] [0]
  17] T [Write] [0x4006d2c0] [0]
  18] T [Write] [0x4005c280] [0]
  19] T [Write] [0x4006d900] [0]
  20] T [Write] [0x4006d8c0] [0]
  21] T [Write] [0x4006e200] [0]
  22] T [Write] [0x4006e1c0] [0]
  23] T [Write] [0x4006df00] [0]
  24] T [Write] [0x4006dec0] [0]
  25] T [Write] [0x4006e500] [0]
  26] T [Write] [0x4006e4c0] [0]
  27] T [Write] [0x4006ffc0] [0]
  28] T [Write] [0x40070000] [0]
  29] T [Write] [0x4006f400] [0]
  30] T [Write] [0x4006f3c0] [0]
  31] T [Write] [0x4006ee00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    5]BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
    6]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    7]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    8]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    9]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    10]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    11]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    12]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    13]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    14]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    15]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    16]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    17]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    18]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    19]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    20]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    21]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    22]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    23]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    24]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    25]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    26]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    27]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    28]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    29]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    30]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    31]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [969] -------------------------
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
== New Transaction - Mapping Address [0x4006bac0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 93
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c240] [0]
  1] T [Write] [0x4006c100] [0]
  2] T [Write] [0x4006c0c0] [0]
  3] T [Write] [0x4006ca00] [0]
  4] T [Write] [0x4006c9c0] [0]
  5] T [Write] [0x4006c700] [0]
  6] T [Write] [0x4006c6c0] [0]
  7] T [Write] [0x4006cd00] [0]
  8] T [Write] [0x4006ccc0] [0]
  9] T [Write] [0x4006e7c0] [0]
  10] T [Write] [0x4006e800] [0]
  11] T [Write] [0x4006dc00] [0]
  12] T [Write] [0x4006dbc0] [0]
  13] T [Write] [0x4006d600] [0]
  14] T [Write] [0x4006d5c0] [0]
  15] T [Write] [0x4006d300] [0]
  16] T [Write] [0x4006d2c0] [0]
  17] T [Write] [0x4005c280] [0]
  18] T [Write] [0x4006d900] [0]
  19] T [Write] [0x4006d8c0] [0]
  20] T [Write] [0x4006e200] [0]
  21] T [Write] [0x4006e1c0] [0]
  22] T [Write] [0x4006df00] [0]
  23] T [Write] [0x4006dec0] [0]
  24] T [Write] [0x4006e500] [0]
  25] T [Write] [0x4006e4c0] [0]
  26] T [Write] [0x4006ffc0] [0]
  27] T [Write] [0x40070000] [0]
  28] T [Write] [0x4006f400] [0]
  29] T [Write] [0x4006f3c0] [0]
  30] T [Write] [0x4006ee00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    6]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    8]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    9]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    10]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    11]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    12]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    13]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    14]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    15]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    16]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    17]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    18]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    19]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    20]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    21]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    22]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    23]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    24]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    25]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    26]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    27]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    28]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    29]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    30]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    31]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [970] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006a8c0] r[0] b[3] row[8195] col[84]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a2c0] r[0] b[3] row[8195] col[81] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a900] r[0] b[4] row[8195] col[84] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4005c240] [0]
  1] T [Write] [0x4006c100] [0]
  2] T [Write] [0x4006c0c0] [0]
  3] T [Write] [0x4006ca00] [0]
  4] T [Write] [0x4006c9c0] [0]
  5] T [Write] [0x4006c700] [0]
  6] T [Write] [0x4006c6c0] [0]
  7] T [Write] [0x4006cd00] [0]
  8] T [Write] [0x4006ccc0] [0]
  9] T [Write] [0x4006e7c0] [0]
  10] T [Write] [0x4006e800] [0]
  11] T [Write] [0x4006dc00] [0]
  12] T [Write] [0x4006dbc0] [0]
  13] T [Write] [0x4006d600] [0]
  14] T [Write] [0x4006d5c0] [0]
  15] T [Write] [0x4006d300] [0]
  16] T [Write] [0x4006d2c0] [0]
  17] T [Write] [0x4005c280] [0]
  18] T [Write] [0x4006d900] [0]
  19] T [Write] [0x4006d8c0] [0]
  20] T [Write] [0x4006e200] [0]
  21] T [Write] [0x4006e1c0] [0]
  22] T [Write] [0x4006df00] [0]
  23] T [Write] [0x4006dec0] [0]
  24] T [Write] [0x4006e500] [0]
  25] T [Write] [0x4006e4c0] [0]
  26] T [Write] [0x4006ffc0] [0]
  27] T [Write] [0x40070000] [0]
  28] T [Write] [0x4006f400] [0]
  29] T [Write] [0x4006f3c0] [0]
  30] T [Write] [0x4006ee00] [0]
  31] T [Write] [0x4006edc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    6]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    8]BP [ACT] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    9]BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
    10]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    11]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    12]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    13]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    14]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    15]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    16]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    17]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    18]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    19]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    20]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    21]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    22]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    23]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    24]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    25]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    26]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    27]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    28]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    29]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    30]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    31]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [971] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
== New Transaction - Mapping Address [0x4005c240] (Write)
  Rank : 0
  Bank : 1
  Row  : 8194
  Col  : 225
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c100] [0]
  1] T [Write] [0x4006c0c0] [0]
  2] T [Write] [0x4006ca00] [0]
  3] T [Write] [0x4006c9c0] [0]
  4] T [Write] [0x4006c700] [0]
  5] T [Write] [0x4006c6c0] [0]
  6] T [Write] [0x4006cd00] [0]
  7] T [Write] [0x4006ccc0] [0]
  8] T [Write] [0x4006e7c0] [0]
  9] T [Write] [0x4006e800] [0]
  10] T [Write] [0x4006dc00] [0]
  11] T [Write] [0x4006dbc0] [0]
  12] T [Write] [0x4006d600] [0]
  13] T [Write] [0x4006d5c0] [0]
  14] T [Write] [0x4006d300] [0]
  15] T [Write] [0x4006d2c0] [0]
  16] T [Write] [0x4005c280] [0]
  17] T [Write] [0x4006d900] [0]
  18] T [Write] [0x4006d8c0] [0]
  19] T [Write] [0x4006e200] [0]
  20] T [Write] [0x4006e1c0] [0]
  21] T [Write] [0x4006df00] [0]
  22] T [Write] [0x4006dec0] [0]
  23] T [Write] [0x4006e500] [0]
  24] T [Write] [0x4006e4c0] [0]
  25] T [Write] [0x4006ffc0] [0]
  26] T [Write] [0x40070000] [0]
  27] T [Write] [0x4006f400] [0]
  28] T [Write] [0x4006f3c0] [0]
  29] T [Write] [0x4006ee00] [0]
  30] T [Write] [0x4006edc0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    6]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    8]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    9]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    10]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    11]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    12]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    13]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    14]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    15]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    16]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    17]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    18]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    19]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    20]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    21]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    22]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    23]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    24]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    25]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    26]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    27]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    28]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    29]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    30]BP [ACT] pa[0x4005c240] r[0] b[1] row[8194] col[225]
    31]BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [972] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006af00] r[0] b[4] row[8195] col[87]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a900] r[0] b[4] row[8195] col[84] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006a8c0] r[0] b[3] row[8195] col[84] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c240] r[0] b[1] row[8194] col[225]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c100] [0]
  1] T [Write] [0x4006c0c0] [0]
  2] T [Write] [0x4006ca00] [0]
  3] T [Write] [0x4006c9c0] [0]
  4] T [Write] [0x4006c700] [0]
  5] T [Write] [0x4006c6c0] [0]
  6] T [Write] [0x4006cd00] [0]
  7] T [Write] [0x4006ccc0] [0]
  8] T [Write] [0x4006e7c0] [0]
  9] T [Write] [0x4006e800] [0]
  10] T [Write] [0x4006dc00] [0]
  11] T [Write] [0x4006dbc0] [0]
  12] T [Write] [0x4006d600] [0]
  13] T [Write] [0x4006d5c0] [0]
  14] T [Write] [0x4006d300] [0]
  15] T [Write] [0x4006d2c0] [0]
  16] T [Write] [0x4005c280] [0]
  17] T [Write] [0x4006d900] [0]
  18] T [Write] [0x4006d8c0] [0]
  19] T [Write] [0x4006e200] [0]
  20] T [Write] [0x4006e1c0] [0]
  21] T [Write] [0x4006df00] [0]
  22] T [Write] [0x4006dec0] [0]
  23] T [Write] [0x4006e500] [0]
  24] T [Write] [0x4006e4c0] [0]
  25] T [Write] [0x4006ffc0] [0]
  26] T [Write] [0x40070000] [0]
  27] T [Write] [0x4006f400] [0]
  28] T [Write] [0x4006f3c0] [0]
  29] T [Write] [0x4006ee00] [0]
  30] T [Write] [0x4006edc0] [0]
  31] T [Write] [0x4006eb00] [0]
== Printing bank states (According to MC)
[pre] [8194] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    6]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    8]BP [ACT] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    9]BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
    10]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    11]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    12]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    13]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    14]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    15]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    16]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    17]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    18]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    19]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    20]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    21]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    22]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    23]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    24]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    25]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    26]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    27]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    28]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    29]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    30]BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [973] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c240] r[0] b[1] row[8194] col[225]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
== New Transaction - Mapping Address [0x4006c100] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 96
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c0c0] [0]
  1] T [Write] [0x4006ca00] [0]
  2] T [Write] [0x4006c9c0] [0]
  3] T [Write] [0x4006c700] [0]
  4] T [Write] [0x4006c6c0] [0]
  5] T [Write] [0x4006cd00] [0]
  6] T [Write] [0x4006ccc0] [0]
  7] T [Write] [0x4006e7c0] [0]
  8] T [Write] [0x4006e800] [0]
  9] T [Write] [0x4006dc00] [0]
  10] T [Write] [0x4006dbc0] [0]
  11] T [Write] [0x4006d600] [0]
  12] T [Write] [0x4006d5c0] [0]
  13] T [Write] [0x4006d300] [0]
  14] T [Write] [0x4006d2c0] [0]
  15] T [Write] [0x4005c280] [0]
  16] T [Write] [0x4006d900] [0]
  17] T [Write] [0x4006d8c0] [0]
  18] T [Write] [0x4006e200] [0]
  19] T [Write] [0x4006e1c0] [0]
  20] T [Write] [0x4006df00] [0]
  21] T [Write] [0x4006dec0] [0]
  22] T [Write] [0x4006e500] [0]
  23] T [Write] [0x4006e4c0] [0]
  24] T [Write] [0x4006ffc0] [0]
  25] T [Write] [0x40070000] [0]
  26] T [Write] [0x4006f400] [0]
  27] T [Write] [0x4006f3c0] [0]
  28] T [Write] [0x4006ee00] [0]
  29] T [Write] [0x4006edc0] [0]
  30] T [Write] [0x4006eb00] [0]
== Printing bank states (According to MC)
[pre] [8194] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    6]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    8]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    9]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    10]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    11]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    12]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    13]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    14]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    15]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    16]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    17]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    18]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    19]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    20]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    21]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    22]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    23]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    24]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    25]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    26]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    27]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    28]BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
    29]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    30]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [974] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006aec0] r[0] b[3] row[8195] col[87]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006a8c0] r[0] b[3] row[8195] col[84] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006af00] r[0] b[4] row[8195] col[87] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c0c0] [0]
  1] T [Write] [0x4006ca00] [0]
  2] T [Write] [0x4006c9c0] [0]
  3] T [Write] [0x4006c700] [0]
  4] T [Write] [0x4006c6c0] [0]
  5] T [Write] [0x4006cd00] [0]
  6] T [Write] [0x4006ccc0] [0]
  7] T [Write] [0x4006e7c0] [0]
  8] T [Write] [0x4006e800] [0]
  9] T [Write] [0x4006dc00] [0]
  10] T [Write] [0x4006dbc0] [0]
  11] T [Write] [0x4006d600] [0]
  12] T [Write] [0x4006d5c0] [0]
  13] T [Write] [0x4006d300] [0]
  14] T [Write] [0x4006d2c0] [0]
  15] T [Write] [0x4005c280] [0]
  16] T [Write] [0x4006d900] [0]
  17] T [Write] [0x4006d8c0] [0]
  18] T [Write] [0x4006e200] [0]
  19] T [Write] [0x4006e1c0] [0]
  20] T [Write] [0x4006df00] [0]
  21] T [Write] [0x4006dec0] [0]
  22] T [Write] [0x4006e500] [0]
  23] T [Write] [0x4006e4c0] [0]
  24] T [Write] [0x4006ffc0] [0]
  25] T [Write] [0x40070000] [0]
  26] T [Write] [0x4006f400] [0]
  27] T [Write] [0x4006f3c0] [0]
  28] T [Write] [0x4006ee00] [0]
  29] T [Write] [0x4006edc0] [0]
  30] T [Write] [0x4006eb00] [0]
  31] T [Write] [0x4006eac0] [0]
== Printing bank states (According to MC)
[idle] [8194] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    4]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    6]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    8]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    9]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    10]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    11]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    12]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    13]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    14]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    15]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    16]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    17]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    18]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    19]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    20]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    21]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    22]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    23]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    24]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    25]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    26]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    27]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    28]BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
    29]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    30]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [975] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
== New Transaction - Mapping Address [0x4006c0c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 96
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ca00] [0]
  1] T [Write] [0x4006c9c0] [0]
  2] T [Write] [0x4006c700] [0]
  3] T [Write] [0x4006c6c0] [0]
  4] T [Write] [0x4006cd00] [0]
  5] T [Write] [0x4006ccc0] [0]
  6] T [Write] [0x4006e7c0] [0]
  7] T [Write] [0x4006e800] [0]
  8] T [Write] [0x4006dc00] [0]
  9] T [Write] [0x4006dbc0] [0]
  10] T [Write] [0x4006d600] [0]
  11] T [Write] [0x4006d5c0] [0]
  12] T [Write] [0x4006d300] [0]
  13] T [Write] [0x4006d2c0] [0]
  14] T [Write] [0x4005c280] [0]
  15] T [Write] [0x4006d900] [0]
  16] T [Write] [0x4006d8c0] [0]
  17] T [Write] [0x4006e200] [0]
  18] T [Write] [0x4006e1c0] [0]
  19] T [Write] [0x4006df00] [0]
  20] T [Write] [0x4006dec0] [0]
  21] T [Write] [0x4006e500] [0]
  22] T [Write] [0x4006e4c0] [0]
  23] T [Write] [0x4006ffc0] [0]
  24] T [Write] [0x40070000] [0]
  25] T [Write] [0x4006f400] [0]
  26] T [Write] [0x4006f3c0] [0]
  27] T [Write] [0x4006ee00] [0]
  28] T [Write] [0x4006edc0] [0]
  29] T [Write] [0x4006eb00] [0]
  30] T [Write] [0x4006eac0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    4]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    6]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    8]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    9]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    10]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    11]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    12]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    13]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    14]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    15]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    16]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    17]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    18]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    19]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    20]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    21]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    22]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    23]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    24]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    25]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    26]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    27]BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
    28]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    29]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    30]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    31]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [976] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c200] r[0] b[0] row[8194] col[225]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006af00] r[0] b[4] row[8195] col[87] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006aec0] r[0] b[3] row[8195] col[87] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ca00] [0]
  1] T [Write] [0x4006c9c0] [0]
  2] T [Write] [0x4006c700] [0]
  3] T [Write] [0x4006c6c0] [0]
  4] T [Write] [0x4006cd00] [0]
  5] T [Write] [0x4006ccc0] [0]
  6] T [Write] [0x4006e7c0] [0]
  7] T [Write] [0x4006e800] [0]
  8] T [Write] [0x4006dc00] [0]
  9] T [Write] [0x4006dbc0] [0]
  10] T [Write] [0x4006d600] [0]
  11] T [Write] [0x4006d5c0] [0]
  12] T [Write] [0x4006d300] [0]
  13] T [Write] [0x4006d2c0] [0]
  14] T [Write] [0x4005c280] [0]
  15] T [Write] [0x4006d900] [0]
  16] T [Write] [0x4006d8c0] [0]
  17] T [Write] [0x4006e200] [0]
  18] T [Write] [0x4006e1c0] [0]
  19] T [Write] [0x4006df00] [0]
  20] T [Write] [0x4006dec0] [0]
  21] T [Write] [0x4006e500] [0]
  22] T [Write] [0x4006e4c0] [0]
  23] T [Write] [0x4006ffc0] [0]
  24] T [Write] [0x40070000] [0]
  25] T [Write] [0x4006f400] [0]
  26] T [Write] [0x4006f3c0] [0]
  27] T [Write] [0x4006ee00] [0]
  28] T [Write] [0x4006edc0] [0]
  29] T [Write] [0x4006eb00] [0]
  30] T [Write] [0x4006eac0] [0]
  31] T [Write] [0x4005c2c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    4]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    6]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    8]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    9]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    10]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    11]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    12]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    13]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    14]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    15]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    16]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    17]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    18]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    19]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    20]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    21]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    22]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    23]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    24]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    25]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    26]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    27]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    28]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    29]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    30]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [977] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c240] r[0] b[1] row[8194] col[225]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ca00] [0]
  1] T [Write] [0x4006c9c0] [0]
  2] T [Write] [0x4006c700] [0]
  3] T [Write] [0x4006c6c0] [0]
  4] T [Write] [0x4006cd00] [0]
  5] T [Write] [0x4006ccc0] [0]
  6] T [Write] [0x4006e7c0] [0]
  7] T [Write] [0x4006e800] [0]
  8] T [Write] [0x4006dc00] [0]
  9] T [Write] [0x4006dbc0] [0]
  10] T [Write] [0x4006d600] [0]
  11] T [Write] [0x4006d5c0] [0]
  12] T [Write] [0x4006d300] [0]
  13] T [Write] [0x4006d2c0] [0]
  14] T [Write] [0x4005c280] [0]
  15] T [Write] [0x4006d900] [0]
  16] T [Write] [0x4006d8c0] [0]
  17] T [Write] [0x4006e200] [0]
  18] T [Write] [0x4006e1c0] [0]
  19] T [Write] [0x4006df00] [0]
  20] T [Write] [0x4006dec0] [0]
  21] T [Write] [0x4006e500] [0]
  22] T [Write] [0x4006e4c0] [0]
  23] T [Write] [0x4006ffc0] [0]
  24] T [Write] [0x40070000] [0]
  25] T [Write] [0x4006f400] [0]
  26] T [Write] [0x4006f3c0] [0]
  27] T [Write] [0x4006ee00] [0]
  28] T [Write] [0x4006edc0] [0]
  29] T [Write] [0x4006eb00] [0]
  30] T [Write] [0x4006eac0] [0]
  31] T [Write] [0x4005c2c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    2]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    3]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    4]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    5]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    6]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    7]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    8]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    9]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    10]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    11]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    12]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    13]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    14]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    15]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    16]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    17]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    18]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    19]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    20]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    21]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    22]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    23]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    24]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    25]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    26]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    27]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    28]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    29]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    30]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [978] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006aec0] r[0] b[3] row[8195] col[87] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
== New Transaction - Mapping Address [0x4006ca00] (Write)
  Rank : 0
  Bank : 0
  Row  : 8195
  Col  : 101
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c9c0] [0]
  1] T [Write] [0x4006c700] [0]
  2] T [Write] [0x4006c6c0] [0]
  3] T [Write] [0x4006cd00] [0]
  4] T [Write] [0x4006ccc0] [0]
  5] T [Write] [0x4006e7c0] [0]
  6] T [Write] [0x4006e800] [0]
  7] T [Write] [0x4006dc00] [0]
  8] T [Write] [0x4006dbc0] [0]
  9] T [Write] [0x4006d600] [0]
  10] T [Write] [0x4006d5c0] [0]
  11] T [Write] [0x4006d300] [0]
  12] T [Write] [0x4006d2c0] [0]
  13] T [Write] [0x4005c280] [0]
  14] T [Write] [0x4006d900] [0]
  15] T [Write] [0x4006d8c0] [0]
  16] T [Write] [0x4006e200] [0]
  17] T [Write] [0x4006e1c0] [0]
  18] T [Write] [0x4006df00] [0]
  19] T [Write] [0x4006dec0] [0]
  20] T [Write] [0x4006e500] [0]
  21] T [Write] [0x4006e4c0] [0]
  22] T [Write] [0x4006ffc0] [0]
  23] T [Write] [0x40070000] [0]
  24] T [Write] [0x4006f400] [0]
  25] T [Write] [0x4006f3c0] [0]
  26] T [Write] [0x4006ee00] [0]
  27] T [Write] [0x4006edc0] [0]
  28] T [Write] [0x4006eb00] [0]
  29] T [Write] [0x4006eac0] [0]
  30] T [Write] [0x4005c2c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
    2]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    3]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    4]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    5]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    6]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    7]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    8]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    9]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    10]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    11]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    12]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    13]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    14]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    15]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    16]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    17]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    18]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    19]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    20]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    21]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    22]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    23]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    24]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    25]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    26]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    27]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    28]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    29]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    30]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    31]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [979] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c240] r[0] b[1] row[8194] col[225] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c9c0] [0]
  1] T [Write] [0x4006c700] [0]
  2] T [Write] [0x4006c6c0] [0]
  3] T [Write] [0x4006cd00] [0]
  4] T [Write] [0x4006ccc0] [0]
  5] T [Write] [0x4006e7c0] [0]
  6] T [Write] [0x4006e800] [0]
  7] T [Write] [0x4006dc00] [0]
  8] T [Write] [0x4006dbc0] [0]
  9] T [Write] [0x4006d600] [0]
  10] T [Write] [0x4006d5c0] [0]
  11] T [Write] [0x4006d300] [0]
  12] T [Write] [0x4006d2c0] [0]
  13] T [Write] [0x4005c280] [0]
  14] T [Write] [0x4006d900] [0]
  15] T [Write] [0x4006d8c0] [0]
  16] T [Write] [0x4006e200] [0]
  17] T [Write] [0x4006e1c0] [0]
  18] T [Write] [0x4006df00] [0]
  19] T [Write] [0x4006dec0] [0]
  20] T [Write] [0x4006e500] [0]
  21] T [Write] [0x4006e4c0] [0]
  22] T [Write] [0x4006ffc0] [0]
  23] T [Write] [0x40070000] [0]
  24] T [Write] [0x4006f400] [0]
  25] T [Write] [0x4006f3c0] [0]
  26] T [Write] [0x4006ee00] [0]
  27] T [Write] [0x4006edc0] [0]
  28] T [Write] [0x4006eb00] [0]
  29] T [Write] [0x4006eac0] [0]
  30] T [Write] [0x4005c2c0] [0]
  31] T [Write] [0x4006f100] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    3]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    5]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    6]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    7]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    8]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    9]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    10]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    11]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    12]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    13]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    14]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    15]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    16]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    17]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    18]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    19]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    20]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    21]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    22]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    23]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    24]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    25]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    26]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    27]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    28]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    29]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    30]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [980] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c200] r[0] b[0] row[8194] col[225]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c9c0] [0]
  1] T [Write] [0x4006c700] [0]
  2] T [Write] [0x4006c6c0] [0]
  3] T [Write] [0x4006cd00] [0]
  4] T [Write] [0x4006ccc0] [0]
  5] T [Write] [0x4006e7c0] [0]
  6] T [Write] [0x4006e800] [0]
  7] T [Write] [0x4006dc00] [0]
  8] T [Write] [0x4006dbc0] [0]
  9] T [Write] [0x4006d600] [0]
  10] T [Write] [0x4006d5c0] [0]
  11] T [Write] [0x4006d300] [0]
  12] T [Write] [0x4006d2c0] [0]
  13] T [Write] [0x4005c280] [0]
  14] T [Write] [0x4006d900] [0]
  15] T [Write] [0x4006d8c0] [0]
  16] T [Write] [0x4006e200] [0]
  17] T [Write] [0x4006e1c0] [0]
  18] T [Write] [0x4006df00] [0]
  19] T [Write] [0x4006dec0] [0]
  20] T [Write] [0x4006e500] [0]
  21] T [Write] [0x4006e4c0] [0]
  22] T [Write] [0x4006ffc0] [0]
  23] T [Write] [0x40070000] [0]
  24] T [Write] [0x4006f400] [0]
  25] T [Write] [0x4006f3c0] [0]
  26] T [Write] [0x4006ee00] [0]
  27] T [Write] [0x4006edc0] [0]
  28] T [Write] [0x4006eb00] [0]
  29] T [Write] [0x4006eac0] [0]
  30] T [Write] [0x4005c2c0] [0]
  31] T [Write] [0x4006f100] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    3]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    5]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    6]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    7]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    8]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    9]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    10]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    11]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    12]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    13]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    14]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    15]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    16]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    17]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    18]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    19]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    20]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    21]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    22]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    23]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    24]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    25]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    26]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    27]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    28]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    29]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    30]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [981] -------------------------
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c240] r[0] b[1] row[8194] col[225] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c9c0] [0]
  1] T [Write] [0x4006c700] [0]
  2] T [Write] [0x4006c6c0] [0]
  3] T [Write] [0x4006cd00] [0]
  4] T [Write] [0x4006ccc0] [0]
  5] T [Write] [0x4006e7c0] [0]
  6] T [Write] [0x4006e800] [0]
  7] T [Write] [0x4006dc00] [0]
  8] T [Write] [0x4006dbc0] [0]
  9] T [Write] [0x4006d600] [0]
  10] T [Write] [0x4006d5c0] [0]
  11] T [Write] [0x4006d300] [0]
  12] T [Write] [0x4006d2c0] [0]
  13] T [Write] [0x4005c280] [0]
  14] T [Write] [0x4006d900] [0]
  15] T [Write] [0x4006d8c0] [0]
  16] T [Write] [0x4006e200] [0]
  17] T [Write] [0x4006e1c0] [0]
  18] T [Write] [0x4006df00] [0]
  19] T [Write] [0x4006dec0] [0]
  20] T [Write] [0x4006e500] [0]
  21] T [Write] [0x4006e4c0] [0]
  22] T [Write] [0x4006ffc0] [0]
  23] T [Write] [0x40070000] [0]
  24] T [Write] [0x4006f400] [0]
  25] T [Write] [0x4006f3c0] [0]
  26] T [Write] [0x4006ee00] [0]
  27] T [Write] [0x4006edc0] [0]
  28] T [Write] [0x4006eb00] [0]
  29] T [Write] [0x4006eac0] [0]
  30] T [Write] [0x4005c2c0] [0]
  31] T [Write] [0x4006f100] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
    1]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    3]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    5]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    6]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    7]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    8]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    9]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    10]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    11]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    12]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    13]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    14]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    15]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    16]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    17]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    18]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    19]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    20]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    21]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    22]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    23]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    24]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    25]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    26]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    27]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    28]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    29]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    30]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [982] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[4] row[0] col[0]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c200] r[0] b[0] row[8194] col[225] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
== New Transaction - Mapping Address [0x4006c9c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 100
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c700] [0]
  1] T [Write] [0x4006c6c0] [0]
  2] T [Write] [0x4006cd00] [0]
  3] T [Write] [0x4006ccc0] [0]
  4] T [Write] [0x4006e7c0] [0]
  5] T [Write] [0x4006e800] [0]
  6] T [Write] [0x4006dc00] [0]
  7] T [Write] [0x4006dbc0] [0]
  8] T [Write] [0x4006d600] [0]
  9] T [Write] [0x4006d5c0] [0]
  10] T [Write] [0x4006d300] [0]
  11] T [Write] [0x4006d2c0] [0]
  12] T [Write] [0x4005c280] [0]
  13] T [Write] [0x4006d900] [0]
  14] T [Write] [0x4006d8c0] [0]
  15] T [Write] [0x4006e200] [0]
  16] T [Write] [0x4006e1c0] [0]
  17] T [Write] [0x4006df00] [0]
  18] T [Write] [0x4006dec0] [0]
  19] T [Write] [0x4006e500] [0]
  20] T [Write] [0x4006e4c0] [0]
  21] T [Write] [0x4006ffc0] [0]
  22] T [Write] [0x40070000] [0]
  23] T [Write] [0x4006f400] [0]
  24] T [Write] [0x4006f3c0] [0]
  25] T [Write] [0x4006ee00] [0]
  26] T [Write] [0x4006edc0] [0]
  27] T [Write] [0x4006eb00] [0]
  28] T [Write] [0x4006eac0] [0]
  29] T [Write] [0x4005c2c0] [0]
  30] T [Write] [0x4006f100] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [8195] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    6]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    7]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    8]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    9]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    10]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    11]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    12]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    13]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    14]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    15]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    16]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    17]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    18]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    19]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    20]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    21]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    22]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    23]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    24]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    25]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    26]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    27]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    28]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    29]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    30]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    31]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [983] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4005c1c0] r[0] b[7] row[8194] col[224]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c700] [0]
  1] T [Write] [0x4006c6c0] [0]
  2] T [Write] [0x4006cd00] [0]
  3] T [Write] [0x4006ccc0] [0]
  4] T [Write] [0x4006e7c0] [0]
  5] T [Write] [0x4006e800] [0]
  6] T [Write] [0x4006dc00] [0]
  7] T [Write] [0x4006dbc0] [0]
  8] T [Write] [0x4006d600] [0]
  9] T [Write] [0x4006d5c0] [0]
  10] T [Write] [0x4006d300] [0]
  11] T [Write] [0x4006d2c0] [0]
  12] T [Write] [0x4005c280] [0]
  13] T [Write] [0x4006d900] [0]
  14] T [Write] [0x4006d8c0] [0]
  15] T [Write] [0x4006e200] [0]
  16] T [Write] [0x4006e1c0] [0]
  17] T [Write] [0x4006df00] [0]
  18] T [Write] [0x4006dec0] [0]
  19] T [Write] [0x4006e500] [0]
  20] T [Write] [0x4006e4c0] [0]
  21] T [Write] [0x4006ffc0] [0]
  22] T [Write] [0x40070000] [0]
  23] T [Write] [0x4006f400] [0]
  24] T [Write] [0x4006f3c0] [0]
  25] T [Write] [0x4006ee00] [0]
  26] T [Write] [0x4006edc0] [0]
  27] T [Write] [0x4006eb00] [0]
  28] T [Write] [0x4006eac0] [0]
  29] T [Write] [0x4005c2c0] [0]
  30] T [Write] [0x4006f100] [0]
  31] T [Write] [0x4006f0c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [pre] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    6]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    7]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    8]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    9]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    10]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    11]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    12]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    13]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    14]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    15]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    16]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    17]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    18]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    19]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    20]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    21]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    22]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    23]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    24]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    25]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    26]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    27]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    28]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    29]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    30]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    31]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [984] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[3] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c200] r[0] b[0] row[8194] col[225] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c700] [0]
  1] T [Write] [0x4006c6c0] [0]
  2] T [Write] [0x4006cd00] [0]
  3] T [Write] [0x4006ccc0] [0]
  4] T [Write] [0x4006e7c0] [0]
  5] T [Write] [0x4006e800] [0]
  6] T [Write] [0x4006dc00] [0]
  7] T [Write] [0x4006dbc0] [0]
  8] T [Write] [0x4006d600] [0]
  9] T [Write] [0x4006d5c0] [0]
  10] T [Write] [0x4006d300] [0]
  11] T [Write] [0x4006d2c0] [0]
  12] T [Write] [0x4005c280] [0]
  13] T [Write] [0x4006d900] [0]
  14] T [Write] [0x4006d8c0] [0]
  15] T [Write] [0x4006e200] [0]
  16] T [Write] [0x4006e1c0] [0]
  17] T [Write] [0x4006df00] [0]
  18] T [Write] [0x4006dec0] [0]
  19] T [Write] [0x4006e500] [0]
  20] T [Write] [0x4006e4c0] [0]
  21] T [Write] [0x4006ffc0] [0]
  22] T [Write] [0x40070000] [0]
  23] T [Write] [0x4006f400] [0]
  24] T [Write] [0x4006f3c0] [0]
  25] T [Write] [0x4006ee00] [0]
  26] T [Write] [0x4006edc0] [0]
  27] T [Write] [0x4006eb00] [0]
  28] T [Write] [0x4006eac0] [0]
  29] T [Write] [0x4005c2c0] [0]
  30] T [Write] [0x4006f100] [0]
  31] T [Write] [0x4006f0c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [pre] [pre] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    6]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    7]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    8]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    9]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    10]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    11]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    12]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    13]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    14]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    15]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    16]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    17]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    18]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    19]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    20]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    21]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    22]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    23]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    24]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    25]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    26]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    27]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    28]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    29]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    30]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    31]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [985] -------------------------
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4005c1c0] r[0] b[7] row[8194] col[224] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c700] [0]
  1] T [Write] [0x4006c6c0] [0]
  2] T [Write] [0x4006cd00] [0]
  3] T [Write] [0x4006ccc0] [0]
  4] T [Write] [0x4006e7c0] [0]
  5] T [Write] [0x4006e800] [0]
  6] T [Write] [0x4006dc00] [0]
  7] T [Write] [0x4006dbc0] [0]
  8] T [Write] [0x4006d600] [0]
  9] T [Write] [0x4006d5c0] [0]
  10] T [Write] [0x4006d300] [0]
  11] T [Write] [0x4006d2c0] [0]
  12] T [Write] [0x4005c280] [0]
  13] T [Write] [0x4006d900] [0]
  14] T [Write] [0x4006d8c0] [0]
  15] T [Write] [0x4006e200] [0]
  16] T [Write] [0x4006e1c0] [0]
  17] T [Write] [0x4006df00] [0]
  18] T [Write] [0x4006dec0] [0]
  19] T [Write] [0x4006e500] [0]
  20] T [Write] [0x4006e4c0] [0]
  21] T [Write] [0x4006ffc0] [0]
  22] T [Write] [0x40070000] [0]
  23] T [Write] [0x4006f400] [0]
  24] T [Write] [0x4006f3c0] [0]
  25] T [Write] [0x4006ee00] [0]
  26] T [Write] [0x4006edc0] [0]
  27] T [Write] [0x4006eb00] [0]
  28] T [Write] [0x4006eac0] [0]
  29] T [Write] [0x4005c2c0] [0]
  30] T [Write] [0x4006f100] [0]
  31] T [Write] [0x4006f0c0] [0]
== Printing bank states (According to MC)
[8194] [8194] [idle] [pre] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    6]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    7]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    8]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    9]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    10]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    11]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    12]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    13]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    14]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    15]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    16]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    17]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    18]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    19]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    20]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    21]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    22]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    23]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    24]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    25]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    26]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    27]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    28]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    29]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    30]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [986] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4006b500] r[0] b[4] row[8195] col[90]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c700] [0]
  1] T [Write] [0x4006c6c0] [0]
  2] T [Write] [0x4006cd00] [0]
  3] T [Write] [0x4006ccc0] [0]
  4] T [Write] [0x4006e7c0] [0]
  5] T [Write] [0x4006e800] [0]
  6] T [Write] [0x4006dc00] [0]
  7] T [Write] [0x4006dbc0] [0]
  8] T [Write] [0x4006d600] [0]
  9] T [Write] [0x4006d5c0] [0]
  10] T [Write] [0x4006d300] [0]
  11] T [Write] [0x4006d2c0] [0]
  12] T [Write] [0x4005c280] [0]
  13] T [Write] [0x4006d900] [0]
  14] T [Write] [0x4006d8c0] [0]
  15] T [Write] [0x4006e200] [0]
  16] T [Write] [0x4006e1c0] [0]
  17] T [Write] [0x4006df00] [0]
  18] T [Write] [0x4006dec0] [0]
  19] T [Write] [0x4006e500] [0]
  20] T [Write] [0x4006e4c0] [0]
  21] T [Write] [0x4006ffc0] [0]
  22] T [Write] [0x40070000] [0]
  23] T [Write] [0x4006f400] [0]
  24] T [Write] [0x4006f3c0] [0]
  25] T [Write] [0x4006ee00] [0]
  26] T [Write] [0x4006edc0] [0]
  27] T [Write] [0x4006eb00] [0]
  28] T [Write] [0x4006eac0] [0]
  29] T [Write] [0x4005c2c0] [0]
  30] T [Write] [0x4006f100] [0]
  31] T [Write] [0x4006f0c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [idle] [pre] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    6]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    7]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    8]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    9]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    10]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    11]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    12]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    13]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    14]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    15]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    16]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    17]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    18]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    19]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    20]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    21]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    22]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    23]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    24]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    25]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    26]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    27]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    28]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    29]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    30]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [987] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[1] row[0] col[0]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4005c1c0] r[0] b[7] row[8194] col[224] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c700] [0]
  1] T [Write] [0x4006c6c0] [0]
  2] T [Write] [0x4006cd00] [0]
  3] T [Write] [0x4006ccc0] [0]
  4] T [Write] [0x4006e7c0] [0]
  5] T [Write] [0x4006e800] [0]
  6] T [Write] [0x4006dc00] [0]
  7] T [Write] [0x4006dbc0] [0]
  8] T [Write] [0x4006d600] [0]
  9] T [Write] [0x4006d5c0] [0]
  10] T [Write] [0x4006d300] [0]
  11] T [Write] [0x4006d2c0] [0]
  12] T [Write] [0x4005c280] [0]
  13] T [Write] [0x4006d900] [0]
  14] T [Write] [0x4006d8c0] [0]
  15] T [Write] [0x4006e200] [0]
  16] T [Write] [0x4006e1c0] [0]
  17] T [Write] [0x4006df00] [0]
  18] T [Write] [0x4006dec0] [0]
  19] T [Write] [0x4006e500] [0]
  20] T [Write] [0x4006e4c0] [0]
  21] T [Write] [0x4006ffc0] [0]
  22] T [Write] [0x40070000] [0]
  23] T [Write] [0x4006f400] [0]
  24] T [Write] [0x4006f3c0] [0]
  25] T [Write] [0x4006ee00] [0]
  26] T [Write] [0x4006edc0] [0]
  27] T [Write] [0x4006eb00] [0]
  28] T [Write] [0x4006eac0] [0]
  29] T [Write] [0x4005c2c0] [0]
  30] T [Write] [0x4006f100] [0]
  31] T [Write] [0x4006f0c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [idle] [idle] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    6]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    7]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    8]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    9]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    10]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    11]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    12]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    13]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    14]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    15]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    16]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    17]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    18]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    19]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    20]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    21]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    22]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    23]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    24]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    25]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    26]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    27]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    28]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    29]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    30]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [988] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
== New Transaction - Mapping Address [0x4006c700] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 99
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c6c0] [0]
  1] T [Write] [0x4006cd00] [0]
  2] T [Write] [0x4006ccc0] [0]
  3] T [Write] [0x4006e7c0] [0]
  4] T [Write] [0x4006e800] [0]
  5] T [Write] [0x4006dc00] [0]
  6] T [Write] [0x4006dbc0] [0]
  7] T [Write] [0x4006d600] [0]
  8] T [Write] [0x4006d5c0] [0]
  9] T [Write] [0x4006d300] [0]
  10] T [Write] [0x4006d2c0] [0]
  11] T [Write] [0x4005c280] [0]
  12] T [Write] [0x4006d900] [0]
  13] T [Write] [0x4006d8c0] [0]
  14] T [Write] [0x4006e200] [0]
  15] T [Write] [0x4006e1c0] [0]
  16] T [Write] [0x4006df00] [0]
  17] T [Write] [0x4006dec0] [0]
  18] T [Write] [0x4006e500] [0]
  19] T [Write] [0x4006e4c0] [0]
  20] T [Write] [0x4006ffc0] [0]
  21] T [Write] [0x40070000] [0]
  22] T [Write] [0x4006f400] [0]
  23] T [Write] [0x4006f3c0] [0]
  24] T [Write] [0x4006ee00] [0]
  25] T [Write] [0x4006edc0] [0]
  26] T [Write] [0x4006eb00] [0]
  27] T [Write] [0x4006eac0] [0]
  28] T [Write] [0x4005c2c0] [0]
  29] T [Write] [0x4006f100] [0]
  30] T [Write] [0x4006f0c0] [0]
== Printing bank states (According to MC)
[8194] [pre] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
    5]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    6]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    7]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    8]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    9]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    10]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    11]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    12]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    13]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    14]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    15]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    16]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    17]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    18]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    19]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    20]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    21]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    22]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    23]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    24]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    25]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    26]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    27]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    28]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    29]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    30]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    31]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [989] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c6c0] [0]
  1] T [Write] [0x4006cd00] [0]
  2] T [Write] [0x4006ccc0] [0]
  3] T [Write] [0x4006e7c0] [0]
  4] T [Write] [0x4006e800] [0]
  5] T [Write] [0x4006dc00] [0]
  6] T [Write] [0x4006dbc0] [0]
  7] T [Write] [0x4006d600] [0]
  8] T [Write] [0x4006d5c0] [0]
  9] T [Write] [0x4006d300] [0]
  10] T [Write] [0x4006d2c0] [0]
  11] T [Write] [0x4005c280] [0]
  12] T [Write] [0x4006d900] [0]
  13] T [Write] [0x4006d8c0] [0]
  14] T [Write] [0x4006e200] [0]
  15] T [Write] [0x4006e1c0] [0]
  16] T [Write] [0x4006df00] [0]
  17] T [Write] [0x4006dec0] [0]
  18] T [Write] [0x4006e500] [0]
  19] T [Write] [0x4006e4c0] [0]
  20] T [Write] [0x4006ffc0] [0]
  21] T [Write] [0x40070000] [0]
  22] T [Write] [0x4006f400] [0]
  23] T [Write] [0x4006f3c0] [0]
  24] T [Write] [0x4006ee00] [0]
  25] T [Write] [0x4006edc0] [0]
  26] T [Write] [0x4006eb00] [0]
  27] T [Write] [0x4006eac0] [0]
  28] T [Write] [0x4005c2c0] [0]
  29] T [Write] [0x4006f100] [0]
  30] T [Write] [0x4006f0c0] [0]
  31] T [Write] [0x4006fa00] [0]
== Printing bank states (According to MC)
[8194] [pre] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    5]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    6]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    7]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    8]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    9]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    10]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    11]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    12]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    13]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    14]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    15]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    16]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    17]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    18]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    19]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    20]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    21]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    22]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    23]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    24]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    25]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    26]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    27]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    28]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    29]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    30]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [990] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006b500] r[0] b[4] row[8195] col[90]
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006c6c0] [0]
  1] T [Write] [0x4006cd00] [0]
  2] T [Write] [0x4006ccc0] [0]
  3] T [Write] [0x4006e7c0] [0]
  4] T [Write] [0x4006e800] [0]
  5] T [Write] [0x4006dc00] [0]
  6] T [Write] [0x4006dbc0] [0]
  7] T [Write] [0x4006d600] [0]
  8] T [Write] [0x4006d5c0] [0]
  9] T [Write] [0x4006d300] [0]
  10] T [Write] [0x4006d2c0] [0]
  11] T [Write] [0x4005c280] [0]
  12] T [Write] [0x4006d900] [0]
  13] T [Write] [0x4006d8c0] [0]
  14] T [Write] [0x4006e200] [0]
  15] T [Write] [0x4006e1c0] [0]
  16] T [Write] [0x4006df00] [0]
  17] T [Write] [0x4006dec0] [0]
  18] T [Write] [0x4006e500] [0]
  19] T [Write] [0x4006e4c0] [0]
  20] T [Write] [0x4006ffc0] [0]
  21] T [Write] [0x40070000] [0]
  22] T [Write] [0x4006f400] [0]
  23] T [Write] [0x4006f3c0] [0]
  24] T [Write] [0x4006ee00] [0]
  25] T [Write] [0x4006edc0] [0]
  26] T [Write] [0x4006eb00] [0]
  27] T [Write] [0x4006eac0] [0]
  28] T [Write] [0x4005c2c0] [0]
  29] T [Write] [0x4006f100] [0]
  30] T [Write] [0x4006f0c0] [0]
  31] T [Write] [0x4006fa00] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    5]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    6]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    7]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    8]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    9]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    10]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    11]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    12]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    13]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    14]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    15]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    16]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    17]BP [ACT] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    18]BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
    19]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    20]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    21]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    22]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    23]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    24]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    25]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    26]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    27]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    28]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    29]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    30]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [991] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[0] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
== New Transaction - Mapping Address [0x4006c6c0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 99
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006cd00] [0]
  1] T [Write] [0x4006ccc0] [0]
  2] T [Write] [0x4006e7c0] [0]
  3] T [Write] [0x4006e800] [0]
  4] T [Write] [0x4006dc00] [0]
  5] T [Write] [0x4006dbc0] [0]
  6] T [Write] [0x4006d600] [0]
  7] T [Write] [0x4006d5c0] [0]
  8] T [Write] [0x4006d300] [0]
  9] T [Write] [0x4006d2c0] [0]
  10] T [Write] [0x4005c280] [0]
  11] T [Write] [0x4006d900] [0]
  12] T [Write] [0x4006d8c0] [0]
  13] T [Write] [0x4006e200] [0]
  14] T [Write] [0x4006e1c0] [0]
  15] T [Write] [0x4006df00] [0]
  16] T [Write] [0x4006dec0] [0]
  17] T [Write] [0x4006e500] [0]
  18] T [Write] [0x4006e4c0] [0]
  19] T [Write] [0x4006ffc0] [0]
  20] T [Write] [0x40070000] [0]
  21] T [Write] [0x4006f400] [0]
  22] T [Write] [0x4006f3c0] [0]
  23] T [Write] [0x4006ee00] [0]
  24] T [Write] [0x4006edc0] [0]
  25] T [Write] [0x4006eb00] [0]
  26] T [Write] [0x4006eac0] [0]
  27] T [Write] [0x4005c2c0] [0]
  28] T [Write] [0x4006f100] [0]
  29] T [Write] [0x4006f0c0] [0]
  30] T [Write] [0x4006fa00] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [8194] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    5]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    6]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    7]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    8]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    9]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    10]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    11]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    12]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    13]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    14]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    15]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    16]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    17]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    18]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    19]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    20]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    21]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    22]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    23]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    24]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    25]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    26]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    27]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    28]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    29]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    30]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [992] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006bb00] r[0] b[4] row[8195] col[93]
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006b500] r[0] b[4] row[8195] col[90] data[0]=NO DATA
 -- MC Issuing On Command Bus : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006cd00] [0]
  1] T [Write] [0x4006ccc0] [0]
  2] T [Write] [0x4006e7c0] [0]
  3] T [Write] [0x4006e800] [0]
  4] T [Write] [0x4006dc00] [0]
  5] T [Write] [0x4006dbc0] [0]
  6] T [Write] [0x4006d600] [0]
  7] T [Write] [0x4006d5c0] [0]
  8] T [Write] [0x4006d300] [0]
  9] T [Write] [0x4006d2c0] [0]
  10] T [Write] [0x4005c280] [0]
  11] T [Write] [0x4006d900] [0]
  12] T [Write] [0x4006d8c0] [0]
  13] T [Write] [0x4006e200] [0]
  14] T [Write] [0x4006e1c0] [0]
  15] T [Write] [0x4006df00] [0]
  16] T [Write] [0x4006dec0] [0]
  17] T [Write] [0x4006e500] [0]
  18] T [Write] [0x4006e4c0] [0]
  19] T [Write] [0x4006ffc0] [0]
  20] T [Write] [0x40070000] [0]
  21] T [Write] [0x4006f400] [0]
  22] T [Write] [0x4006f3c0] [0]
  23] T [Write] [0x4006ee00] [0]
  24] T [Write] [0x4006edc0] [0]
  25] T [Write] [0x4006eb00] [0]
  26] T [Write] [0x4006eac0] [0]
  27] T [Write] [0x4005c2c0] [0]
  28] T [Write] [0x4006f100] [0]
  29] T [Write] [0x4006f0c0] [0]
  30] T [Write] [0x4006fa00] [0]
  31] T [Write] [0x4006f9c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
    5]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    6]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    7]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    8]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    9]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    10]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    11]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    12]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    13]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    14]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    15]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    16]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    17]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    18]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    19]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    20]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    21]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    22]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    23]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    24]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    25]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    26]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    27]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    28]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    29]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    30]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [993] -------------------------
 -- R0 Receiving On Bus    : BP [PRE] pa[0x0] r[0] b[7] row[0] col[0]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
== New Transaction - Mapping Address [0x4006cd00] (Write)
  Rank : 0
  Bank : 4
  Row  : 8195
  Col  : 102
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ccc0] [0]
  1] T [Write] [0x4006e7c0] [0]
  2] T [Write] [0x4006e800] [0]
  3] T [Write] [0x4006dc00] [0]
  4] T [Write] [0x4006dbc0] [0]
  5] T [Write] [0x4006d600] [0]
  6] T [Write] [0x4006d5c0] [0]
  7] T [Write] [0x4006d300] [0]
  8] T [Write] [0x4006d2c0] [0]
  9] T [Write] [0x4005c280] [0]
  10] T [Write] [0x4006d900] [0]
  11] T [Write] [0x4006d8c0] [0]
  12] T [Write] [0x4006e200] [0]
  13] T [Write] [0x4006e1c0] [0]
  14] T [Write] [0x4006df00] [0]
  15] T [Write] [0x4006dec0] [0]
  16] T [Write] [0x4006e500] [0]
  17] T [Write] [0x4006e4c0] [0]
  18] T [Write] [0x4006ffc0] [0]
  19] T [Write] [0x40070000] [0]
  20] T [Write] [0x4006f400] [0]
  21] T [Write] [0x4006f3c0] [0]
  22] T [Write] [0x4006ee00] [0]
  23] T [Write] [0x4006edc0] [0]
  24] T [Write] [0x4006eb00] [0]
  25] T [Write] [0x4006eac0] [0]
  26] T [Write] [0x4005c2c0] [0]
  27] T [Write] [0x4006f100] [0]
  28] T [Write] [0x4006f0c0] [0]
  29] T [Write] [0x4006fa00] [0]
  30] T [Write] [0x4006f9c0] [0]
== Printing bank states (According to MC)
[pre] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    2]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    4]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    5]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    6]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    7]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    8]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    9]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    10]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    11]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    12]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    13]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    14]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    15]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    16]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    17]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    18]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    19]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    20]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    21]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    22]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    23]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    24]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    25]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    26]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    27]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    28]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    29]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    30]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    31]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [994] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006b4c0] r[0] b[3] row[8195] col[90]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006b500] r[0] b[4] row[8195] col[90] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006bb00] r[0] b[4] row[8195] col[93] data[0]=NO DATA
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006ccc0] [0]
  1] T [Write] [0x4006e7c0] [0]
  2] T [Write] [0x4006e800] [0]
  3] T [Write] [0x4006dc00] [0]
  4] T [Write] [0x4006dbc0] [0]
  5] T [Write] [0x4006d600] [0]
  6] T [Write] [0x4006d5c0] [0]
  7] T [Write] [0x4006d300] [0]
  8] T [Write] [0x4006d2c0] [0]
  9] T [Write] [0x4005c280] [0]
  10] T [Write] [0x4006d900] [0]
  11] T [Write] [0x4006d8c0] [0]
  12] T [Write] [0x4006e200] [0]
  13] T [Write] [0x4006e1c0] [0]
  14] T [Write] [0x4006df00] [0]
  15] T [Write] [0x4006dec0] [0]
  16] T [Write] [0x4006e500] [0]
  17] T [Write] [0x4006e4c0] [0]
  18] T [Write] [0x4006ffc0] [0]
  19] T [Write] [0x40070000] [0]
  20] T [Write] [0x4006f400] [0]
  21] T [Write] [0x4006f3c0] [0]
  22] T [Write] [0x4006ee00] [0]
  23] T [Write] [0x4006edc0] [0]
  24] T [Write] [0x4006eb00] [0]
  25] T [Write] [0x4006eac0] [0]
  26] T [Write] [0x4005c2c0] [0]
  27] T [Write] [0x4006f100] [0]
  28] T [Write] [0x4006f0c0] [0]
  29] T [Write] [0x4006fa00] [0]
  30] T [Write] [0x4006f9c0] [0]
  31] T [Write] [0x4006f700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    2]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    4]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    5]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    6]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    7]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    8]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    9]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    10]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    11]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    12]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    13]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    14]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    15]BP [ACT] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    16]BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
    17]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    18]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    19]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    20]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    21]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    22]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    23]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    24]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    25]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    26]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    27]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    28]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    29]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    30]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [995] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
== New Transaction - Mapping Address [0x4006ccc0] (Write)
  Rank : 0
  Bank : 3
  Row  : 8195
  Col  : 102
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006e7c0] [0]
  1] T [Write] [0x4006e800] [0]
  2] T [Write] [0x4006dc00] [0]
  3] T [Write] [0x4006dbc0] [0]
  4] T [Write] [0x4006d600] [0]
  5] T [Write] [0x4006d5c0] [0]
  6] T [Write] [0x4006d300] [0]
  7] T [Write] [0x4006d2c0] [0]
  8] T [Write] [0x4005c280] [0]
  9] T [Write] [0x4006d900] [0]
  10] T [Write] [0x4006d8c0] [0]
  11] T [Write] [0x4006e200] [0]
  12] T [Write] [0x4006e1c0] [0]
  13] T [Write] [0x4006df00] [0]
  14] T [Write] [0x4006dec0] [0]
  15] T [Write] [0x4006e500] [0]
  16] T [Write] [0x4006e4c0] [0]
  17] T [Write] [0x4006ffc0] [0]
  18] T [Write] [0x40070000] [0]
  19] T [Write] [0x4006f400] [0]
  20] T [Write] [0x4006f3c0] [0]
  21] T [Write] [0x4006ee00] [0]
  22] T [Write] [0x4006edc0] [0]
  23] T [Write] [0x4006eb00] [0]
  24] T [Write] [0x4006eac0] [0]
  25] T [Write] [0x4005c2c0] [0]
  26] T [Write] [0x4006f100] [0]
  27] T [Write] [0x4006f0c0] [0]
  28] T [Write] [0x4006fa00] [0]
  29] T [Write] [0x4006f9c0] [0]
  30] T [Write] [0x4006f700] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [pre] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    2]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    4]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    5]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    6]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    7]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    8]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    9]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    10]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    11]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    12]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    13]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    14]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    15]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    16]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    17]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    18]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    19]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    20]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    21]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    22]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    23]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    24]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    25]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    26]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    27]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    28]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    29]BP [ACT] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    30]BP [WRITE] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [996] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006bac0] r[0] b[3] row[8195] col[93]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006bb00] r[0] b[4] row[8195] col[93] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006b4c0] r[0] b[3] row[8195] col[90] data[0]=NO DATA
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006e7c0] [0]
  1] T [Write] [0x4006e800] [0]
  2] T [Write] [0x4006dc00] [0]
  3] T [Write] [0x4006dbc0] [0]
  4] T [Write] [0x4006d600] [0]
  5] T [Write] [0x4006d5c0] [0]
  6] T [Write] [0x4006d300] [0]
  7] T [Write] [0x4006d2c0] [0]
  8] T [Write] [0x4005c280] [0]
  9] T [Write] [0x4006d900] [0]
  10] T [Write] [0x4006d8c0] [0]
  11] T [Write] [0x4006e200] [0]
  12] T [Write] [0x4006e1c0] [0]
  13] T [Write] [0x4006df00] [0]
  14] T [Write] [0x4006dec0] [0]
  15] T [Write] [0x4006e500] [0]
  16] T [Write] [0x4006e4c0] [0]
  17] T [Write] [0x4006ffc0] [0]
  18] T [Write] [0x40070000] [0]
  19] T [Write] [0x4006f400] [0]
  20] T [Write] [0x4006f3c0] [0]
  21] T [Write] [0x4006ee00] [0]
  22] T [Write] [0x4006edc0] [0]
  23] T [Write] [0x4006eb00] [0]
  24] T [Write] [0x4006eac0] [0]
  25] T [Write] [0x4005c2c0] [0]
  26] T [Write] [0x4006f100] [0]
  27] T [Write] [0x4006f0c0] [0]
  28] T [Write] [0x4006fa00] [0]
  29] T [Write] [0x4006f9c0] [0]
  30] T [Write] [0x4006f700] [0]
  31] T [Write] [0x4006f6c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [idle] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    2]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    3]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    4]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    5]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    6]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    7]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    8]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    9]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    10]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    11]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    12]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    13]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    14]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    15]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    16]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    17]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    18]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    19]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    20]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    21]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    22]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    23]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    24]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    25]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    26]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    27]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    28]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    29]BP [ACT] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    30]BP [WRITE] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [997] -------------------------
 ++ Adding Activate and Precharge energy to total energy
 -- MC Issuing On Command Bus : BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
== New Transaction - Mapping Address [0x4006e7c0] (Write)
  Rank : 0
  Bank : 7
  Row  : 8195
  Col  : 115
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006e800] [0]
  1] T [Write] [0x4006dc00] [0]
  2] T [Write] [0x4006dbc0] [0]
  3] T [Write] [0x4006d600] [0]
  4] T [Write] [0x4006d5c0] [0]
  5] T [Write] [0x4006d300] [0]
  6] T [Write] [0x4006d2c0] [0]
  7] T [Write] [0x4005c280] [0]
  8] T [Write] [0x4006d900] [0]
  9] T [Write] [0x4006d8c0] [0]
  10] T [Write] [0x4006e200] [0]
  11] T [Write] [0x4006e1c0] [0]
  12] T [Write] [0x4006df00] [0]
  13] T [Write] [0x4006dec0] [0]
  14] T [Write] [0x4006e500] [0]
  15] T [Write] [0x4006e4c0] [0]
  16] T [Write] [0x4006ffc0] [0]
  17] T [Write] [0x40070000] [0]
  18] T [Write] [0x4006f400] [0]
  19] T [Write] [0x4006f3c0] [0]
  20] T [Write] [0x4006ee00] [0]
  21] T [Write] [0x4006edc0] [0]
  22] T [Write] [0x4006eb00] [0]
  23] T [Write] [0x4006eac0] [0]
  24] T [Write] [0x4005c2c0] [0]
  25] T [Write] [0x4006f100] [0]
  26] T [Write] [0x4006f0c0] [0]
  27] T [Write] [0x4006fa00] [0]
  28] T [Write] [0x4006f9c0] [0]
  29] T [Write] [0x4006f700] [0]
  30] T [Write] [0x4006f6c0] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 32
    0]BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
    1]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    2]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    3]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    4]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    5]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    6]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    7]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    8]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    9]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    10]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    11]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    12]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    13]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    14]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    15]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    16]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    17]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    18]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    19]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    20]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    21]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    22]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    23]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    24]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    25]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    26]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    27]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    28]BP [ACT] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    29]BP [WRITE] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    30]BP [ACT] pa[0x4006e7c0] r[0] b[7] row[8195] col[115]
    31]BP [WRITE] pa[0x4006e7c0] r[0] b[7] row[8195] col[115]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [998] -------------------------
 -- R0 Receiving On Bus    : BP [ACT] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
 -- R0 Receiving On Bus    : BP [DATA] pa[0x4006b4c0] r[0] b[3] row[8195] col[90] data[0]=NO DATA
 -- MC Issuing On Data Bus    : BP [DATA] pa[0x4006bac0] r[0] b[3] row[8195] col[93] data[0]=NO DATA
 ++ Adding Write energy to total energy
 -- MC Issuing On Command Bus : BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006e800] [0]
  1] T [Write] [0x4006dc00] [0]
  2] T [Write] [0x4006dbc0] [0]
  3] T [Write] [0x4006d600] [0]
  4] T [Write] [0x4006d5c0] [0]
  5] T [Write] [0x4006d300] [0]
  6] T [Write] [0x4006d2c0] [0]
  7] T [Write] [0x4005c280] [0]
  8] T [Write] [0x4006d900] [0]
  9] T [Write] [0x4006d8c0] [0]
  10] T [Write] [0x4006e200] [0]
  11] T [Write] [0x4006e1c0] [0]
  12] T [Write] [0x4006df00] [0]
  13] T [Write] [0x4006dec0] [0]
  14] T [Write] [0x4006e500] [0]
  15] T [Write] [0x4006e4c0] [0]
  16] T [Write] [0x4006ffc0] [0]
  17] T [Write] [0x40070000] [0]
  18] T [Write] [0x4006f400] [0]
  19] T [Write] [0x4006f3c0] [0]
  20] T [Write] [0x4006ee00] [0]
  21] T [Write] [0x4006edc0] [0]
  22] T [Write] [0x4006eb00] [0]
  23] T [Write] [0x4006eac0] [0]
  24] T [Write] [0x4005c2c0] [0]
  25] T [Write] [0x4006f100] [0]
  26] T [Write] [0x4006f0c0] [0]
  27] T [Write] [0x4006fa00] [0]
  28] T [Write] [0x4006f9c0] [0]
  29] T [Write] [0x4006f700] [0]
  30] T [Write] [0x4006f6c0] [0]
  31] T [Write] [0x4006fd00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    1]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    2]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    3]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    4]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    5]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    6]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    7]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    8]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    9]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    10]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    11]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    12]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    13]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    14]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    15]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    16]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    17]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    18]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    19]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    20]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    21]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    22]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    23]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    24]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    25]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    26]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    27]BP [ACT] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    28]BP [WRITE] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    29]BP [ACT] pa[0x4006e7c0] r[0] b[7] row[8195] col[115]
    30]BP [WRITE] pa[0x4006e7c0] r[0] b[7] row[8195] col[115]
 = Rank 1  size : 0

----------------- Memory System Update ------------------
 ------------------------- [999] -------------------------
 -- R0 Receiving On Bus    : BP [WRITE] pa[0x4006b200] r[0] b[0] row[8195] col[89]
 ++ Adding IDD3N to total energy [from rank 0]
 ++ Adding IDD2P to total energy [from rank 1]
== Printing transaction queue
  0] T [Write] [0x4006e800] [0]
  1] T [Write] [0x4006dc00] [0]
  2] T [Write] [0x4006dbc0] [0]
  3] T [Write] [0x4006d600] [0]
  4] T [Write] [0x4006d5c0] [0]
  5] T [Write] [0x4006d300] [0]
  6] T [Write] [0x4006d2c0] [0]
  7] T [Write] [0x4005c280] [0]
  8] T [Write] [0x4006d900] [0]
  9] T [Write] [0x4006d8c0] [0]
  10] T [Write] [0x4006e200] [0]
  11] T [Write] [0x4006e1c0] [0]
  12] T [Write] [0x4006df00] [0]
  13] T [Write] [0x4006dec0] [0]
  14] T [Write] [0x4006e500] [0]
  15] T [Write] [0x4006e4c0] [0]
  16] T [Write] [0x4006ffc0] [0]
  17] T [Write] [0x40070000] [0]
  18] T [Write] [0x4006f400] [0]
  19] T [Write] [0x4006f3c0] [0]
  20] T [Write] [0x4006ee00] [0]
  21] T [Write] [0x4006edc0] [0]
  22] T [Write] [0x4006eb00] [0]
  23] T [Write] [0x4006eac0] [0]
  24] T [Write] [0x4005c2c0] [0]
  25] T [Write] [0x4006f100] [0]
  26] T [Write] [0x4006f0c0] [0]
  27] T [Write] [0x4006fa00] [0]
  28] T [Write] [0x4006f9c0] [0]
  29] T [Write] [0x4006f700] [0]
  30] T [Write] [0x4006f6c0] [0]
  31] T [Write] [0x4006fd00] [0]
== Printing bank states (According to MC)
[8195] [idle] [idle] [8195] [8195] [idle] [idle] [8195] 
[lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] [lowp] 

== Printing Per Rank Queue
 = Rank 0  size : 31
    0]BP [WRITE] pa[0x4006b1c0] r[0] b[7] row[8195] col[88]
    1]BP [ACT] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    2]BP [WRITE] pa[0x4006cfc0] r[0] b[7] row[8195] col[103]
    3]BP [ACT] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    4]BP [WRITE] pa[0x4006d000] r[0] b[0] row[8195] col[104]
    5]BP [ACT] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    6]BP [WRITE] pa[0x4006c400] r[0] b[0] row[8195] col[98]
    7]BP [ACT] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    8]BP [WRITE] pa[0x4006c3c0] r[0] b[7] row[8195] col[97]
    9]BP [ACT] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    10]BP [WRITE] pa[0x4006be00] r[0] b[0] row[8195] col[95]
    11]BP [ACT] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    12]BP [WRITE] pa[0x4006bdc0] r[0] b[7] row[8195] col[94]
    13]BP [ACT] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    14]BP [WRITE] pa[0x4006c100] r[0] b[4] row[8195] col[96]
    15]BP [ACT] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    16]BP [WRITE] pa[0x4006c0c0] r[0] b[3] row[8195] col[96]
    17]BP [ACT] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    18]BP [WRITE] pa[0x4006ca00] r[0] b[0] row[8195] col[101]
    19]BP [ACT] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    20]BP [WRITE] pa[0x4006c9c0] r[0] b[7] row[8195] col[100]
    21]BP [ACT] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    22]BP [WRITE] pa[0x4006c700] r[0] b[4] row[8195] col[99]
    23]BP [ACT] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    24]BP [WRITE] pa[0x4006c6c0] r[0] b[3] row[8195] col[99]
    25]BP [ACT] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    26]BP [WRITE] pa[0x4006cd00] r[0] b[4] row[8195] col[102]
    27]BP [ACT] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    28]BP [WRITE] pa[0x4006ccc0] r[0] b[3] row[8195] col[102]
    29]BP [ACT] pa[0x4006e7c0] r[0] b[7] row[8195] col[115]
    30]BP [WRITE] pa[0x4006e7c0] r[0] b[7] row[8195] col[115]
 = Rank 1  size : 0
==== Channel [0] ====
 =======================================================
 ============== Printing Statistics [id:0]==============
   Total Return Transactions : 430 (13760 bytes) aggregate average bandwidth 4.272GB/s
      -Rank   0 : 
        -Reads  : 241 (7712 bytes)
        -Writes : 189 (6048 bytes)
        -Bandwidth / Latency  (Bank 0): 0.735 GB/s		295.636 ns
        -Bandwidth / Latency  (Bank 1): 0.377 GB/s		315.656 ns
        -Bandwidth / Latency  (Bank 2): 0.407 GB/s		292.235 ns
        -Bandwidth / Latency  (Bank 3): 0.705 GB/s		342.621 ns
        -Bandwidth / Latency  (Bank 4): 0.666 GB/s		300.778 ns
        -Bandwidth / Latency  (Bank 5): 0.328 GB/s		304.821 ns
        -Bandwidth / Latency  (Bank 6): 0.328 GB/s		290.143 ns
        -Bandwidth / Latency  (Bank 7): 0.725 GB/s		333.400 ns
 == Power Data for Rank        0
   Average Power (watts)     : 3.202
     -Background (watts)     : 0.792
     -Act/Pre    (watts)     : 1.417
     -Burst      (watts)     : 0.993
     -Refresh    (watts)     : 0.000
      -Rank   1 : 
        -Reads  : 0 (0 bytes)
        -Writes : 0 (0 bytes)
        -Bandwidth / Latency  (Bank 0): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 1): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 2): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 3): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 4): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 5): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 6): 0.000 GB/s		-nan ns
        -Bandwidth / Latency  (Bank 7): 0.000 GB/s		-nan ns
 == Power Data for Rank        1
   Average Power (watts)     : 0.101
     -Background (watts)     : 0.101
     -Act/Pre    (watts)     : 0.000
     -Burst      (watts)     : 0.000
     -Refresh    (watts)     : 0.000
 ---  Latency list (21)
       [lat] : #
       [0-9] : 1
       [10-19] : 7
       [20-29] : 5
       [30-39] : 12
       [40-49] : 4
       [50-59] : 2
       [60-69] : 1
       [70-79] : 16
       [80-89] : 10
       [90-99] : 23
       [100-109] : 37
       [110-119] : 72
       [120-129] : 20
       [130-139] : 7
       [140-149] : 7
       [150-159] : 5
       [160-169] : 2
       [170-179] : 4
       [180-189] : 2
       [190-199] : 3
       [210-219] : 1

 == Pending Transactions : 0 (1000)==
//// Channel [0] ////
