
STM32L4_IOT_HR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003440  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080035c8  080035c8  000135c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003640  08003640  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003640  08003640  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003640  08003640  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003640  08003640  00013640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08003648  08003648  00013648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000894  20000010  08003660  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008a4  08003660  000208a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002aaad  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e79  00000000  00000000  0004aaed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000d2db  00000000  00000000  00050966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001218  00000000  00000000  0005dc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000017f8  00000000  00000000  0005ee60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002de3d  00000000  00000000  00060658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020a8f  00000000  00000000  0008e495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ff483  00000000  00000000  000aef24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ae3a7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000031e4  00000000  00000000  001ae3fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080035b0 	.word	0x080035b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080035b0 	.word	0x080035b0

080001c8 <aci_gap_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

#if BLUENRG_MS
tBleStatus aci_gap_init(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80001c8:	b530      	push	{r4, r5, lr}
 80001ca:	b08b      	sub	sp, #44	; 0x2c
 
  cp.role = role;
  cp.privacy_enabled = privacy_enabled;
  cp.device_name_char_len = device_name_char_len;
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 80001cc:	ad02      	add	r5, sp, #8
  cp.role = role;
 80001ce:	f88d 0004 	strb.w	r0, [sp, #4]
  cp.privacy_enabled = privacy_enabled;
 80001d2:	f88d 1005 	strb.w	r1, [sp, #5]
  cp.device_name_char_len = device_name_char_len;
 80001d6:	f88d 2006 	strb.w	r2, [sp, #6]
  Osal_MemSet(&resp, 0, sizeof(resp));
 80001da:	2100      	movs	r1, #0
 80001dc:	2207      	movs	r2, #7
 80001de:	4628      	mov	r0, r5
{
 80001e0:	461c      	mov	r4, r3
  Osal_MemSet(&resp, 0, sizeof(resp));
 80001e2:	f000 fadf 	bl	80007a4 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 80001e6:	2218      	movs	r2, #24
 80001e8:	2100      	movs	r1, #0
 80001ea:	a804      	add	r0, sp, #16
 80001ec:	f000 fada 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80001f0:	4b14      	ldr	r3, [pc, #80]	; (8000244 <aci_gap_init+0x7c>)
 80001f2:	9304      	str	r3, [sp, #16]
  rq.ocf = OCF_GAP_INIT;
  rq.cparam = &cp;
 80001f4:	ab01      	add	r3, sp, #4
 80001f6:	9306      	str	r3, [sp, #24]
  rq.clen = sizeof(cp);
 80001f8:	2303      	movs	r3, #3
 80001fa:	f8ad 301c 	strh.w	r3, [sp, #28]
  rq.rparam = &resp;
  rq.rlen = GAP_INIT_RP_SIZE;
  
  if (hci_send_req(&rq, FALSE) < 0)
 80001fe:	2100      	movs	r1, #0
  rq.rlen = GAP_INIT_RP_SIZE;
 8000200:	2307      	movs	r3, #7
  if (hci_send_req(&rq, FALSE) < 0)
 8000202:	a804      	add	r0, sp, #16
  rq.rparam = &resp;
 8000204:	9508      	str	r5, [sp, #32]
  rq.rlen = GAP_INIT_RP_SIZE;
 8000206:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 800020a:	f001 fc4d 	bl	8001aa8 <hci_send_req>
 800020e:	2800      	cmp	r0, #0
 8000210:	db15      	blt.n	800023e <aci_gap_init+0x76>
    return BLE_STATUS_TIMEOUT;
  
  if (resp.status) {
 8000212:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8000216:	b980      	cbnz	r0, 800023a <aci_gap_init+0x72>
    return resp.status;
  }
  
  *service_handle = btohs(resp.service_handle);
 8000218:	9b02      	ldr	r3, [sp, #8]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800021a:	f89d 200c 	ldrb.w	r2, [sp, #12]
  *service_handle = btohs(resp.service_handle);
 800021e:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8000222:	8023      	strh	r3, [r4, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8000224:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000228:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800022c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800022e:	8013      	strh	r3, [r2, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8000230:	9b03      	ldr	r3, [sp, #12]
 8000232:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8000234:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8000238:	8013      	strh	r3, [r2, #0]
  
  return 0;
}
 800023a:	b00b      	add	sp, #44	; 0x2c
 800023c:	bd30      	pop	{r4, r5, pc}
    return BLE_STATUS_TIMEOUT;
 800023e:	20ff      	movs	r0, #255	; 0xff
 8000240:	e7fb      	b.n	800023a <aci_gap_init+0x72>
 8000242:	bf00      	nop
 8000244:	008a003f 	.word	0x008a003f

08000248 <aci_gap_set_non_discoverable>:
  return 0;
}
#endif

tBleStatus aci_gap_set_non_discoverable(void)
{
 8000248:	b500      	push	{lr}
 800024a:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800024c:	2218      	movs	r2, #24
 800024e:	2100      	movs	r1, #0
 8000250:	a802      	add	r0, sp, #8
 8000252:	f000 faa7 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8000256:	4b0a      	ldr	r3, [pc, #40]	; (8000280 <aci_gap_set_non_discoverable+0x38>)
 8000258:	9302      	str	r3, [sp, #8]
  rq.ocf = OCF_GAP_SET_NON_DISCOVERABLE;
  rq.rparam = &status;
 800025a:	f10d 0307 	add.w	r3, sp, #7
 800025e:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
  
  if (hci_send_req(&rq, FALSE) < 0)
 8000260:	2100      	movs	r1, #0
  rq.rlen = 1;
 8000262:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8000264:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 8000266:	f8ad 301c 	strh.w	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800026a:	f001 fc1d 	bl	8001aa8 <hci_send_req>
 800026e:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  
  return status;  
 8000270:	bfac      	ite	ge
 8000272:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8000276:	20ff      	movlt	r0, #255	; 0xff
}
 8000278:	b009      	add	sp, #36	; 0x24
 800027a:	f85d fb04 	ldr.w	pc, [sp], #4
 800027e:	bf00      	nop
 8000280:	0081003f 	.word	0x0081003f

08000284 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	b095      	sub	sp, #84	; 0x54
 8000288:	461f      	mov	r7, r3
 800028a:	f89d 406c 	ldrb.w	r4, [sp, #108]	; 0x6c
 800028e:	f89d 5074 	ldrb.w	r5, [sp, #116]	; 0x74
 8000292:	f8ad 1006 	strh.w	r1, [sp, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8000296:	1963      	adds	r3, r4, r5
 8000298:	2b1a      	cmp	r3, #26
{
 800029a:	f8ad 2004 	strh.w	r2, [sp, #4]
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 800029e:	dc57      	bgt.n	8000350 <aci_gap_set_discoverable+0xcc>
    return BLE_STATUS_INVALID_PARAMS;

  buffer[indx] = AdvType;
 80002a0:	f88d 0028 	strb.w	r0, [sp, #40]	; 0x28
  indx++;
  
  AdvIntervMin = htobs(AdvIntervMin);
  Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 80002a4:	2202      	movs	r2, #2
 80002a6:	f10d 0106 	add.w	r1, sp, #6
 80002aa:	f10d 0029 	add.w	r0, sp, #41	; 0x29
 80002ae:	f000 fa77 	bl	80007a0 <Osal_MemCpy>
  indx +=  2;
    
  AdvIntervMax = htobs(AdvIntervMax);
  Osal_MemCpy(buffer + indx, &AdvIntervMax, 2);
 80002b2:	2202      	movs	r2, #2
 80002b4:	a901      	add	r1, sp, #4
 80002b6:	f10d 002b 	add.w	r0, sp, #43	; 0x2b
 80002ba:	f000 fa71 	bl	80007a0 <Osal_MemCpy>
  indx +=  2;
    
  buffer[indx] = OwnAddrType;
  indx++;
    
  buffer[indx] = AdvFilterPolicy;
 80002be:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
  indx++;
    
  buffer[indx] = LocalNameLen;
  indx++;
    
  Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 80002c2:	991c      	ldr	r1, [sp, #112]	; 0x70
  buffer[indx] = AdvFilterPolicy;
 80002c4:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
  Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 80002c8:	4622      	mov	r2, r4
 80002ca:	a80c      	add	r0, sp, #48	; 0x30
  buffer[indx] = LocalNameLen;
 80002cc:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
  buffer[indx] = OwnAddrType;
 80002d0:	f88d 702d 	strb.w	r7, [sp, #45]	; 0x2d
  Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 80002d4:	f000 fa64 	bl	80007a0 <Osal_MemCpy>
  indx +=  LocalNameLen;
 80002d8:	f104 0308 	add.w	r3, r4, #8
  
  buffer[indx] = ServiceUUIDLen;
 80002dc:	aa14      	add	r2, sp, #80	; 0x50
 80002de:	fa52 f383 	uxtab	r3, r2, r3
  Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 80002e2:	ae0a      	add	r6, sp, #40	; 0x28
  indx++;
 80002e4:	f104 0009 	add.w	r0, r4, #9
 80002e8:	b2c4      	uxtb	r4, r0

  Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 80002ea:	991e      	ldr	r1, [sp, #120]	; 0x78
  buffer[indx] = ServiceUUIDLen;
 80002ec:	f803 5c28 	strb.w	r5, [r3, #-40]
  Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 80002f0:	462a      	mov	r2, r5
 80002f2:	fa56 f080 	uxtab	r0, r6, r0
 80002f6:	f000 fa53 	bl	80007a0 <Osal_MemCpy>
  indx +=  ServiceUUIDLen;  
 80002fa:	1928      	adds	r0, r5, r4
 80002fc:	b2c4      	uxtb	r4, r0

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
  Osal_MemCpy(buffer + indx, &SlaveConnIntervMin, 2);
 80002fe:	2202      	movs	r2, #2
 8000300:	a91f      	add	r1, sp, #124	; 0x7c
 8000302:	fa56 f080 	uxtab	r0, r6, r0
 8000306:	f000 fa4b 	bl	80007a0 <Osal_MemCpy>
  indx +=  2;
 800030a:	1ca0      	adds	r0, r4, #2
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
  Osal_MemCpy(buffer + indx, &SlaveConnIntervMax, 2);
 800030c:	2202      	movs	r2, #2
 800030e:	a920      	add	r1, sp, #128	; 0x80
 8000310:	fa56 f080 	uxtab	r0, r6, r0
 8000314:	f000 fa44 	bl	80007a0 <Osal_MemCpy>
  indx +=  2;    

  Osal_MemSet(&rq, 0, sizeof(rq));
 8000318:	2218      	movs	r2, #24
 800031a:	2100      	movs	r1, #0
 800031c:	a804      	add	r0, sp, #16
 800031e:	f000 fa41 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8000322:	4b0d      	ldr	r3, [pc, #52]	; (8000358 <aci_gap_set_discoverable+0xd4>)
 8000324:	9304      	str	r3, [sp, #16]
  indx +=  2;    
 8000326:	3404      	adds	r4, #4
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
  rq.cparam = (void *)buffer;
  rq.clen = indx;
  rq.rparam = &status;
 8000328:	f10d 030f 	add.w	r3, sp, #15
 800032c:	9308      	str	r3, [sp, #32]
  rq.clen = indx;
 800032e:	b2e4      	uxtb	r4, r4
  rq.rlen = 1;
 8000330:	2301      	movs	r3, #1

  if (hci_send_req(&rq, FALSE) < 0)
 8000332:	2100      	movs	r1, #0
 8000334:	a804      	add	r0, sp, #16
  rq.cparam = (void *)buffer;
 8000336:	9606      	str	r6, [sp, #24]
  rq.clen = indx;
 8000338:	f8ad 401c 	strh.w	r4, [sp, #28]
  rq.rlen = 1;
 800033c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8000340:	f001 fbb2 	bl	8001aa8 <hci_send_req>
 8000344:	2800      	cmp	r0, #0
 8000346:	db05      	blt.n	8000354 <aci_gap_set_discoverable+0xd0>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8000348:	f89d 000f 	ldrb.w	r0, [sp, #15]
    return status;
  }

  return 0;
}
 800034c:	b015      	add	sp, #84	; 0x54
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_INVALID_PARAMS;
 8000350:	2042      	movs	r0, #66	; 0x42
 8000352:	e7fb      	b.n	800034c <aci_gap_set_discoverable+0xc8>
    return BLE_STATUS_TIMEOUT;
 8000354:	20ff      	movs	r0, #255	; 0xff
 8000356:	e7f9      	b.n	800034c <aci_gap_set_discoverable+0xc8>
 8000358:	0083003f 	.word	0x0083003f

0800035c <aci_gap_set_io_capability>:
    
  return status;
}

tBleStatus aci_gap_set_io_capability(uint8_t io_capability)
{
 800035c:	b500      	push	{lr}
 800035e:	b089      	sub	sp, #36	; 0x24
  uint8_t status;
  gap_set_io_capability_cp cp;
    
  cp.io_capability = io_capability;

  Osal_MemSet(&rq, 0, sizeof(rq));
 8000360:	2218      	movs	r2, #24
  cp.io_capability = io_capability;
 8000362:	f88d 0004 	strb.w	r0, [sp, #4]
  Osal_MemSet(&rq, 0, sizeof(rq));
 8000366:	2100      	movs	r1, #0
 8000368:	a802      	add	r0, sp, #8
 800036a:	f000 fa1b 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800036e:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <aci_gap_set_io_capability+0x44>)
 8000370:	9302      	str	r3, [sp, #8]
  rq.ocf = OCF_GAP_SET_IO_CAPABILITY;
  rq.cparam = &cp;
 8000372:	ab01      	add	r3, sp, #4
 8000374:	9304      	str	r3, [sp, #16]
  rq.clen = sizeof(cp);
  rq.rparam = &status;
 8000376:	f10d 0207 	add.w	r2, sp, #7
  rq.clen = sizeof(cp);
 800037a:	2301      	movs	r3, #1
  rq.rlen = 1;
    
  if (hci_send_req(&rq, FALSE) < 0)
 800037c:	2100      	movs	r1, #0
 800037e:	a802      	add	r0, sp, #8
  rq.clen = sizeof(cp);
 8000380:	f8ad 3014 	strh.w	r3, [sp, #20]
  rq.rparam = &status;
 8000384:	9206      	str	r2, [sp, #24]
  rq.rlen = 1;
 8000386:	f8ad 301c 	strh.w	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800038a:	f001 fb8d 	bl	8001aa8 <hci_send_req>
 800038e:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
    
  return status;
 8000390:	bfac      	ite	ge
 8000392:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8000396:	20ff      	movlt	r0, #255	; 0xff
}
 8000398:	b009      	add	sp, #36	; 0x24
 800039a:	f85d fb04 	ldr.w	pc, [sp], #4
 800039e:	bf00      	nop
 80003a0:	0085003f 	.word	0x0085003f

080003a4 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 80003a4:	b530      	push	{r4, r5, lr}
 80003a6:	b08f      	sub	sp, #60	; 0x3c
 80003a8:	460d      	mov	r5, r1
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 80003aa:	f88d 001c 	strb.w	r0, [sp, #28]
{
 80003ae:	4611      	mov	r1, r2
  cp.oob_enable = oob_enable;
  Osal_MemCpy(cp.oob_data, oob_data, 16);
 80003b0:	f10d 001e 	add.w	r0, sp, #30
 80003b4:	2210      	movs	r2, #16
{
 80003b6:	461c      	mov	r4, r3
  cp.oob_enable = oob_enable;
 80003b8:	f88d 501d 	strb.w	r5, [sp, #29]
  Osal_MemCpy(cp.oob_data, oob_data, 16);
 80003bc:	f000 f9f0 	bl	80007a0 <Osal_MemCpy>
  cp.min_encryption_key_size = min_encryption_key_size;
  cp.max_encryption_key_size = max_encryption_key_size;
 80003c0:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
 80003c4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  cp.use_fixed_pin = use_fixed_pin;
 80003c8:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 80003cc:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  cp.fixed_pin = htobl(fixed_pin);
 80003d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80003d2:	f8cd 3031 	str.w	r3, [sp, #49]	; 0x31
  cp.bonding_mode = bonding_mode;

  Osal_MemSet(&rq, 0, sizeof(rq));
 80003d6:	2218      	movs	r2, #24
  cp.bonding_mode = bonding_mode;
 80003d8:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
 80003dc:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
  Osal_MemSet(&rq, 0, sizeof(rq));
 80003e0:	2100      	movs	r1, #0
 80003e2:	a801      	add	r0, sp, #4
  cp.min_encryption_key_size = min_encryption_key_size;
 80003e4:	f88d 402e 	strb.w	r4, [sp, #46]	; 0x2e
  Osal_MemSet(&rq, 0, sizeof(rq));
 80003e8:	f000 f9dc 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80003ec:	4b0b      	ldr	r3, [pc, #44]	; (800041c <aci_gap_set_auth_requirement+0x78>)
 80003ee:	9301      	str	r3, [sp, #4]
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
  rq.cparam = &cp;
 80003f0:	ab07      	add	r3, sp, #28
 80003f2:	9303      	str	r3, [sp, #12]
  rq.clen = sizeof(cp);
 80003f4:	231a      	movs	r3, #26
 80003f6:	f8ad 3010 	strh.w	r3, [sp, #16]
  rq.rparam = &status;
 80003fa:	f10d 0303 	add.w	r3, sp, #3
 80003fe:	9305      	str	r3, [sp, #20]
  rq.rlen = 1;

  if (hci_send_req(&rq, FALSE) < 0)
 8000400:	2100      	movs	r1, #0
  rq.rlen = 1;
 8000402:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8000404:	a801      	add	r0, sp, #4
  rq.rlen = 1;
 8000406:	f8ad 3018 	strh.w	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 800040a:	f001 fb4d 	bl	8001aa8 <hci_send_req>
 800040e:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8000410:	bfac      	ite	ge
 8000412:	f89d 0003 	ldrbge.w	r0, [sp, #3]
    return BLE_STATUS_TIMEOUT;
 8000416:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
    
  return 0;
}
 8000418:	b00f      	add	sp, #60	; 0x3c
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	0086003f 	.word	0x0086003f

08000420 <aci_gap_configure_whitelist>:

  return resp.status;
}

tBleStatus aci_gap_configure_whitelist(void)
{
 8000420:	b500      	push	{lr}
 8000422:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8000424:	2218      	movs	r2, #24
 8000426:	2100      	movs	r1, #0
 8000428:	a802      	add	r0, sp, #8
 800042a:	f000 f9bb 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800042e:	4b0a      	ldr	r3, [pc, #40]	; (8000458 <aci_gap_configure_whitelist+0x38>)
 8000430:	9302      	str	r3, [sp, #8]
  rq.ocf = OCF_GAP_CONFIGURE_WHITELIST;
  rq.rparam = &status;
 8000432:	f10d 0307 	add.w	r3, sp, #7
 8000436:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;
  
  if (hci_send_req(&rq, FALSE) < 0)
 8000438:	2100      	movs	r1, #0
  rq.rlen = 1;
 800043a:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 800043c:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 800043e:	f8ad 301c 	strh.w	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8000442:	f001 fb31 	bl	8001aa8 <hci_send_req>
 8000446:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 8000448:	bfac      	ite	ge
 800044a:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 800044e:	20ff      	movlt	r0, #255	; 0xff
}
 8000450:	b009      	add	sp, #36	; 0x24
 8000452:	f85d fb04 	ldr.w	pc, [sp], #4
 8000456:	bf00      	nop
 8000458:	0092003f 	.word	0x0092003f

0800045c <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800045c:	b500      	push	{lr}
 800045e:	b089      	sub	sp, #36	; 0x24
  struct hci_request rq;
  uint8_t status;

  Osal_MemSet(&rq, 0, sizeof(rq));
 8000460:	2218      	movs	r2, #24
 8000462:	2100      	movs	r1, #0
 8000464:	a802      	add	r0, sp, #8
 8000466:	f000 f99d 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800046a:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <aci_gatt_init+0x38>)
 800046c:	9302      	str	r3, [sp, #8]
  rq.ocf = OCF_GATT_INIT;
  rq.rparam = &status;
 800046e:	f10d 0307 	add.w	r3, sp, #7
 8000472:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;

  if (hci_send_req(&rq, FALSE) < 0)
 8000474:	2100      	movs	r1, #0
  rq.rlen = 1;
 8000476:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8000478:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 800047a:	f8ad 301c 	strh.w	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800047e:	f001 fb13 	bl	8001aa8 <hci_send_req>
 8000482:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 8000484:	bfac      	ite	ge
 8000486:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 800048a:	20ff      	movlt	r0, #255	; 0xff
}
 800048c:	b009      	add	sp, #36	; 0x24
 800048e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000492:	bf00      	nop
 8000494:	0101003f 	.word	0x0101003f

08000498 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8000498:	b570      	push	{r4, r5, r6, lr}
  uint8_t indx = 0;
    
  buffer[indx] = service_uuid_type;
  indx++;
    
  if(service_uuid_type == UUID_TYPE_16){
 800049a:	2801      	cmp	r0, #1
{
 800049c:	b08c      	sub	sp, #48	; 0x30
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 800049e:	bf0c      	ite	eq
 80004a0:	2402      	moveq	r4, #2
 80004a2:	2410      	movne	r4, #16
{
 80004a4:	4616      	mov	r6, r2
  buffer[indx] = service_uuid_type;
 80004a6:	f88d 0004 	strb.w	r0, [sp, #4]
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 80004aa:	4622      	mov	r2, r4
 80004ac:	f10d 0005 	add.w	r0, sp, #5
{
 80004b0:	461d      	mov	r5, r3
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 80004b2:	f000 f975 	bl	80007a0 <Osal_MemCpy>
  indx +=  uuid_len;
    
  buffer[indx] = service_type;
 80004b6:	ab0c      	add	r3, sp, #48	; 0x30
 80004b8:	4423      	add	r3, r4
    
  buffer[indx] = max_attr_records;
  indx++;
    
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 80004ba:	2203      	movs	r2, #3
  buffer[indx] = service_type;
 80004bc:	f803 6c2b 	strb.w	r6, [r3, #-43]
  buffer[indx] = max_attr_records;
 80004c0:	ab0c      	add	r3, sp, #48	; 0x30
 80004c2:	4423      	add	r3, r4
  Osal_MemSet(&resp, 0, sizeof(resp));
 80004c4:	2100      	movs	r1, #0
 80004c6:	4668      	mov	r0, sp
  buffer[indx] = max_attr_records;
 80004c8:	f803 5c2a 	strb.w	r5, [r3, #-42]
  Osal_MemSet(&resp, 0, sizeof(resp));
 80004cc:	f000 f96a 	bl	80007a4 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 80004d0:	2218      	movs	r2, #24
 80004d2:	2100      	movs	r1, #0
 80004d4:	eb0d 0002 	add.w	r0, sp, r2
 80004d8:	f000 f964 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80004dc:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <aci_gatt_add_serv+0x80>)
 80004de:	9306      	str	r3, [sp, #24]
  rq.ocf = OCF_GATT_ADD_SERV;
  rq.cparam = (void *)buffer;
 80004e0:	ab01      	add	r3, sp, #4
 80004e2:	9308      	str	r3, [sp, #32]
  rq.clen = indx;
 80004e4:	3403      	adds	r4, #3
  rq.rparam = &resp;
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 80004e6:	2303      	movs	r3, #3

  if (hci_send_req(&rq, FALSE) < 0)
 80004e8:	2100      	movs	r1, #0
 80004ea:	a806      	add	r0, sp, #24
  rq.clen = indx;
 80004ec:	f8ad 4024 	strh.w	r4, [sp, #36]	; 0x24
  rq.rparam = &resp;
 80004f0:	f8cd d028 	str.w	sp, [sp, #40]	; 0x28
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 80004f4:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
  if (hci_send_req(&rq, FALSE) < 0)
 80004f8:	f001 fad6 	bl	8001aa8 <hci_send_req>
 80004fc:	2800      	cmp	r0, #0
 80004fe:	db09      	blt.n	8000514 <aci_gatt_add_serv+0x7c>
    return BLE_STATUS_TIMEOUT;

  if (resp.status) {
 8000500:	f89d 0000 	ldrb.w	r0, [sp]
 8000504:	b920      	cbnz	r0, 8000510 <aci_gatt_add_serv+0x78>
    return resp.status;
  }
    
  *serviceHandle = btohs(resp.handle);
 8000506:	9b00      	ldr	r3, [sp, #0]
 8000508:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800050a:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800050e:	8013      	strh	r3, [r2, #0]

  return 0;
}
 8000510:	b00c      	add	sp, #48	; 0x30
 8000512:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8000514:	20ff      	movs	r0, #255	; 0xff
 8000516:	e7fb      	b.n	8000510 <aci_gatt_add_serv+0x78>
 8000518:	0102003f 	.word	0x0102003f

0800051c <aci_gatt_add_char>:
           uint8_t secPermissions,
           uint8_t gattEvtMask,
           uint8_t encryKeySize,
           uint8_t isVariable,
           uint16_t* charHandle)                     
{
 800051c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800051e:	b091      	sub	sp, #68	; 0x44
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
    
  serviceHandle = htobs(serviceHandle);
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 8000520:	af09      	add	r7, sp, #36	; 0x24
{
 8000522:	460c      	mov	r4, r1
 8000524:	4616      	mov	r6, r2
 8000526:	f8ad 0006 	strh.w	r0, [sp, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800052a:	2202      	movs	r2, #2
 800052c:	f10d 0106 	add.w	r1, sp, #6
 8000530:	4638      	mov	r0, r7
{
 8000532:	461d      	mov	r5, r3
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 8000534:	f000 f934 	bl	80007a0 <Osal_MemCpy>
    
  if(charUuidType == UUID_TYPE_16){
    uuid_len = 2;
  }
  else {
    uuid_len = 16;
 8000538:	2c01      	cmp	r4, #1
  buffer[indx] = charUuidType;
 800053a:	f88d 4026 	strb.w	r4, [sp, #38]	; 0x26
    uuid_len = 16;
 800053e:	bf0c      	ite	eq
 8000540:	2402      	moveq	r4, #2
 8000542:	2410      	movne	r4, #16
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 8000544:	4622      	mov	r2, r4
 8000546:	4631      	mov	r1, r6
 8000548:	f10d 0027 	add.w	r0, sp, #39	; 0x27
 800054c:	f000 f928 	bl	80007a0 <Osal_MemCpy>
  indx +=  uuid_len;
    
  buffer[indx] = charValueLen;
 8000550:	ab10      	add	r3, sp, #64	; 0x40
 8000552:	4423      	add	r3, r4
  indx+=2;
#else
  indx++;
#endif  
    
  buffer[indx] = charProperties;
 8000554:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
  buffer[indx] = charValueLen;
 8000558:	f803 5c19 	strb.w	r5, [r3, #-25]
  buffer[indx] = charProperties;
 800055c:	ab10      	add	r3, sp, #64	; 0x40
 800055e:	4423      	add	r3, r4
  indx++;
    
  buffer[indx] = isVariable;
  indx++;
    
  Osal_MemSet(&resp, 0, sizeof(resp));
 8000560:	ad02      	add	r5, sp, #8
  buffer[indx] = charProperties;
 8000562:	f803 2c18 	strb.w	r2, [r3, #-24]
  buffer[indx] = secPermissions;
 8000566:	ab10      	add	r3, sp, #64	; 0x40
 8000568:	4423      	add	r3, r4
 800056a:	f89d 205c 	ldrb.w	r2, [sp, #92]	; 0x5c
 800056e:	f803 2c17 	strb.w	r2, [r3, #-23]
  buffer[indx] = gattEvtMask;
 8000572:	ab10      	add	r3, sp, #64	; 0x40
 8000574:	4423      	add	r3, r4
 8000576:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
 800057a:	f803 2c16 	strb.w	r2, [r3, #-22]
  buffer[indx] = encryKeySize;
 800057e:	ab10      	add	r3, sp, #64	; 0x40
 8000580:	4423      	add	r3, r4
 8000582:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 8000586:	f803 2c15 	strb.w	r2, [r3, #-21]
  buffer[indx] = isVariable;
 800058a:	ab10      	add	r3, sp, #64	; 0x40
 800058c:	4423      	add	r3, r4
 800058e:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 8000592:	f803 2c14 	strb.w	r2, [r3, #-20]
  Osal_MemSet(&resp, 0, sizeof(resp));
 8000596:	2100      	movs	r1, #0
 8000598:	2203      	movs	r2, #3
 800059a:	4628      	mov	r0, r5
 800059c:	f000 f902 	bl	80007a4 <Osal_MemSet>

  Osal_MemSet(&rq, 0, sizeof(rq));
 80005a0:	2218      	movs	r2, #24
 80005a2:	2100      	movs	r1, #0
 80005a4:	a803      	add	r0, sp, #12
 80005a6:	f000 f8fd 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80005aa:	4b0e      	ldr	r3, [pc, #56]	; (80005e4 <aci_gatt_add_char+0xc8>)
 80005ac:	9303      	str	r3, [sp, #12]
  rq.ocf = OCF_GATT_ADD_CHAR;
  rq.cparam = (void *)buffer;
  rq.clen = indx;
 80005ae:	3409      	adds	r4, #9
  rq.rparam = &resp;
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80005b0:	2303      	movs	r3, #3

  if (hci_send_req(&rq, FALSE) < 0)
 80005b2:	2100      	movs	r1, #0
 80005b4:	a803      	add	r0, sp, #12
  rq.cparam = (void *)buffer;
 80005b6:	9705      	str	r7, [sp, #20]
  rq.clen = indx;
 80005b8:	f8ad 4018 	strh.w	r4, [sp, #24]
  rq.rparam = &resp;
 80005bc:	9507      	str	r5, [sp, #28]
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80005be:	f8ad 3020 	strh.w	r3, [sp, #32]
  if (hci_send_req(&rq, FALSE) < 0)
 80005c2:	f001 fa71 	bl	8001aa8 <hci_send_req>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	db09      	blt.n	80005de <aci_gatt_add_char+0xc2>
    return BLE_STATUS_TIMEOUT;

  if (resp.status) {
 80005ca:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80005ce:	b920      	cbnz	r0, 80005da <aci_gatt_add_char+0xbe>
    return resp.status;
  }
    
  *charHandle = btohs(resp.handle);
 80005d0:	9b02      	ldr	r3, [sp, #8]
 80005d2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80005d4:	f3c3 230f 	ubfx	r3, r3, #8, #16
 80005d8:	8013      	strh	r3, [r2, #0]

  return 0;
}
 80005da:	b011      	add	sp, #68	; 0x44
 80005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_TIMEOUT;
 80005de:	20ff      	movs	r0, #255	; 0xff
 80005e0:	e7fb      	b.n	80005da <aci_gatt_add_char+0xbe>
 80005e2:	bf00      	nop
 80005e4:	0104003f 	.word	0x0104003f

080005e8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
              uint16_t charHandle,
              uint8_t charValOffset,
              uint8_t charValueLen,   
                                      const void *charValue)
{
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	b0ca      	sub	sp, #296	; 0x128
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 80005ec:	2bf9      	cmp	r3, #249	; 0xf9
{
 80005ee:	4616      	mov	r6, r2
 80005f0:	461c      	mov	r4, r3
 80005f2:	f8ad 0006 	strh.w	r0, [sp, #6]
 80005f6:	f8ad 1004 	strh.w	r1, [sp, #4]
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 80005fa:	d82f      	bhi.n	800065c <aci_gatt_update_char_value+0x74>
    return BLE_STATUS_INVALID_PARAMS;

  servHandle = htobs(servHandle);
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 80005fc:	ad0a      	add	r5, sp, #40	; 0x28
 80005fe:	2202      	movs	r2, #2
 8000600:	f10d 0106 	add.w	r1, sp, #6
 8000604:	4628      	mov	r0, r5
 8000606:	f000 f8cb 	bl	80007a0 <Osal_MemCpy>
  indx += 2;
    
  charHandle = htobs(charHandle);
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 800060a:	2202      	movs	r2, #2
 800060c:	a901      	add	r1, sp, #4
 800060e:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 8000612:	f000 f8c5 	bl	80007a0 <Osal_MemCpy>
  indx++;
    
  buffer[indx] = charValueLen;
  indx++;
        
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 8000616:	4622      	mov	r2, r4
 8000618:	994e      	ldr	r1, [sp, #312]	; 0x138
  buffer[indx] = charValueLen;
 800061a:	716c      	strb	r4, [r5, #5]
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 800061c:	f10d 002e 	add.w	r0, sp, #46	; 0x2e
  buffer[indx] = charValOffset;
 8000620:	712e      	strb	r6, [r5, #4]
  indx +=  charValueLen;
 8000622:	3406      	adds	r4, #6
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 8000624:	f000 f8bc 	bl	80007a0 <Osal_MemCpy>

  Osal_MemSet(&rq, 0, sizeof(rq));
 8000628:	2218      	movs	r2, #24
 800062a:	2100      	movs	r1, #0
 800062c:	a804      	add	r0, sp, #16
 800062e:	f000 f8b9 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
  rq.cparam = (void *)buffer;
  rq.clen = indx;
 8000632:	b2e4      	uxtb	r4, r4
  rq.ogf = OGF_VENDOR_CMD;
 8000634:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <aci_gatt_update_char_value+0x7c>)
 8000636:	9304      	str	r3, [sp, #16]
  rq.clen = indx;
 8000638:	f8ad 401c 	strh.w	r4, [sp, #28]
  rq.rparam = &status;
  rq.rlen = 1;
 800063c:	2301      	movs	r3, #1
  rq.rparam = &status;
 800063e:	f10d 040f 	add.w	r4, sp, #15

  if (hci_send_req(&rq, FALSE) < 0)
 8000642:	2100      	movs	r1, #0
 8000644:	a804      	add	r0, sp, #16
  rq.cparam = (void *)buffer;
 8000646:	9506      	str	r5, [sp, #24]
  rq.rparam = &status;
 8000648:	9408      	str	r4, [sp, #32]
  rq.rlen = 1;
 800064a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 800064e:	f001 fa2b 	bl	8001aa8 <hci_send_req>
 8000652:	2800      	cmp	r0, #0
 8000654:	db04      	blt.n	8000660 <aci_gatt_update_char_value+0x78>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 8000656:	7820      	ldrb	r0, [r4, #0]
    return status;
  }

  return 0;
}
 8000658:	b04a      	add	sp, #296	; 0x128
 800065a:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_INVALID_PARAMS;
 800065c:	2042      	movs	r0, #66	; 0x42
 800065e:	e7fb      	b.n	8000658 <aci_gatt_update_char_value+0x70>
    return BLE_STATUS_TIMEOUT;
 8000660:	20ff      	movs	r0, #255	; 0xff
 8000662:	e7f9      	b.n	8000658 <aci_gatt_update_char_value+0x70>
 8000664:	0106003f 	.word	0x0106003f

08000668 <aci_gatt_write_response>:
                                   uint16_t attr_handle,
                                   uint8_t write_status,
                                   uint8_t err_code,
                                   uint8_t att_val_len,
                                   uint8_t *att_val)
{
 8000668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800066a:	b0cb      	sub	sp, #300	; 0x12c
 800066c:	4617      	mov	r7, r2
 800066e:	f89d 4140 	ldrb.w	r4, [sp, #320]	; 0x140
 8000672:	f8ad 0006 	strh.w	r0, [sp, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
  
  if ((att_val_len+7) > HCI_MAX_PAYLOAD_SIZE)
 8000676:	2cf8      	cmp	r4, #248	; 0xf8
{
 8000678:	461e      	mov	r6, r3
 800067a:	f8ad 1004 	strh.w	r1, [sp, #4]
  if ((att_val_len+7) > HCI_MAX_PAYLOAD_SIZE)
 800067e:	d830      	bhi.n	80006e2 <aci_gatt_write_response+0x7a>
    return BLE_STATUS_INVALID_PARAMS;

  conn_handle = htobs(conn_handle);  
  Osal_MemCpy(buffer + indx, &conn_handle, 2);
 8000680:	ad0a      	add	r5, sp, #40	; 0x28
 8000682:	2202      	movs	r2, #2
 8000684:	f10d 0106 	add.w	r1, sp, #6
 8000688:	4628      	mov	r0, r5
 800068a:	f000 f889 	bl	80007a0 <Osal_MemCpy>
  indx += 2;
    
  attr_handle = htobs(attr_handle);
  Osal_MemCpy(buffer + indx, &attr_handle, 2);
 800068e:	2202      	movs	r2, #2
 8000690:	a901      	add	r1, sp, #4
 8000692:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 8000696:	f000 f883 	bl	80007a0 <Osal_MemCpy>
  indx += 1;
    
  buffer[indx] = att_val_len;
  indx += 1;
    
  Osal_MemCpy(buffer + indx, att_val, att_val_len);
 800069a:	4622      	mov	r2, r4
 800069c:	9951      	ldr	r1, [sp, #324]	; 0x144
  buffer[indx] = att_val_len;
 800069e:	71ac      	strb	r4, [r5, #6]
  Osal_MemCpy(buffer + indx, att_val, att_val_len);
 80006a0:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
  buffer[indx] = write_status;
 80006a4:	712f      	strb	r7, [r5, #4]
  buffer[indx] = err_code;
 80006a6:	716e      	strb	r6, [r5, #5]
  indx += att_val_len;
 80006a8:	3407      	adds	r4, #7
  Osal_MemCpy(buffer + indx, att_val, att_val_len);
 80006aa:	f000 f879 	bl	80007a0 <Osal_MemCpy>

  Osal_MemSet(&rq, 0, sizeof(rq));
 80006ae:	2218      	movs	r2, #24
 80006b0:	2100      	movs	r1, #0
 80006b2:	a804      	add	r0, sp, #16
 80006b4:	f000 f876 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
  rq.ocf = OCF_GATT_WRITE_RESPONSE;
  rq.cparam = (void *)buffer;
  rq.clen = indx;
 80006b8:	b2e4      	uxtb	r4, r4
  rq.ogf = OGF_VENDOR_CMD;
 80006ba:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <aci_gatt_write_response+0x84>)
 80006bc:	9304      	str	r3, [sp, #16]
  rq.clen = indx;
 80006be:	f8ad 401c 	strh.w	r4, [sp, #28]
  rq.rparam = &status;
  rq.rlen = 1;
 80006c2:	2301      	movs	r3, #1
  rq.rparam = &status;
 80006c4:	f10d 040f 	add.w	r4, sp, #15

  if (hci_send_req(&rq, FALSE) < 0)
 80006c8:	2100      	movs	r1, #0
 80006ca:	a804      	add	r0, sp, #16
  rq.cparam = (void *)buffer;
 80006cc:	9506      	str	r5, [sp, #24]
  rq.rparam = &status;
 80006ce:	9408      	str	r4, [sp, #32]
  rq.rlen = 1;
 80006d0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 80006d4:	f001 f9e8 	bl	8001aa8 <hci_send_req>
 80006d8:	2800      	cmp	r0, #0
 80006da:	db04      	blt.n	80006e6 <aci_gatt_write_response+0x7e>
    return BLE_STATUS_TIMEOUT;

  if (status) {
 80006dc:	7820      	ldrb	r0, [r4, #0]
    return status;
  }

  return 0;
}
 80006de:	b04b      	add	sp, #300	; 0x12c
 80006e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return BLE_STATUS_INVALID_PARAMS;
 80006e2:	2042      	movs	r0, #66	; 0x42
 80006e4:	e7fb      	b.n	80006de <aci_gatt_write_response+0x76>
    return BLE_STATUS_TIMEOUT;
 80006e6:	20ff      	movs	r0, #255	; 0xff
 80006e8:	e7f9      	b.n	80006de <aci_gatt_write_response+0x76>
 80006ea:	bf00      	nop
 80006ec:	0126003f 	.word	0x0126003f

080006f0 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 80006f0:	b530      	push	{r4, r5, lr}
 80006f2:	460c      	mov	r4, r1
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 80006f4:	2cfd      	cmp	r4, #253	; 0xfd
{
 80006f6:	b0c9      	sub	sp, #292	; 0x124
 80006f8:	4611      	mov	r1, r2
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 80006fa:	d824      	bhi.n	8000746 <aci_hal_write_config_data+0x56>
  indx++;
    
  buffer[indx] = len;
  indx++;
        
  Osal_MemCpy(buffer + indx, val, len);
 80006fc:	4622      	mov	r2, r4
  buffer[indx] = offset;
 80006fe:	f88d 0020 	strb.w	r0, [sp, #32]
  Osal_MemCpy(buffer + indx, val, len);
 8000702:	f10d 0022 	add.w	r0, sp, #34	; 0x22
  buffer[indx] = len;
 8000706:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  Osal_MemCpy(buffer + indx, val, len);
 800070a:	f000 f849 	bl	80007a0 <Osal_MemCpy>
  indx +=  len;
 800070e:	3402      	adds	r4, #2

  Osal_MemSet(&rq, 0, sizeof(rq));
 8000710:	2218      	movs	r2, #24
 8000712:	2100      	movs	r1, #0
 8000714:	a802      	add	r0, sp, #8
 8000716:	f000 f845 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
  rq.cparam = (void *)buffer;
  rq.clen = indx;
 800071a:	b2e4      	uxtb	r4, r4
  rq.ogf = OGF_VENDOR_CMD;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <aci_hal_write_config_data+0x60>)
 800071e:	9302      	str	r3, [sp, #8]
  rq.clen = indx;
 8000720:	f8ad 4014 	strh.w	r4, [sp, #20]
  rq.rparam = &status;
  rq.rlen = 1;
 8000724:	2301      	movs	r3, #1
  buffer[indx] = offset;
 8000726:	ad08      	add	r5, sp, #32
  rq.rparam = &status;
 8000728:	f10d 0407 	add.w	r4, sp, #7

  if (hci_send_req(&rq, FALSE) < 0)
 800072c:	2100      	movs	r1, #0
 800072e:	a802      	add	r0, sp, #8
  rq.cparam = (void *)buffer;
 8000730:	9504      	str	r5, [sp, #16]
  rq.rparam = &status;
 8000732:	9406      	str	r4, [sp, #24]
  rq.rlen = 1;
 8000734:	f8ad 301c 	strh.w	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8000738:	f001 f9b6 	bl	8001aa8 <hci_send_req>
 800073c:	2800      	cmp	r0, #0
 800073e:	db04      	blt.n	800074a <aci_hal_write_config_data+0x5a>
    return BLE_STATUS_TIMEOUT;

  return status;
 8000740:	7820      	ldrb	r0, [r4, #0]
}
 8000742:	b049      	add	sp, #292	; 0x124
 8000744:	bd30      	pop	{r4, r5, pc}
    return BLE_STATUS_INVALID_PARAMS;
 8000746:	2042      	movs	r0, #66	; 0x42
 8000748:	e7fb      	b.n	8000742 <aci_hal_write_config_data+0x52>
    return BLE_STATUS_TIMEOUT;
 800074a:	20ff      	movs	r0, #255	; 0xff
 800074c:	e7f9      	b.n	8000742 <aci_hal_write_config_data+0x52>
 800074e:	bf00      	nop
 8000750:	000c003f 	.word	0x000c003f

08000754 <aci_hal_set_tx_power_level>:
  
  return 0;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8000754:	b500      	push	{lr}
 8000756:	b089      	sub	sp, #36	; 0x24
  uint8_t status;
    
  cp.en_high_power = en_high_power;
  cp.pa_level = pa_level;

  Osal_MemSet(&rq, 0, sizeof(rq));
 8000758:	2218      	movs	r2, #24
  cp.en_high_power = en_high_power;
 800075a:	f88d 0004 	strb.w	r0, [sp, #4]
  cp.pa_level = pa_level;
 800075e:	f88d 1005 	strb.w	r1, [sp, #5]
  Osal_MemSet(&rq, 0, sizeof(rq));
 8000762:	a802      	add	r0, sp, #8
 8000764:	2100      	movs	r1, #0
 8000766:	f000 f81d 	bl	80007a4 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <aci_hal_set_tx_power_level+0x48>)
 800076c:	9302      	str	r3, [sp, #8]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
  rq.cparam = &cp;
 800076e:	ab01      	add	r3, sp, #4
 8000770:	9304      	str	r3, [sp, #16]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8000772:	2302      	movs	r3, #2
 8000774:	f8ad 3014 	strh.w	r3, [sp, #20]
  rq.rparam = &status;
 8000778:	f10d 0303 	add.w	r3, sp, #3
 800077c:	9306      	str	r3, [sp, #24]
  rq.rlen = 1;

  if (hci_send_req(&rq, FALSE) < 0)
 800077e:	2100      	movs	r1, #0
  rq.rlen = 1;
 8000780:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8000782:	a802      	add	r0, sp, #8
  rq.rlen = 1;
 8000784:	f8ad 301c 	strh.w	r3, [sp, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8000788:	f001 f98e 	bl	8001aa8 <hci_send_req>
 800078c:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;

  return status;
 800078e:	bfac      	ite	ge
 8000790:	f89d 0003 	ldrbge.w	r0, [sp, #3]
    return BLE_STATUS_TIMEOUT;
 8000794:	20ff      	movlt	r0, #255	; 0xff
}
 8000796:	b009      	add	sp, #36	; 0x24
 8000798:	f85d fb04 	ldr.w	pc, [sp], #4
 800079c:	000f003f 	.word	0x000f003f

080007a0 <Osal_MemCpy>:
 *               buffer
 * @retval Pointer to the destination buffer
 */
void* Osal_MemCpy(void *dest, const void *src, unsigned int size)
{
    return(memcpy(dest,src,size)); 
 80007a0:	f002 bef0 	b.w	8003584 <memcpy>

080007a4 <Osal_MemSet>:
 * @param  size : Number of bytes to be set to "value"
 * @retval Pointer to the filled block of memory
 */
void* Osal_MemSet(void *ptr, int value, unsigned int size)
{
    return(memset(ptr,value,size));
 80007a4:	f002 befc 	b.w	80035a0 <memset>

080007a8 <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(uint16_t *options)
{
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	b089      	sub	sp, #36	; 0x24
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 80007ac:	4c12      	ldr	r4, [pc, #72]	; (80007f8 <DIS_Init+0x50>)
#if (BLE_CFG_MENU_DEVICE_INFORMATION == 0)
  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
  hciCmdResult = aci_gatt_add_serv(UUID_TYPE_16,
 80007ae:	9400      	str	r4, [sp, #0]
 80007b0:	2201      	movs	r2, #1
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 80007b2:	f641 030a 	movw	r3, #6154	; 0x180a
  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 80007b6:	2500      	movs	r5, #0
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 80007b8:	f8ad 301e 	strh.w	r3, [sp, #30]
  hciCmdResult = aci_gatt_add_serv(UUID_TYPE_16,
 80007bc:	f10d 011e 	add.w	r1, sp, #30
 80007c0:	2303      	movs	r3, #3
 80007c2:	4610      	mov	r0, r2
  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 80007c4:	6025      	str	r5, [r4, #0]
  hciCmdResult = aci_gatt_add_serv(UUID_TYPE_16,
 80007c6:	f7ff fe67 	bl	8000498 <aci_gatt_add_serv>

#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
  /**
   *  Add Manufacturer Name String Characteristic
   */
  uuid = MANUFACTURER_NAME_UUID;
 80007ca:	f642 2329 	movw	r3, #10793	; 0x2a29
 80007ce:	f8ad 301e 	strh.w	r3, [sp, #30]
  hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle,
 80007d2:	2101      	movs	r1, #1
 80007d4:	230a      	movs	r3, #10
 80007d6:	e9cd 3103 	strd	r3, r1, [sp, #12]
 80007da:	f834 0b02 	ldrh.w	r0, [r4], #2
 80007de:	9405      	str	r4, [sp, #20]
 80007e0:	2302      	movs	r3, #2
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	e9cd 5501 	strd	r5, r5, [sp, #4]
 80007e8:	2320      	movs	r3, #32
 80007ea:	f10d 021e 	add.w	r2, sp, #30
 80007ee:	f7ff fe95 	bl	800051c <aci_gatt_add_char>
#if (BLE_CFG_DIS_NUMBER_OF_CUSTOM_CHAR != 0)
  BLESVC_AddCustomChar((uint16)t)DEVICE_INFORMATION_SERVICE_UUID, DIS_Context.DeviceInformationSvcHdle);
#endif

  return;
}
 80007f2:	b009      	add	sp, #36	; 0x24
 80007f4:	bd30      	pop	{r4, r5, pc}
 80007f6:	bf00      	nop
 80007f8:	2000002c 	.word	0x2000002c

080007fc <DIS_UpdateChar>:
 */
tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData)
{
  tBleStatus return_value;

  switch(UUID)
 80007fc:	f642 2329 	movw	r3, #10793	; 0x2a29
 8000800:	4298      	cmp	r0, r3
{
 8000802:	b507      	push	{r0, r1, r2, lr}
  switch(UUID)
 8000804:	d10b      	bne.n	800081e <DIS_UpdateChar+0x22>
  {
#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
    case MANUFACTURER_NAME_UUID:
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 8000806:	680b      	ldr	r3, [r1, #0]
 8000808:	4806      	ldr	r0, [pc, #24]	; (8000824 <DIS_UpdateChar+0x28>)
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	790b      	ldrb	r3, [r1, #4]
 800080e:	8841      	ldrh	r1, [r0, #2]
 8000810:	8800      	ldrh	r0, [r0, #0]
 8000812:	2200      	movs	r2, #0
 8000814:	f7ff fee8 	bl	80005e8 <aci_gatt_update_char_value>
      return_value = BLE_STATUS_ERROR;
      break;
  }

  return return_value;
}/* end DIS_UpdateChar() */
 8000818:	b003      	add	sp, #12
 800081a:	f85d fb04 	ldr.w	pc, [sp], #4
      return_value = BLE_STATUS_ERROR;
 800081e:	2047      	movs	r0, #71	; 0x47
 8000820:	e7fa      	b.n	8000818 <DIS_UpdateChar+0x1c>
 8000822:	bf00      	nop
 8000824:	2000002c 	.word	0x2000002c

08000828 <HearRate_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t HearRate_Event_Handler(void *Event)
{
 8000828:	b513      	push	{r0, r1, r4, lr}
  evt_gatt_attr_modified    * attribute_modified;

  return_value = SVCCTL_EvtNotAck;
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);

  switch(event_pckt->evt)
 800082a:	7842      	ldrb	r2, [r0, #1]
 800082c:	2aff      	cmp	r2, #255	; 0xff
{
 800082e:	4603      	mov	r3, r0
  switch(event_pckt->evt)
 8000830:	d137      	bne.n	80008a2 <HearRate_Event_Handler+0x7a>
  {
    case EVT_VENDOR:
    {
      blue_evt = (evt_blue_aci*)event_pckt->data;
      switch(blue_evt->ecode)
 8000832:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8000836:	f640 4101 	movw	r1, #3073	; 0xc01
 800083a:	428a      	cmp	r2, r1
 800083c:	d023      	beq.n	8000886 <HearRate_Event_Handler+0x5e>
 800083e:	f640 4113 	movw	r1, #3091	; 0xc13
 8000842:	428a      	cmp	r2, r1
 8000844:	d12d      	bne.n	80008a2 <HearRate_Event_Handler+0x7a>
          evt_gatt_write_permit_req * write_perm_req;

          HRPROFILE_MESG_DBG("HeartRate_Event_Handler: EVT_BLUE_GATT_WRITE_PERMIT_REQ\n");
          write_perm_req = (evt_gatt_write_permit_req*)blue_evt->data;

          if(write_perm_req->attr_handle == (HRS_Context.ControlPointCharHdle + 1))
 8000846:	4a19      	ldr	r2, [pc, #100]	; (80008ac <HearRate_Event_Handler+0x84>)
 8000848:	f8b0 1007 	ldrh.w	r1, [r0, #7]
 800084c:	88d2      	ldrh	r2, [r2, #6]
 800084e:	3201      	adds	r2, #1
 8000850:	4291      	cmp	r1, r2
 8000852:	d126      	bne.n	80008a2 <HearRate_Event_Handler+0x7a>
          {
            return_value = SVCCTL_EvtAck;

            if (write_perm_req->data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
 8000854:	7a84      	ldrb	r4, [r0, #10]
 8000856:	7a5a      	ldrb	r2, [r3, #9]
 8000858:	f8b0 0005 	ldrh.w	r0, [r0, #5]
 800085c:	330a      	adds	r3, #10
 800085e:	2c01      	cmp	r4, #1
            {
              /* received a correct value for HRM control point char */

              aci_gatt_write_response(write_perm_req->conn_handle,
 8000860:	e9cd 2300 	strd	r2, r3, [sp]
            if (write_perm_req->data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
 8000864:	d107      	bne.n	8000876 <HearRate_Event_Handler+0x4e>
              aci_gatt_write_response(write_perm_req->conn_handle,
 8000866:	2300      	movs	r3, #0
 8000868:	461a      	mov	r2, r3
 800086a:	f7ff fefd 	bl	8000668 <aci_gatt_write_response>
                                      (uint8_t *)&write_perm_req->data[0]);

              /**
               * Notify the application to Reset The Energy Expended Value
               */
              HRS_Notification(HRS_RESET_ENERGY_EXPENDED_EVT);
 800086e:	2000      	movs	r0, #0
              HRS_Notification(HRS_NOTIFICATION_ENABLED);
            }
            else
            {
              HRPROFILE_MESG_DBG("HeartRate_Event_Handler: EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HRS_NOTIFICATION_DISABLED\n");
              HRS_Notification(HRS_NOTIFICATION_DISABLED);
 8000870:	f001 fd26 	bl	80022c0 <HRS_Notification>
 8000874:	e004      	b.n	8000880 <HearRate_Event_Handler+0x58>
              aci_gatt_write_response(write_perm_req->conn_handle,
 8000876:	2380      	movs	r3, #128	; 0x80
 8000878:	2201      	movs	r2, #1
 800087a:	f7ff fef5 	bl	8000668 <aci_gatt_write_response>
            return_value = SVCCTL_EvtAck;
 800087e:	2401      	movs	r4, #1
    default:
      break;
  }

  return(return_value);
}/* end HearRate_Event_Handler */
 8000880:	4620      	mov	r0, r4
 8000882:	b002      	add	sp, #8
 8000884:	bd10      	pop	{r4, pc}
          if(attribute_modified->attr_handle == (HRS_Context.HeartRatemeasurementCharHdle + 2))
 8000886:	4a09      	ldr	r2, [pc, #36]	; (80008ac <HearRate_Event_Handler+0x84>)
 8000888:	f8b0 1007 	ldrh.w	r1, [r0, #7]
 800088c:	8852      	ldrh	r2, [r2, #2]
 800088e:	3202      	adds	r2, #2
 8000890:	4291      	cmp	r1, r2
 8000892:	d106      	bne.n	80008a2 <HearRate_Event_Handler+0x7a>
            if(attribute_modified->att_data[0] & COMSVC_Notification)
 8000894:	7b04      	ldrb	r4, [r0, #12]
 8000896:	f014 0401 	ands.w	r4, r4, #1
 800089a:	d004      	beq.n	80008a6 <HearRate_Event_Handler+0x7e>
              HRS_Notification(HRS_NOTIFICATION_ENABLED);
 800089c:	2001      	movs	r0, #1
 800089e:	f001 fd0f 	bl	80022c0 <HRS_Notification>
  return_value = SVCCTL_EvtNotAck;
 80008a2:	2400      	movs	r4, #0
 80008a4:	e7ec      	b.n	8000880 <HearRate_Event_Handler+0x58>
              HRS_Notification(HRS_NOTIFICATION_DISABLED);
 80008a6:	2002      	movs	r0, #2
 80008a8:	e7e2      	b.n	8000870 <HearRate_Event_Handler+0x48>
 80008aa:	bf00      	nop
 80008ac:	20000030 	.word	0x20000030

080008b0 <HRS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void HRS_Init(void)
{
 80008b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(HearRate_Event_Handler);
 80008b4:	4829      	ldr	r0, [pc, #164]	; (800095c <HRS_Init+0xac>)
   *                                1 for client char configuration descriptor +
   *                                2 for body sensor location characteristic +
   *                                2 for control point characteristic
   */
  uuid = HEART_RATE_SERVICE_UUID;
  hciCmdResult = aci_gatt_add_serv(UUID_TYPE_16,
 80008b6:	4c2a      	ldr	r4, [pc, #168]	; (8000960 <HRS_Init+0xb0>)
{
 80008b8:	b088      	sub	sp, #32
  SVCCTL_RegisterSvcHandler(HearRate_Event_Handler);
 80008ba:	f000 f8b1 	bl	8000a20 <SVCCTL_RegisterSvcHandler>
  hciCmdResult = aci_gatt_add_serv(UUID_TYPE_16,
 80008be:	2201      	movs	r2, #1
  uuid = HEART_RATE_SERVICE_UUID;
 80008c0:	f641 030d 	movw	r3, #6157	; 0x180d
 80008c4:	f8ad 301e 	strh.w	r3, [sp, #30]
  hciCmdResult = aci_gatt_add_serv(UUID_TYPE_16,
 80008c8:	9400      	str	r4, [sp, #0]
 80008ca:	f10d 011e 	add.w	r1, sp, #30
 80008ce:	2308      	movs	r3, #8
 80008d0:	4610      	mov	r0, r2
 80008d2:	f7ff fde1 	bl	8000498 <aci_gatt_add_serv>
  }

  /**
   *  Add Heart Rate Measurement Characteristic
   */
  uuid = HEART_RATE_MEASURMENT_UUID;
 80008d6:	f642 2337 	movw	r3, #10807	; 0x2a37
 80008da:	f8ad 301e 	strh.w	r3, [sp, #30]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 80008de:	4623      	mov	r3, r4
 80008e0:	2601      	movs	r6, #1
 80008e2:	f833 0b02 	ldrh.w	r0, [r3], #2
 80008e6:	9305      	str	r3, [sp, #20]
 80008e8:	2500      	movs	r5, #0
 80008ea:	270a      	movs	r7, #10
 80008ec:	2310      	movs	r3, #16
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	f10d 021e 	add.w	r2, sp, #30
 80008f4:	4631      	mov	r1, r6
 80008f6:	e9cd 7603 	strd	r7, r6, [sp, #12]
 80008fa:	e9cd 5501 	strd	r5, r5, [sp, #4]
 80008fe:	2307      	movs	r3, #7
 8000900:	f7ff fe0c 	bl	800051c <aci_gatt_add_char>

#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
  /**
   *  Add Body Sensor Location Characteristic
   */
  uuid = SENSOR_LOCATION_UUID;
 8000904:	f642 2338 	movw	r3, #10808	; 0x2a38
 8000908:	f8ad 301e 	strh.w	r3, [sp, #30]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800090c:	4623      	mov	r3, r4
 800090e:	f04f 0802 	mov.w	r8, #2
 8000912:	f833 0b04 	ldrh.w	r0, [r3], #4
 8000916:	9501      	str	r5, [sp, #4]
 8000918:	e9cd 5304 	strd	r5, r3, [sp, #16]
 800091c:	f10d 021e 	add.w	r2, sp, #30
 8000920:	4633      	mov	r3, r6
 8000922:	4631      	mov	r1, r6
 8000924:	e9cd 5702 	strd	r5, r7, [sp, #8]
 8000928:	f8cd 8000 	str.w	r8, [sp]
 800092c:	f7ff fdf6 	bl	800051c <aci_gatt_add_char>

#endif

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  uuid = CONTROL_POINT_UUID;
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8000930:	f834 0b06 	ldrh.w	r0, [r4], #6
 8000934:	9501      	str	r5, [sp, #4]
  uuid = CONTROL_POINT_UUID;
 8000936:	f642 2339 	movw	r3, #10809	; 0x2a39
 800093a:	f8ad 301e 	strh.w	r3, [sp, #30]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 800093e:	2308      	movs	r3, #8
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	e9cd 5404 	strd	r5, r4, [sp, #16]
 8000946:	e9cd 8702 	strd	r8, r7, [sp, #8]
 800094a:	4633      	mov	r3, r6
 800094c:	f10d 021e 	add.w	r2, sp, #30
 8000950:	4631      	mov	r1, r6
 8000952:	f7ff fde3 	bl	800051c <aci_gatt_add_char>
#if (BLE_CFG_HRS_NUMBER_OF_CUSTOM_CHAR != 0)
  BLESVC_AddCustomChar((uint16)t)HEART_RATE_SERVICE_UUID, HRS_Context.HeartRateSvcHdle);
#endif

  return;
}
 8000956:	b008      	add	sp, #32
 8000958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800095c:	08000829 	.word	0x08000829
 8000960:	20000030 	.word	0x20000030

08000964 <HRS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval BodySensorLocationValue: The new value to be written
 */
tBleStatus HRS_UpdateChar(uint16_t UUID, uint8_t *pPayload)
{
 8000964:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  tBleStatus return_value;
  switch(UUID)
 8000966:	f642 2337 	movw	r3, #10807	; 0x2a37
 800096a:	4298      	cmp	r0, r3
 800096c:	d00d      	beq.n	800098a <HRS_UpdateChar+0x26>
 800096e:	f642 2338 	movw	r3, #10808	; 0x2a38
 8000972:	4298      	cmp	r0, r3
 8000974:	d148      	bne.n	8000a08 <HRS_UpdateChar+0xa4>
  return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle,
 8000976:	4825      	ldr	r0, [pc, #148]	; (8000a0c <HRS_UpdateChar+0xa8>)
 8000978:	9100      	str	r1, [sp, #0]
 800097a:	8881      	ldrh	r1, [r0, #4]
 800097c:	2301      	movs	r3, #1
 800097e:	2200      	movs	r2, #0
  return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle,
 8000980:	8800      	ldrh	r0, [r0, #0]
 8000982:	f7ff fe31 	bl	80005e8 <aci_gatt_update_char_value>
      return_value = BLE_STATUS_ERROR;
      break;
  }

  return return_value;
}/* end HRS_UpdateChar() */
 8000986:	b004      	add	sp, #16
 8000988:	bd10      	pop	{r4, pc}
  ahrm_value[0] = (uint8_t)pMeasurement->Flags;
 800098a:	7a4a      	ldrb	r2, [r1, #9]
 800098c:	880b      	ldrh	r3, [r1, #0]
 800098e:	7808      	ldrb	r0, [r1, #0]
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->MeasurementValue & 0xFF);
 8000990:	f88d 0009 	strb.w	r0, [sp, #9]
  if ( (pMeasurement->Flags) &  HRS_HRM_VALUE_FORMAT_UINT16 )
 8000994:	07d4      	lsls	r4, r2, #31
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->MeasurementValue >> 8);
 8000996:	bf45      	ittet	mi
 8000998:	0a1b      	lsrmi	r3, r3, #8
 800099a:	f88d 300a 	strbmi.w	r3, [sp, #10]
    hrm_char_length++;
 800099e:	2302      	movpl	r3, #2
    hrm_char_length++;
 80009a0:	2303      	movmi	r3, #3
  if ((pMeasurement->Flags) &  HRS_HRM_ENERGY_EXPENDED_PRESENT)
 80009a2:	0710      	lsls	r0, r2, #28
  ahrm_value[0] = (uint8_t)pMeasurement->Flags;
 80009a4:	f88d 2008 	strb.w	r2, [sp, #8]
  if ((pMeasurement->Flags) &  HRS_HRM_ENERGY_EXPENDED_PRESENT)
 80009a8:	d50e      	bpl.n	80009c8 <HRS_UpdateChar+0x64>
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended & 0xFF);
 80009aa:	ac04      	add	r4, sp, #16
 80009ac:	441c      	add	r4, r3
 80009ae:	8848      	ldrh	r0, [r1, #2]
 80009b0:	f804 0c08 	strb.w	r0, [r4, #-8]
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended >> 8);
 80009b4:	f10d 0c10 	add.w	ip, sp, #16
    hrm_char_length++;
 80009b8:	1c5c      	adds	r4, r3, #1
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended >> 8);
 80009ba:	fa5c f484 	uxtab	r4, ip, r4
 80009be:	0a00      	lsrs	r0, r0, #8
    hrm_char_length++;
 80009c0:	3302      	adds	r3, #2
    ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended >> 8);
 80009c2:	f804 0c08 	strb.w	r0, [r4, #-8]
    hrm_char_length++;
 80009c6:	b2db      	uxtb	r3, r3
  if ((pMeasurement->Flags) &  HRS_HRM_RR_INTERVAL_PRESENT)
 80009c8:	06d2      	lsls	r2, r2, #27
 80009ca:	d506      	bpl.n	80009da <HRS_UpdateChar+0x76>
    if((pMeasurement->Flags) &  HRS_HRM_VALUE_FORMAT_UINT16)
 80009cc:	7a0a      	ldrb	r2, [r1, #8]
 80009ce:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80009d2:	1d0c      	adds	r4, r1, #4
 80009d4:	b2d2      	uxtb	r2, r2
    for ( index = 0 ; index < rr_interval_number ; index++ )
 80009d6:	429a      	cmp	r2, r3
 80009d8:	d105      	bne.n	80009e6 <HRS_UpdateChar+0x82>
  return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle,
 80009da:	aa02      	add	r2, sp, #8
 80009dc:	480b      	ldr	r0, [pc, #44]	; (8000a0c <HRS_UpdateChar+0xa8>)
 80009de:	9200      	str	r2, [sp, #0]
 80009e0:	8841      	ldrh	r1, [r0, #2]
 80009e2:	2200      	movs	r2, #0
 80009e4:	e7cc      	b.n	8000980 <HRS_UpdateChar+0x1c>
      ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] & 0xFF);
 80009e6:	a804      	add	r0, sp, #16
 80009e8:	4418      	add	r0, r3
 80009ea:	f834 1b02 	ldrh.w	r1, [r4], #2
 80009ee:	f800 1c08 	strb.w	r1, [r0, #-8]
      ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] >> 8);
 80009f2:	f10d 0c10 	add.w	ip, sp, #16
      hrm_char_length++;
 80009f6:	1c58      	adds	r0, r3, #1
      ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] >> 8);
 80009f8:	fa5c f080 	uxtab	r0, ip, r0
 80009fc:	0a09      	lsrs	r1, r1, #8
      hrm_char_length++;
 80009fe:	3302      	adds	r3, #2
      ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] >> 8);
 8000a00:	f800 1c08 	strb.w	r1, [r0, #-8]
      hrm_char_length++;
 8000a04:	b2db      	uxtb	r3, r3
    for ( index = 0 ; index < rr_interval_number ; index++ )
 8000a06:	e7e6      	b.n	80009d6 <HRS_UpdateChar+0x72>
  switch(UUID)
 8000a08:	2047      	movs	r0, #71	; 0x47
 8000a0a:	e7bc      	b.n	8000986 <HRS_UpdateChar+0x22>
 8000a0c:	20000030 	.word	0x20000030

08000a10 <ANS_Init>:
 8000a10:	4770      	bx	lr

08000a12 <HIDS_Init>:
 8000a12:	4770      	bx	lr

08000a14 <HPS_Init>:
 8000a14:	4770      	bx	lr

08000a16 <IPSS_Init>:
 8000a16:	4770      	bx	lr

08000a18 <LNS_Init>:
 8000a18:	4770      	bx	lr

08000a1a <SCPS_Init>:
 8000a1a:	4770      	bx	lr

08000a1c <BLESVC_InitCustomSvc>:
 8000a1c:	4770      	bx	lr
	...

08000a20 <SVCCTL_RegisterSvcHandler>:
 * @retval None
 */
void SVCCTL_RegisterSvcHandler(SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler)
{
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8000a20:	4a03      	ldr	r2, [pc, #12]	; (8000a30 <SVCCTL_RegisterSvcHandler+0x10>)
 8000a22:	7d13      	ldrb	r3, [r2, #20]
 8000a24:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
#endif
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8000a28:	3301      	adds	r3, #1
 8000a2a:	7513      	strb	r3, [r2, #20]

  return;
}
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000888 	.word	0x20000888

08000a34 <SVCCTL_HCI_UserEvtRx>:

  return;
}

void SVCCTL_HCI_UserEvtRx(void *pckt)
{
 8000a34:	b570      	push	{r4, r5, r6, lr}
  uint8_t index;

  event_pckt = (hci_event_pckt*)((hci_uart_pckt *)pckt)->data;
  event_notification_status = SVCCTL_EvtNotAck;

  switch(event_pckt->evt)
 8000a36:	7843      	ldrb	r3, [r0, #1]
 8000a38:	2bff      	cmp	r3, #255	; 0xff
{
 8000a3a:	4604      	mov	r4, r0
  switch(event_pckt->evt)
 8000a3c:	d004      	beq.n	8000a48 <SVCCTL_HCI_UserEvtRx+0x14>
  {
    /**
     *  The event has NOT been managed.
     *  It shall be passed to the application for processing
     */
    SVCCTL_App_Notification(pckt);
 8000a3e:	4620      	mov	r0, r4

  }

  return;
}
 8000a40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    SVCCTL_App_Notification(pckt);
 8000a44:	f001 bbec 	b.w	8002220 <SVCCTL_App_Notification>
      switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8000a48:	f8b0 3003 	ldrh.w	r3, [r0, #3]
 8000a4c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000a50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8000a54:	d1f3      	bne.n	8000a3e <SVCCTL_HCI_UserEvtRx+0xa>
          for(index = 0; index <SVCCTL_EvtHandler.NbreOfRegisteredHandler ; index++)
 8000a56:	4e07      	ldr	r6, [pc, #28]	; (8000a74 <SVCCTL_HCI_UserEvtRx+0x40>)
 8000a58:	2500      	movs	r5, #0
 8000a5a:	7d32      	ldrb	r2, [r6, #20]
 8000a5c:	b2eb      	uxtb	r3, r5
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d9ed      	bls.n	8000a3e <SVCCTL_HCI_UserEvtRx+0xa>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8000a62:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8000a66:	4620      	mov	r0, r4
 8000a68:	4798      	blx	r3
            if (event_notification_status != SVCCTL_EvtNotAck)
 8000a6a:	3501      	adds	r5, #1
 8000a6c:	2800      	cmp	r0, #0
 8000a6e:	d0f4      	beq.n	8000a5a <SVCCTL_HCI_UserEvtRx+0x26>
}
 8000a70:	bd70      	pop	{r4, r5, r6, pc}
 8000a72:	bf00      	nop
 8000a74:	20000888 	.word	0x20000888

08000a78 <SVCCTL_GetBdAddress>:
           instead of using the harcoded value in the config.h
  */
__weak const uint8_t* SVCCTL_GetBdAddress( void )
{
  return M_bd_addr;
}
 8000a78:	4800      	ldr	r0, [pc, #0]	; (8000a7c <SVCCTL_GetBdAddress+0x4>)
 8000a7a:	4770      	bx	lr
 8000a7c:	080035c8 	.word	0x080035c8

08000a80 <SVCCTL_Init>:
{
 8000a80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  const uint8_t mode = BLE_CFG_DATA_ROLE_MODE;
 8000a82:	2302      	movs	r3, #2
 8000a84:	f88d 3009 	strb.w	r3, [sp, #9]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8000a88:	4b1f      	ldr	r3, [pc, #124]	; (8000b08 <SVCCTL_Init+0x88>)
 8000a8a:	2400      	movs	r4, #0
 8000a8c:	751c      	strb	r4, [r3, #20]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <SVCCTL_Init+0x8c>)
 8000a90:	701c      	strb	r4, [r3, #0]
  bd_addr = SVCCTL_GetBdAddress();
 8000a92:	f7ff fff1 	bl	8000a78 <SVCCTL_GetBdAddress>
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000a96:	2106      	movs	r1, #6
  bd_addr = SVCCTL_GetBdAddress();
 8000a98:	4602      	mov	r2, r0
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8000a9a:	4620      	mov	r0, r4
 8000a9c:	f7ff fe28 	bl	80006f0 <aci_hal_write_config_data>
  aci_hal_write_config_data(CONFIG_DATA_MODE_OFFSET,
 8000aa0:	f10d 0209 	add.w	r2, sp, #9
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	202d      	movs	r0, #45	; 0x2d
 8000aa8:	f7ff fe22 	bl	80006f0 <aci_hal_write_config_data>
  aci_gatt_init();
 8000aac:	f7ff fcd6 	bl	800045c <aci_gatt_init>
    aci_gap_init(role,
 8000ab0:	f10d 030e 	add.w	r3, sp, #14
 8000ab4:	9301      	str	r3, [sp, #4]
 8000ab6:	ab03      	add	r3, sp, #12
 8000ab8:	9300      	str	r3, [sp, #0]
 8000aba:	4621      	mov	r1, r4
 8000abc:	f10d 030a 	add.w	r3, sp, #10
 8000ac0:	2207      	movs	r2, #7
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f7ff fb80 	bl	80001c8 <aci_gap_init>
    if(aci_gatt_update_char_value(gap_service_handle,
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <SVCCTL_Init+0x90>)
 8000aca:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	4622      	mov	r2, r4
 8000ad2:	2307      	movs	r3, #7
 8000ad4:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 8000ad8:	f7ff fd86 	bl	80005e8 <aci_gatt_update_char_value>
  HRS_Init();
 8000adc:	f7ff fee8 	bl	80008b0 <HRS_Init>
  DIS_Init(NULL);
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	f7ff fe61 	bl	80007a8 <DIS_Init>
  SCPS_Init();
 8000ae6:	f7ff ff98 	bl	8000a1a <SCPS_Init>
  ANS_Init();
 8000aea:	f7ff ff91 	bl	8000a10 <ANS_Init>
HIDS_Init();
 8000aee:	f7ff ff90 	bl	8000a12 <HIDS_Init>
LNS_Init();
 8000af2:	f7ff ff91 	bl	8000a18 <LNS_Init>
IPSS_Init();
 8000af6:	f7ff ff8e 	bl	8000a16 <IPSS_Init>
HPS_Init();
 8000afa:	f7ff ff8b 	bl	8000a14 <HPS_Init>
BLESVC_InitCustomSvc();
 8000afe:	f7ff ff8d 	bl	8000a1c <BLESVC_InitCustomSvc>
}
 8000b02:	b004      	add	sp, #16
 8000b04:	bd10      	pop	{r4, pc}
 8000b06:	bf00      	nop
 8000b08:	20000888 	.word	0x20000888
 8000b0c:	20000884 	.word	0x20000884
 8000b10:	08003634 	.word	0x08003634

08000b14 <HW_SleepMode>:
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000b14:	4a03      	ldr	r2, [pc, #12]	; (8000b24 <HW_SleepMode+0x10>)
 8000b16:	6913      	ldr	r3, [r2, #16]
 8000b18:	f023 0304 	bic.w	r3, r3, #4
 8000b1c:	6113      	str	r3, [r2, #16]
   */
#if defined ( __CC_ARM)
  __force_stores();
#endif

  __WFI();
 8000b1e:	bf30      	wfi

  return;
}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <HW_StopMode>:
  *         @arg @ref LL_PWR_MODE_SHUTDOWN
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
{
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 8000b28:	4a06      	ldr	r2, [pc, #24]	; (8000b44 <HW_StopMode+0x1c>)
 8000b2a:	6813      	ldr	r3, [r2, #0]
 8000b2c:	f023 0307 	bic.w	r3, r3, #7
 8000b30:	4318      	orrs	r0, r3
 8000b32:	6010      	str	r0, [r2, #0]
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000b34:	4a04      	ldr	r2, [pc, #16]	; (8000b48 <HW_StopMode+0x20>)
 8000b36:	6913      	ldr	r3, [r2, #16]
 8000b38:	f043 0304 	orr.w	r3, r3, #4
 8000b3c:	6113      	str	r3, [r2, #16]
   */
#if defined ( __CC_ARM)
  __force_stores();
#endif

  __WFI();
 8000b3e:	bf30      	wfi

  return;
}
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40007000 	.word	0x40007000
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <HW_OffMode>:
 8000b4c:	f7ff bfec 	b.w	8000b28 <HW_StopMode>

08000b50 <pf_nRFResetTimerCallBack>:
 * @param  None
 * @retval None
 */
static void pf_nRFResetTimerCallBack(void)
{
  RfResetTimerLock = 0;
 8000b50:	4b01      	ldr	r3, [pc, #4]	; (8000b58 <pf_nRFResetTimerCallBack+0x8>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]

  return;
}
 8000b56:	4770      	bx	lr
 8000b58:	20000038 	.word	0x20000038

08000b5c <TimerTxRxCallback>:
 * @param  None
 * @retval None
 */
static void TimerTxRxCallback(void)
{
  pTimerTxRxCallback();
 8000b5c:	4b01      	ldr	r3, [pc, #4]	; (8000b64 <TimerTxRxCallback+0x8>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	4718      	bx	r3
 8000b62:	bf00      	nop
 8000b64:	20000038 	.word	0x20000038

08000b68 <Enable_SPI_CS>:
 * @retval None
 */
static void Enable_SPI_CS(void)
{
  /* CS reset */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 8000b68:	4802      	ldr	r0, [pc, #8]	; (8000b74 <Enable_SPI_CS+0xc>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b70:	f001 bfe4 	b.w	8002b3c <HAL_GPIO_WritePin>
 8000b74:	48000c00 	.word	0x48000c00

08000b78 <Disable_SPI_CS>:
 * @param  None
 * @retval None
 */
static void Disable_SPI_CS(void)
{
  while (__HAL_SPI_GET_FLAG(&SpiHandle,SPI_FLAG_BSY) == SET);
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <Disable_SPI_CS+0x18>)
 8000b7a:	689a      	ldr	r2, [r3, #8]
 8000b7c:	6893      	ldr	r3, [r2, #8]
 8000b7e:	061b      	lsls	r3, r3, #24
 8000b80:	d4fc      	bmi.n	8000b7c <Disable_SPI_CS+0x4>

  /* CS set */
  HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 8000b82:	4804      	ldr	r0, [pc, #16]	; (8000b94 <Disable_SPI_CS+0x1c>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b8a:	f001 bfd7 	b.w	8002b3c <HAL_GPIO_WritePin>
 8000b8e:	bf00      	nop
 8000b90:	20000038 	.word	0x20000038
 8000b94:	48000c00 	.word	0x48000c00

08000b98 <DisableEnable_SPI_CS>:
 * @brief  Disable and Enable SPI CS.
 * @param  None
 * @retval None
 */
static void DisableEnable_SPI_CS(void)
{
 8000b98:	b508      	push	{r3, lr}
  uint8_t localloop;
  Disable_SPI_CS(); /**< CS Set */
 8000b9a:	f7ff ffed 	bl	8000b78 <Disable_SPI_CS>
 8000b9e:	230d      	movs	r3, #13

  /* CS set */
  for (localloop = 0 ; localloop < CS_PULSE_LENGTH ; localloop++)
  {
    *(volatile uint32_t*)DUMMY_RAM_ADDRESS_TO_READ;
 8000ba0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000ba4:	3b01      	subs	r3, #1
  for (localloop = 0 ; localloop < CS_PULSE_LENGTH ; localloop++)
 8000ba6:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    *(volatile uint32_t*)DUMMY_RAM_ADDRESS_TO_READ;
 8000baa:	6811      	ldr	r1, [r2, #0]
  for (localloop = 0 ; localloop < CS_PULSE_LENGTH ; localloop++)
 8000bac:	d1fa      	bne.n	8000ba4 <DisableEnable_SPI_CS+0xc>
  }

  Enable_SPI_CS(); /**< CS Reset */

  return;
}
 8000bae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  Enable_SPI_CS(); /**< CS Reset */
 8000bb2:	f7ff bfd9 	b.w	8000b68 <Enable_SPI_CS>
	...

08000bb8 <Enable_SPI_Receiving_Path>:
{  
 8000bb8:	b538      	push	{r3, r4, r5, lr}
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);
 8000bba:	4c09      	ldr	r4, [pc, #36]	; (8000be0 <Enable_SPI_Receiving_Path+0x28>)
 8000bbc:	2540      	movs	r5, #64	; 0x40
  HAL_NVIC_ClearPendingIRQ(BNRG_SPI_EXTI_IRQn);
 8000bbe:	2017      	movs	r0, #23
  __HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);
 8000bc0:	6165      	str	r5, [r4, #20]
  HAL_NVIC_ClearPendingIRQ(BNRG_SPI_EXTI_IRQn);
 8000bc2:	f001 fe5d 	bl	8002880 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 8000bc6:	2017      	movs	r0, #23
 8000bc8:	f001 fe28 	bl	800281c <HAL_NVIC_EnableIRQ>
  if (HAL_GPIO_ReadPin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN) == GPIO_PIN_SET)
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <Enable_SPI_Receiving_Path+0x2c>)
 8000bce:	4629      	mov	r1, r5
 8000bd0:	f001 ffae 	bl	8002b30 <HAL_GPIO_ReadPin>
 8000bd4:	2801      	cmp	r0, #1
    __HAL_GPIO_EXTI_GENERATE_SWIT(BNRG_SPI_IRQ_PIN);
 8000bd6:	bf02      	ittt	eq
 8000bd8:	6923      	ldreq	r3, [r4, #16]
 8000bda:	432b      	orreq	r3, r5
 8000bdc:	6123      	streq	r3, [r4, #16]
}
 8000bde:	bd38      	pop	{r3, r4, r5, pc}
 8000be0:	40010400 	.word	0x40010400
 8000be4:	48001000 	.word	0x48001000

08000be8 <LL_DMA_SetDataLength.constprop.0>:
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000be8:	4b05      	ldr	r3, [pc, #20]	; (8000c00 <LL_DMA_SetDataLength.constprop.0+0x18>)
 8000bea:	5c1a      	ldrb	r2, [r3, r0]
 8000bec:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000bf0:	f502 3201 	add.w	r2, r2, #132096	; 0x20400
 8000bf4:	6853      	ldr	r3, [r2, #4]
 8000bf6:	0c1b      	lsrs	r3, r3, #16
 8000bf8:	041b      	lsls	r3, r3, #16
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	6051      	str	r1, [r2, #4]
             DMA_CNDTR_NDT, NbData);
}
 8000bfe:	4770      	bx	lr
 8000c00:	080035ce 	.word	0x080035ce

08000c04 <ReceiveHeader>:
 *               the configuration information for SPI module.
 * @param  DataHeader: buffer holding the header to receive
 * @retval None
 */
static void ReceiveHeader(SPI_RECEIVE_EVENT_t ReceiveEvent, uint8_t * DataHeader)
{
 8000c04:	b570      	push	{r4, r5, r6, lr}
  SpiContext.SpiReceiveContext.SpiReceiveEvent = ReceiveEvent;
 8000c06:	4c0b      	ldr	r4, [pc, #44]	; (8000c34 <ReceiveHeader+0x30>)
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8000c08:	4d0b      	ldr	r5, [pc, #44]	; (8000c38 <ReceiveHeader+0x34>)
 8000c0a:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
 8000c0e:	682b      	ldr	r3, [r5, #0]
 8000c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c14:	602b      	str	r3, [r5, #0]
{
 8000c16:	460e      	mov	r6, r1
  LL_DMA_SetMemoryIncMode(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, LL_DMA_MEMORY_INCREMENT);  /**< Configure DMA to send Tx packet */

  /*
   *  Set counter in both DMA
   */
  LL_DMA_SetDataLength(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, HEADER_SIZE);
 8000c18:	2001      	movs	r0, #1
 8000c1a:	2105      	movs	r1, #5
 8000c1c:	f7ff ffe4 	bl	8000be8 <LL_DMA_SetDataLength.constprop.0>
  LL_DMA_SetDataLength(BNRG_SPI_RX_DMA_ID, BNRG_SPI_RX_DMA_CHANNEL, HEADER_SIZE);
 8000c20:	2105      	movs	r1, #5
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff ffe0 	bl	8000be8 <LL_DMA_SetDataLength.constprop.0>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8000c28:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <ReceiveHeader+0x38>)

  /*
   *  Set memory address in both DMA
   */
  LL_DMA_SetMemoryAddress(BNRG_SPI_RX_DMA_ID, BNRG_SPI_RX_DMA_CHANNEL, (uint32_t)ReceivedHeader);
 8000c2a:	348c      	adds	r4, #140	; 0x8c
 8000c2c:	60dc      	str	r4, [r3, #12]
 8000c2e:	60ee      	str	r6, [r5, #12]
  LL_DMA_SetMemoryAddress(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, (uint32_t)DataHeader);

  return;
}
 8000c30:	bd70      	pop	{r4, r5, r6, pc}
 8000c32:	bf00      	nop
 8000c34:	20000038 	.word	0x20000038
 8000c38:	4002041c 	.word	0x4002041c
 8000c3c:	40020408 	.word	0x40020408

08000c40 <SPI_Receive_Manager>:
{
 8000c40:	b570      	push	{r4, r5, r6, lr}
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 8000c42:	4c36      	ldr	r4, [pc, #216]	; (8000d1c <SPI_Receive_Manager+0xdc>)
 8000c44:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000c46:	6812      	ldr	r2, [r2, #0]
 8000c48:	6811      	ldr	r1, [r2, #0]
 8000c4a:	f021 0101 	bic.w	r1, r1, #1
 8000c4e:	6011      	str	r1, [r2, #0]
  __HAL_DMA_DISABLE(SpiHandle.hdmarx);
 8000c50:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8000c52:	6809      	ldr	r1, [r1, #0]
 8000c54:	680d      	ldr	r5, [r1, #0]
 8000c56:	f025 0501 	bic.w	r5, r5, #1
 8000c5a:	600d      	str	r5, [r1, #0]
    *(volatile uint8_t*)LL_SPI_DMA_GetRegAddr(BNRG_SPI_INSTANCE);
 8000c5c:	4d30      	ldr	r5, [pc, #192]	; (8000d20 <SPI_Receive_Manager+0xe0>)
 8000c5e:	7b2e      	ldrb	r6, [r5, #12]
 8000c60:	7b2e      	ldrb	r6, [r5, #12]
 8000c62:	7b2e      	ldrb	r6, [r5, #12]
 8000c64:	7b2d      	ldrb	r5, [r5, #12]
  __HAL_DMA_ENABLE_IT(SpiHandle.hdmarx, DMA_IT_TC);  /**< Enable Receive packet notification */
 8000c66:	680d      	ldr	r5, [r1, #0]
 8000c68:	f045 0502 	orr.w	r5, r5, #2
 8000c6c:	600d      	str	r5, [r1, #0]
  __HAL_DMA_DISABLE_IT(SpiHandle.hdmatx, DMA_IT_TC); /**< Disable Transmit packet notification */
 8000c6e:	6811      	ldr	r1, [r2, #0]
  switch (ReceiveRequest)
 8000c70:	2801      	cmp	r0, #1
  __HAL_DMA_DISABLE_IT(SpiHandle.hdmatx, DMA_IT_TC); /**< Disable Transmit packet notification */
 8000c72:	f021 0102 	bic.w	r1, r1, #2
 8000c76:	6011      	str	r1, [r2, #0]
  switch (ReceiveRequest)
 8000c78:	d012      	beq.n	8000ca0 <SPI_Receive_Manager+0x60>
 8000c7a:	2802      	cmp	r0, #2
 8000c7c:	d012      	beq.n	8000ca4 <SPI_Receive_Manager+0x64>
      ReceiveHeader(SPI_CHECK_RECEIVED_HEADER_FOR_RX, (uint8_t *)ReadHeaderCmd);
 8000c7e:	4929      	ldr	r1, [pc, #164]	; (8000d24 <SPI_Receive_Manager+0xe4>)
 8000c80:	2000      	movs	r0, #0
      ReceiveHeader(SPI_CHECK_RECEIVED_HEADER_FOR_TX, (uint8_t *)WriteHeaderCmd);
 8000c82:	f7ff ffbf 	bl	8000c04 <ReceiveHeader>
  __HAL_DMA_ENABLE(SpiHandle.hdmarx);
 8000c86:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	6813      	ldr	r3, [r2, #0]
 8000c8c:	f043 0301 	orr.w	r3, r3, #1
 8000c90:	6013      	str	r3, [r2, #0]
  __HAL_DMA_ENABLE(SpiHandle.hdmatx);
 8000c92:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	6813      	ldr	r3, [r2, #0]
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6013      	str	r3, [r2, #0]
}
 8000c9e:	bd70      	pop	{r4, r5, r6, pc}
      ReceiveHeader(SPI_CHECK_RECEIVED_HEADER_FOR_TX, (uint8_t *)WriteHeaderCmd);
 8000ca0:	4921      	ldr	r1, [pc, #132]	; (8000d28 <SPI_Receive_Manager+0xe8>)
 8000ca2:	e7ee      	b.n	8000c82 <SPI_Receive_Manager+0x42>
      if (SpiContext.SpiReceiveContext.PacketCont == TRUE)
 8000ca4:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
      if (byte_count > SpiContext.SpiReceiveContext.BufferSize)
 8000ca8:	f8b4 5078 	ldrh.w	r5, [r4, #120]	; 0x78
      if (SpiContext.SpiReceiveContext.PacketCont == TRUE)
 8000cac:	2b01      	cmp	r3, #1
        byte_count = (ReceivedHeader[4]<<8)|ReceivedHeader[3];
 8000cae:	bf1b      	ittet	ne
 8000cb0:	f894 308f 	ldrbne.w	r3, [r4, #143]	; 0x8f
 8000cb4:	f894 2090 	ldrbne.w	r2, [r4, #144]	; 0x90
        byte_count = SpiContext.SpiReceiveContext.PayloadSizeLeftToReceive;
 8000cb8:	f8b4 307a 	ldrheq.w	r3, [r4, #122]	; 0x7a
        byte_count = (ReceivedHeader[4]<<8)|ReceivedHeader[3];
 8000cbc:	ea43 2302 	orrne.w	r3, r3, r2, lsl #8
        SpiContext.SpiReceiveContext.PayloadSizeLeftToReceive = byte_count;
 8000cc0:	bf18      	it	ne
 8000cc2:	f8a4 307a 	strhne.w	r3, [r4, #122]	; 0x7a
      if (byte_count > SpiContext.SpiReceiveContext.BufferSize)
 8000cc6:	429d      	cmp	r5, r3
 8000cc8:	d21f      	bcs.n	8000d0a <SPI_Receive_Manager+0xca>
        SpiContext.SpiReceiveContext.PayloadSizeLeftToReceive -= byte_count;
 8000cca:	f8b4 307a 	ldrh.w	r3, [r4, #122]	; 0x7a
 8000cce:	1b5b      	subs	r3, r3, r5
 8000cd0:	f8a4 307a 	strh.w	r3, [r4, #122]	; 0x7a
        SpiContext.SpiReceiveContext.SpiReceiveEvent = SPI_RECEIVE_PAYLOAD_CONT;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        SpiContext.SpiReceiveContext.PacketCont = TRUE;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8000ce0:	4e12      	ldr	r6, [pc, #72]	; (8000d2c <SPI_Receive_Manager+0xec>)
      SpiContext.SpiReceiveContext.PayloadLength = byte_count;
 8000ce2:	f8a4 5072 	strh.w	r5, [r4, #114]	; 0x72
 8000ce6:	6833      	ldr	r3, [r6, #0]
 8000ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cec:	6033      	str	r3, [r6, #0]
      LL_DMA_SetDataLength(BNRG_SPI_RX_DMA_ID, BNRG_SPI_RX_DMA_CHANNEL, byte_count);
 8000cee:	4629      	mov	r1, r5
 8000cf0:	2000      	movs	r0, #0
 8000cf2:	f7ff ff79 	bl	8000be8 <LL_DMA_SetDataLength.constprop.0>
      LL_DMA_SetDataLength(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, byte_count);
 8000cf6:	4629      	mov	r1, r5
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	f7ff ff75 	bl	8000be8 <LL_DMA_SetDataLength.constprop.0>
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <SPI_Receive_Manager+0xf0>)
      LL_DMA_SetMemoryAddress(BNRG_SPI_RX_DMA_ID, BNRG_SPI_RX_DMA_CHANNEL, (uint32_t)SpiContext.SpiReceiveContext.pBuffer);
 8000d00:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8000d02:	60da      	str	r2, [r3, #12]
      LL_DMA_SetMemoryAddress(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, (uint32_t)&DummyBytes);
 8000d04:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <SPI_Receive_Manager+0xf4>)
 8000d06:	60f3      	str	r3, [r6, #12]
}
 8000d08:	e7bd      	b.n	8000c86 <SPI_Receive_Manager+0x46>
        SpiContext.SpiReceiveContext.SpiReceiveEvent = SPI_RECEIVE_END;
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
        SpiContext.SpiReceiveContext.PacketCont = FALSE;
 8000d10:	2200      	movs	r2, #0
 8000d12:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
 8000d16:	461d      	mov	r5, r3
 8000d18:	e7e2      	b.n	8000ce0 <SPI_Receive_Manager+0xa0>
 8000d1a:	bf00      	nop
 8000d1c:	20000038 	.word	0x20000038
 8000d20:	40003c00 	.word	0x40003c00
 8000d24:	080035d5 	.word	0x080035d5
 8000d28:	080035da 	.word	0x080035da
 8000d2c:	4002041c 	.word	0x4002041c
 8000d30:	40020408 	.word	0x40020408
 8000d34:	080035df 	.word	0x080035df

08000d38 <TimerTransmitCallback>:
{
 8000d38:	b508      	push	{r3, lr}
  SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_TX);  /**< BlueNRG not ready for writing */
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f7ff ff80 	bl	8000c40 <SPI_Receive_Manager>
}
 8000d40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LPM_SetStopMode(LPM_SPI_TX_Id, LPM_StopMode_En);
 8000d44:	2101      	movs	r1, #1
 8000d46:	2000      	movs	r0, #0
 8000d48:	f001 b85e 	b.w	8001e08 <LPM_SetStopMode>

08000d4c <HAL_SPI_MspInit>:
{
 8000d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if(hspi->Instance==BNRG_SPI_INSTANCE)
 8000d50:	6802      	ldr	r2, [r0, #0]
 8000d52:	4b6d      	ldr	r3, [pc, #436]	; (8000f08 <HAL_SPI_MspInit+0x1bc>)
 8000d54:	429a      	cmp	r2, r3
{
 8000d56:	b08d      	sub	sp, #52	; 0x34
 8000d58:	4606      	mov	r6, r0
  if(hspi->Instance==BNRG_SPI_INSTANCE)
 8000d5a:	f040 80d1 	bne.w	8000f00 <HAL_SPI_MspInit+0x1b4>
    BNRG_SPI_SCLK_CLK_ENABLE();
 8000d5e:	4c6b      	ldr	r4, [pc, #428]	; (8000f0c <HAL_SPI_MspInit+0x1c0>)
    HAL_GPIO_Init(BNRG_SPI_SCLK_PORT, &GPIO_InitStruct); 
 8000d60:	486b      	ldr	r0, [pc, #428]	; (8000f10 <HAL_SPI_MspInit+0x1c4>)
    BNRG_SPI_SCLK_CLK_ENABLE();
 8000d62:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d64:	f043 0304 	orr.w	r3, r3, #4
 8000d68:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000d6a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d6c:	f003 0304 	and.w	r3, r3, #4
 8000d70:	9300      	str	r3, [sp, #0]
 8000d72:	9b00      	ldr	r3, [sp, #0]
    BNRG_SPI_MISO_CLK_ENABLE();
 8000d74:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000d7c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d7e:	f003 0304 	and.w	r3, r3, #4
 8000d82:	9301      	str	r3, [sp, #4]
 8000d84:	9b01      	ldr	r3, [sp, #4]
    BNRG_SPI_MOSI_CLK_ENABLE();
 8000d86:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000d8e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	9302      	str	r3, [sp, #8]
 8000d96:	9b02      	ldr	r3, [sp, #8]
    BNRG_SPI_CS_CLK_ENABLE();
 8000d98:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d9a:	f043 0308 	orr.w	r3, r3, #8
 8000d9e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000da0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000da2:	f003 0308 	and.w	r3, r3, #8
 8000da6:	9303      	str	r3, [sp, #12]
 8000da8:	9b03      	ldr	r3, [sp, #12]
    BNRG_SPI_IRQ_CLK_ENABLE();
 8000daa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000dac:	f043 0310 	orr.w	r3, r3, #16
 8000db0:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000db2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000db4:	f003 0310 	and.w	r3, r3, #16
 8000db8:	9304      	str	r3, [sp, #16]
 8000dba:	9b04      	ldr	r3, [sp, #16]
    BNRG_SPI_CLK_ENABLE();
 8000dbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000dbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000dc2:	65a3      	str	r3, [r4, #88]	; 0x58
 8000dc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000dc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000dca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = BNRG_SPI_SCLK_SPEED;
 8000dcc:	2500      	movs	r5, #0
 8000dce:	2703      	movs	r7, #3
    GPIO_InitStruct.Mode = BNRG_SPI_SCLK_MODE;
 8000dd0:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Alternate = BNRG_SPI_SCLK_ALTERNATE;
 8000dd4:	f04f 0906 	mov.w	r9, #6
    BNRG_SPI_CLK_ENABLE();
 8000dd8:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(BNRG_SPI_SCLK_PORT, &GPIO_InitStruct); 
 8000dda:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = BNRG_SPI_SCLK_MODE;
 8000ddc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000de0:	e9cd 3807 	strd	r3, r8, [sp, #28]
    GPIO_InitStruct.Speed = BNRG_SPI_SCLK_SPEED;
 8000de4:	e9cd 5709 	strd	r5, r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = BNRG_SPI_SCLK_ALTERNATE;
 8000de8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    HAL_GPIO_Init(BNRG_SPI_SCLK_PORT, &GPIO_InitStruct); 
 8000dec:	f001 fdc2 	bl	8002974 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BNRG_SPI_MISO_PIN;
 8000df0:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(BNRG_SPI_MISO_PORT, &GPIO_InitStruct);
 8000df4:	4846      	ldr	r0, [pc, #280]	; (8000f10 <HAL_SPI_MspInit+0x1c4>)
    GPIO_InitStruct.Alternate = BNRG_SPI_MISO_ALTERNATE;
 8000df6:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    HAL_GPIO_Init(BNRG_SPI_MISO_PORT, &GPIO_InitStruct);
 8000dfa:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = BNRG_SPI_MISO_MODE;
 8000dfc:	e9cd 3807 	strd	r3, r8, [sp, #28]
    GPIO_InitStruct.Speed = BNRG_SPI_MISO_SPEED;
 8000e00:	e9cd 5709 	strd	r5, r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(BNRG_SPI_MISO_PORT, &GPIO_InitStruct);
 8000e04:	f001 fdb6 	bl	8002974 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BNRG_SPI_MOSI_PIN;
 8000e08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    HAL_GPIO_Init(BNRG_SPI_MOSI_PORT, &GPIO_InitStruct);
 8000e0c:	4840      	ldr	r0, [pc, #256]	; (8000f10 <HAL_SPI_MspInit+0x1c4>)
    GPIO_InitStruct.Alternate = BNRG_SPI_MOSI_ALTERNATE;
 8000e0e:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    HAL_GPIO_Init(BNRG_SPI_MOSI_PORT, &GPIO_InitStruct);
 8000e12:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = BNRG_SPI_MOSI_MODE;
 8000e14:	e9cd 3807 	strd	r3, r8, [sp, #28]
    GPIO_InitStruct.Speed = BNRG_SPI_MOSI_SPEED;
 8000e18:	e9cd 5709 	strd	r5, r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(BNRG_SPI_MOSI_PORT, &GPIO_InitStruct);
 8000e1c:	f001 fdaa 	bl	8002974 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 8000e20:	2201      	movs	r2, #1
 8000e22:	483c      	ldr	r0, [pc, #240]	; (8000f14 <HAL_SPI_MspInit+0x1c8>)
 8000e24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e28:	f001 fe88 	bl	8002b3c <HAL_GPIO_WritePin>
    GPIO_InitStruct.Mode = BNRG_SPI_CS_MODE;
 8000e2c:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
 8000e30:	f04f 0a01 	mov.w	sl, #1
    HAL_GPIO_Init(BNRG_SPI_CS_PORT, &GPIO_InitStruct);
 8000e34:	4837      	ldr	r0, [pc, #220]	; (8000f14 <HAL_SPI_MspInit+0x1c8>)
    GPIO_InitStruct.Alternate = BNRG_SPI_CS_ALTERNATE;
 8000e36:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(BNRG_SPI_CS_PORT, &GPIO_InitStruct);
 8000e38:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Speed = BNRG_SPI_CS_SPEED;
 8000e3a:	e9cd 5709 	strd	r5, r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = BNRG_SPI_CS_MODE;
 8000e3e:	e9cd ba07 	strd	fp, sl, [sp, #28]
    HAL_GPIO_Init(BNRG_SPI_CS_PORT, &GPIO_InitStruct);
 8000e42:	f001 fd97 	bl	8002974 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = BNRG_SPI_IRQ_MODE;
 8000e46:	4b34      	ldr	r3, [pc, #208]	; (8000f18 <HAL_SPI_MspInit+0x1cc>)
    HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStruct);
 8000e48:	4834      	ldr	r0, [pc, #208]	; (8000f1c <HAL_SPI_MspInit+0x1d0>)
    GPIO_InitStruct.Alternate = BNRG_SPI_IRQ_ALTERNATE;
 8000e4a:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = BNRG_SPI_IRQ_MODE;
 8000e4c:	2240      	movs	r2, #64	; 0x40
    HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStruct);
 8000e4e:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = BNRG_SPI_IRQ_MODE;
 8000e50:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Speed = BNRG_SPI_IRQ_SPEED;
 8000e54:	e9cd 8709 	strd	r8, r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStruct);
 8000e58:	f001 fd8c 	bl	8002974 <HAL_GPIO_Init>
    BNRG_DMA_CLK_ENABLE();   
 8000e5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    hdma_tx.Instance                 = BNRG_SPI_TX_DMA_CHANNEL_INSTANCE;
 8000e5e:	4930      	ldr	r1, [pc, #192]	; (8000f20 <HAL_SPI_MspInit+0x1d4>)
    BNRG_DMA_CLK_ENABLE();   
 8000e60:	ea43 0308 	orr.w	r3, r3, r8
 8000e64:	64a3      	str	r3, [r4, #72]	; 0x48
 8000e66:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    hdma_tx.Init.Request             = BNRG_SPI_TX_DMA_REQUEST;
 8000e68:	4c2e      	ldr	r4, [pc, #184]	; (8000f24 <HAL_SPI_MspInit+0x1d8>)
    hdma_tx.Instance                 = BNRG_SPI_TX_DMA_CHANNEL_INSTANCE;
 8000e6a:	46a1      	mov	r9, r4
    BNRG_DMA_CLK_ENABLE();   
 8000e6c:	ea03 0308 	and.w	r3, r3, r8
    hdma_tx.Instance                 = BNRG_SPI_TX_DMA_CHANNEL_INSTANCE;
 8000e70:	f849 1f94 	str.w	r1, [r9, #148]!
    BNRG_DMA_CLK_ENABLE();   
 8000e74:	9306      	str	r3, [sp, #24]
    hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8000e76:	2280      	movs	r2, #128	; 0x80
    BNRG_DMA_CLK_ENABLE();   
 8000e78:	9b06      	ldr	r3, [sp, #24]
    hdma_tx.Init.Request             = BNRG_SPI_TX_DMA_REQUEST;
 8000e7a:	f8c4 7098 	str.w	r7, [r4, #152]	; 0x98
    hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000e7e:	2310      	movs	r3, #16
    HAL_DMA_Init(&hdma_tx);   
 8000e80:	4648      	mov	r0, r9
    hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000e82:	e9c4 3527 	strd	r3, r5, [r4, #156]	; 0x9c
    hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e86:	e9c4 2529 	strd	r2, r5, [r4, #164]	; 0xa4
    hdma_tx.Init.Mode                = DMA_NORMAL;
 8000e8a:	e9c4 552b 	strd	r5, r5, [r4, #172]	; 0xac
    hdma_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000e8e:	f8c4 b0b4 	str.w	fp, [r4, #180]	; 0xb4
    HAL_DMA_Init(&hdma_tx);   
 8000e92:	f001 fd05 	bl	80028a0 <HAL_DMA_Init>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8000e96:	4922      	ldr	r1, [pc, #136]	; (8000f20 <HAL_SPI_MspInit+0x1d4>)
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
  return (uint32_t) &(SPIx->DR);
 8000e98:	4b23      	ldr	r3, [pc, #140]	; (8000f28 <HAL_SPI_MspInit+0x1dc>)
 8000e9a:	608b      	str	r3, [r1, #8]
    hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000e9c:	e9c4 7538 	strd	r7, r5, [r4, #224]	; 0xe0
    hdma_rx.Instance                 = BNRG_SPI_RX_DMA_CHANNEL_INSTANCE;
 8000ea0:	4627      	mov	r7, r4
    __HAL_LINKDMA(hspi, hdmatx, hdma_tx);
 8000ea2:	f8c6 9054 	str.w	r9, [r6, #84]	; 0x54
    hdma_rx.Instance                 = BNRG_SPI_RX_DMA_CHANNEL_INSTANCE;
 8000ea6:	f8df 9084 	ldr.w	r9, [pc, #132]	; 8000f2c <HAL_SPI_MspInit+0x1e0>
 8000eaa:	f847 9fdc 	str.w	r9, [r7, #220]!
    hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8000eae:	2280      	movs	r2, #128	; 0x80
    HAL_DMA_Init(&hdma_rx);
 8000eb0:	4638      	mov	r0, r7
    hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eb2:	e9c4 253b 	strd	r2, r5, [r4, #236]	; 0xec
    hdma_rx.Init.Mode                = DMA_NORMAL;
 8000eb6:	e9c4 553d 	strd	r5, r5, [r4, #244]	; 0xf4
    __HAL_LINKDMA(hspi, hdmatx, hdma_tx);
 8000eba:	f8c4 60bc 	str.w	r6, [r4, #188]	; 0xbc
    hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000ebe:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
    hdma_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000ec2:	f8c4 b0fc 	str.w	fp, [r4, #252]	; 0xfc
    HAL_DMA_Init(&hdma_rx);
 8000ec6:	f001 fceb 	bl	80028a0 <HAL_DMA_Init>
 8000eca:	4b17      	ldr	r3, [pc, #92]	; (8000f28 <HAL_SPI_MspInit+0x1dc>)
 8000ecc:	f8c9 3008 	str.w	r3, [r9, #8]
    HAL_NVIC_SetPriority(BNRG_SPI_DMA_TX_IRQn, 
 8000ed0:	462a      	mov	r2, r5
 8000ed2:	4651      	mov	r1, sl
 8000ed4:	2039      	movs	r0, #57	; 0x39
    __HAL_LINKDMA(hspi, hdmarx, hdma_rx); 
 8000ed6:	65b7      	str	r7, [r6, #88]	; 0x58
 8000ed8:	f8c4 6104 	str.w	r6, [r4, #260]	; 0x104
    HAL_NVIC_SetPriority(BNRG_SPI_DMA_TX_IRQn, 
 8000edc:	f001 fc6c 	bl	80027b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(BNRG_SPI_DMA_TX_IRQn);
 8000ee0:	2039      	movs	r0, #57	; 0x39
 8000ee2:	f001 fc9b 	bl	800281c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(BNRG_SPI_DMA_RX_IRQn, 
 8000ee6:	462a      	mov	r2, r5
 8000ee8:	4651      	mov	r1, sl
 8000eea:	2038      	movs	r0, #56	; 0x38
 8000eec:	f001 fc64 	bl	80027b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(BNRG_SPI_DMA_RX_IRQn);
 8000ef0:	2038      	movs	r0, #56	; 0x38
 8000ef2:	f001 fc93 	bl	800281c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(BNRG_SPI_EXTI_IRQn, 
 8000ef6:	462a      	mov	r2, r5
 8000ef8:	4641      	mov	r1, r8
 8000efa:	2017      	movs	r0, #23
 8000efc:	f001 fc5c 	bl	80027b8 <HAL_NVIC_SetPriority>
}
 8000f00:	b00d      	add	sp, #52	; 0x34
 8000f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f06:	bf00      	nop
 8000f08:	40003c00 	.word	0x40003c00
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	48000800 	.word	0x48000800
 8000f14:	48000c00 	.word	0x48000c00
 8000f18:	10110000 	.word	0x10110000
 8000f1c:	48001000 	.word	0x48001000
 8000f20:	4002041c 	.word	0x4002041c
 8000f24:	20000038 	.word	0x20000038
 8000f28:	40003c0c 	.word	0x40003c0c
 8000f2c:	40020408 	.word	0x40020408

08000f30 <HW_BNRG_Init>:
  return;
}


void HW_BNRG_Init(HW_BNRG_InitMode_t InitMode)
{
 8000f30:	b5f0      	push	{r4, r5, r6, r7, lr}
  hspi->Instance = BNRG_SPI_INSTANCE;
 8000f32:	4c44      	ldr	r4, [pc, #272]	; (8001044 <HW_BNRG_Init+0x114>)
  hspi->Init.Mode = BNRG_SPI_MODE;
 8000f34:	4e44      	ldr	r6, [pc, #272]	; (8001048 <HW_BNRG_Init+0x118>)
 8000f36:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi->Init.DataSize = BNRG_SPI_DATASIZE;
 8000f3a:	2500      	movs	r5, #0
  hspi->Init.Mode = BNRG_SPI_MODE;
 8000f3c:	e9c4 6302 	strd	r6, r3, [r4, #8]
  hspi->Init.DataSize = BNRG_SPI_DATASIZE;
 8000f40:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000f44:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hspi->Init.NSS = BNRG_SPI_NSS;
 8000f48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f4c:	6223      	str	r3, [r4, #32]
{
 8000f4e:	b089      	sub	sp, #36	; 0x24
  hspi->Init.CRCPolynomial = BNRG_SPI_CRCPOLYNOMIAL;
 8000f50:	2307      	movs	r3, #7
{
 8000f52:	4607      	mov	r7, r0
  HAL_SPI_Init(hspi);
 8000f54:	f104 0008 	add.w	r0, r4, #8
  hspi->Init.CRCPolynomial = BNRG_SPI_CRCPOLYNOMIAL;
 8000f58:	6363      	str	r3, [r4, #52]	; 0x34
  hspi->Init.CLKPhase = BNRG_SPI_CLKPHASE;
 8000f5a:	e9c4 5506 	strd	r5, r5, [r4, #24]
  hspi->Init.TIMode = BNRG_SPI_TIMODE;
 8000f5e:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
  hspi->Init.BaudRatePrescaler = BNRG_SPI_BAUDRATEPRESCALER;
 8000f62:	6265      	str	r5, [r4, #36]	; 0x24
  hspi->Init.CRCCalculation = BNRG_SPI_CRCCALCULATION;
 8000f64:	6325      	str	r5, [r4, #48]	; 0x30
  HAL_SPI_Init(hspi);
 8000f66:	f002 fa7e 	bl	8003466 <HAL_SPI_Init>
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8000f6a:	6873      	ldr	r3, [r6, #4]
  SPI_Init(&SpiHandle);

  LL_SPI_EnableDMAReq_TX(BNRG_SPI_INSTANCE);
  LL_SPI_EnableDMAReq_RX(BNRG_SPI_INSTANCE);

  __HAL_SPI_ENABLE(&SpiHandle);
 8000f6c:	68a2      	ldr	r2, [r4, #8]
 8000f6e:	f043 0302 	orr.w	r3, r3, #2
 8000f72:	6073      	str	r3, [r6, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8000f74:	6873      	ldr	r3, [r6, #4]
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	6073      	str	r3, [r6, #4]
 8000f7c:	6813      	ldr	r3, [r2, #0]

  SpiContext.SpiReceiveContext.PacketCont = FALSE;
  SpiContext.SpiTransmitContext.RequestPending = FALSE;
 8000f7e:	f884 5089 	strb.w	r5, [r4, #137]	; 0x89
  __HAL_SPI_ENABLE(&SpiHandle);
 8000f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  SpiContext.SpiReceiveContext.PacketCont = FALSE;
 8000f86:	f44f 7680 	mov.w	r6, #256	; 0x100
  __HAL_SPI_ENABLE(&SpiHandle);
 8000f8a:	6013      	str	r3, [r2, #0]
  SpiContext.SpiPeripheralState = SPI_AVAILABLE;
 8000f8c:	f884 506c 	strb.w	r5, [r4, #108]	; 0x6c
  SpiContext.SpiReceiveContext.PacketCont = FALSE;
 8000f90:	f8a4 607c 	strh.w	r6, [r4, #124]	; 0x7c
  SpiContext.SpiReceiveContext.BufferStatus = NO_BUFFER;

  if(InitMode != HW_BNRG_Limited)
 8000f94:	2f00      	cmp	r7, #0
 8000f96:	d044      	beq.n	8001022 <HW_BNRG_Init+0xf2>
  *         @arg @ref LL_PWR_WAKEUP_PIN5
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)
{
  CLEAR_BIT(PWR->CR4, WakeUpPin);
 8000f98:	4a2c      	ldr	r2, [pc, #176]	; (800104c <HW_BNRG_Init+0x11c>)
 8000f9a:	68d3      	ldr	r3, [r2, #12]
 8000f9c:	f023 0301 	bic.w	r3, r3, #1
 8000fa0:	60d3      	str	r3, [r2, #12]
  {
    LL_PWR_SetWakeUpPinPolarityHigh(BNRG_SPI_IRQ_WAKEUP_PIN);

    HW_TS_Create(CFG_TimProcID_isr, &TxRxTimerId, hw_ts_SingleShot, TimerTxRxCallback);
 8000fa2:	f504 7192 	add.w	r1, r4, #292	; 0x124
 8000fa6:	4b2a      	ldr	r3, [pc, #168]	; (8001050 <HW_BNRG_Init+0x120>)
 8000fa8:	462a      	mov	r2, r5
 8000faa:	4628      	mov	r0, r5
 8000fac:	f000 fad2 	bl	8001554 <HW_TS_Create>
  GPIO_InitStruct.Mode = BNRG_SPI_RESET_MODE;
 8000fb0:	2701      	movs	r7, #1
  HW_TS_Create(CFG_TimProcID_isr, &ubnRFResetTimerID, hw_ts_SingleShot, pf_nRFResetTimerCallBack);
 8000fb2:	4b28      	ldr	r3, [pc, #160]	; (8001054 <HW_BNRG_Init+0x124>)
  GPIO_InitStruct.Pin = BNRG_SPI_RESET_PIN;
 8000fb4:	9603      	str	r6, [sp, #12]
  HW_TS_Create(CFG_TimProcID_isr, &ubnRFResetTimerID, hw_ts_SingleShot, pf_nRFResetTimerCallBack);
 8000fb6:	462a      	mov	r2, r5
 8000fb8:	f10d 0107 	add.w	r1, sp, #7
 8000fbc:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = BNRG_SPI_RESET_PULL;
 8000fbe:	e9cd 7504 	strd	r7, r5, [sp, #16]
  GPIO_InitStruct.Speed = BNRG_SPI_RESET_SPEED;
 8000fc2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = BNRG_SPI_RESET_ALTERNATE;
 8000fc4:	9507      	str	r5, [sp, #28]
  HW_TS_Create(CFG_TimProcID_isr, &ubnRFResetTimerID, hw_ts_SingleShot, pf_nRFResetTimerCallBack);
 8000fc6:	f000 fac5 	bl	8001554 <HW_TS_Create>
  BNRG_SPI_RESET_CLK_ENABLE();
 8000fca:	4b23      	ldr	r3, [pc, #140]	; (8001058 <HW_BNRG_Init+0x128>)
 8000fcc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fce:	433a      	orrs	r2, r7
 8000fd0:	64da      	str	r2, [r3, #76]	; 0x4c
 8000fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd4:	403b      	ands	r3, r7
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 8000fd6:	462a      	mov	r2, r5
  BNRG_SPI_RESET_CLK_ENABLE();
 8000fd8:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 8000fda:	4631      	mov	r1, r6
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  BNRG_SPI_RESET_CLK_ENABLE();
 8000fe0:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 8000fe2:	f001 fdab 	bl	8002b3c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(BNRG_SPI_RESET_PORT, &GPIO_InitStruct);
 8000fe6:	a903      	add	r1, sp, #12
 8000fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fec:	f001 fcc2 	bl	8002974 <HAL_GPIO_Init>
  HW_TS_Start(ubnRFResetTimerID, BLUENRG_HOLD_TIME_IN_RESET);
 8000ff0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000ff4:	211c      	movs	r1, #28
 8000ff6:	f000 fba9 	bl	800174c <HW_TS_Start>
  RfResetTimerLock = 1;
 8000ffa:	7027      	strb	r7, [r4, #0]
  while(RfResetTimerLock == 1)
 8000ffc:	7823      	ldrb	r3, [r4, #0]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d00c      	beq.n	800101c <HW_BNRG_Init+0xec>
  HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 8001002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001006:	2201      	movs	r2, #1
 8001008:	f44f 7180 	mov.w	r1, #256	; 0x100
 800100c:	f001 fd96 	bl	8002b3c <HAL_GPIO_WritePin>
  HW_TS_Delete(ubnRFResetTimerID);
 8001010:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001014:	f000 fb8c 	bl	8001730 <HW_TS_Delete>
    LL_PWR_DisableGPIOPullUp(BNRG_SPI_CS_STDBY_PIN, BNRG_SPI_CS_STDBY_PORT);
    LL_PWR_DisableGPIOPullUp(BNRG_SPI_RESET_STDBY_PIN, BNRG_SPI_RESET_STDBY_PORT);
  }

  return;
}
 8001018:	b009      	add	sp, #36	; 0x24
 800101a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HW_SleepMode();
 800101c:	f7ff fd7a 	bl	8000b14 <HW_SleepMode>
 8001020:	e7ec      	b.n	8000ffc <HW_BNRG_Init+0xcc>
  *         @arg @ref LL_PWR_GPIO_BIT_15
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
  CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber);
 8001022:	4a0e      	ldr	r2, [pc, #56]	; (800105c <HW_BNRG_Init+0x12c>)
 8001024:	6813      	ldr	r3, [r2, #0]
 8001026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800102a:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
 800102c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001030:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HW_BNRG_Init+0x130>)
 8001032:	6811      	ldr	r1, [r2, #0]
 8001034:	400b      	ands	r3, r1
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	6832      	ldr	r2, [r6, #0]
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HW_BNRG_Init+0x134>)
 800103c:	4013      	ands	r3, r2
 800103e:	6033      	str	r3, [r6, #0]
  return;
 8001040:	e7ea      	b.n	8001018 <HW_BNRG_Init+0xe8>
 8001042:	bf00      	nop
 8001044:	20000038 	.word	0x20000038
 8001048:	40003c00 	.word	0x40003c00
 800104c:	40007000 	.word	0x40007000
 8001050:	08000b5d 	.word	0x08000b5d
 8001054:	08000b51 	.word	0x08000b51
 8001058:	40021000 	.word	0x40021000
 800105c:	40007034 	.word	0x40007034
 8001060:	bfff8fc7 	.word	0xbfff8fc7
 8001064:	bfff8fdf 	.word	0xbfff8fdf

08001068 <HW_BNRG_EvtReq>:
}


void HW_BNRG_EvtReq(uint8_t *buffer, uint16_t buff_size)
{
  SpiContext.SpiReceiveContext.pBuffer = buffer;
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <HW_BNRG_EvtReq+0x20>)
  SpiContext.SpiReceiveContext.BufferSize = buff_size;
  SpiContext.SpiReceiveContext.BufferStatus = BUFFER_AVAILABLE;
 800106a:	2200      	movs	r2, #0
  SpiContext.SpiReceiveContext.pBuffer = buffer;
 800106c:	6758      	str	r0, [r3, #116]	; 0x74
  SpiContext.SpiReceiveContext.BufferSize = buff_size;
 800106e:	f8a3 1078 	strh.w	r1, [r3, #120]	; 0x78
  SpiContext.SpiReceiveContext.BufferStatus = BUFFER_AVAILABLE;
 8001072:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  if( SpiContext.SpiReceiveContext.PacketCont == TRUE )
 8001076:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800107a:	2b01      	cmp	r3, #1
 800107c:	d102      	bne.n	8001084 <HW_BNRG_EvtReq+0x1c>
  {
    SPI_Receive_Manager(SPI_REQUEST_PAYLOAD);
 800107e:	2002      	movs	r0, #2
 8001080:	f7ff bdde 	b.w	8000c40 <SPI_Receive_Manager>
  }
  else
  {
    Enable_SPI_Receiving_Path();
 8001084:	f7ff bd98 	b.w	8000bb8 <Enable_SPI_Receiving_Path>
 8001088:	20000038 	.word	0x20000038

0800108c <HW_BNRG_SpiIrqCb>:
  return;
}


void HW_BNRG_SpiIrqCb(void)
{  
 800108c:	b538      	push	{r3, r4, r5, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800108e:	b672      	cpsid	i
  __disable_irq();
  if(SpiContext.SpiPeripheralState == SPI_AVAILABLE)
 8001090:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <HW_BNRG_SpiIrqCb+0x30>)
 8001092:	f893 506c 	ldrb.w	r5, [r3, #108]	; 0x6c
 8001096:	b975      	cbnz	r5, 80010b6 <HW_BNRG_SpiIrqCb+0x2a>
  {
    SpiContext.SpiPeripheralState = SPI_BUSY;
 8001098:	2401      	movs	r4, #1
 800109a:	f883 406c 	strb.w	r4, [r3, #108]	; 0x6c
  __ASM volatile ("cpsie i" : : : "memory");
 800109e:	b662      	cpsie	i
    __enable_irq();
    Enable_SPI_CS();
 80010a0:	f7ff fd62 	bl	8000b68 <Enable_SPI_CS>
    SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_RX);
 80010a4:	4628      	mov	r0, r5
 80010a6:	f7ff fdcb 	bl	8000c40 <SPI_Receive_Manager>
    LPM_SetStopMode(LPM_SPI_RX_Id, LPM_StopMode_En);
 80010aa:	4621      	mov	r1, r4
 80010ac:	4620      	mov	r0, r4
  }
  else
  {
    __enable_irq();
  }
}
 80010ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    LPM_SetStopMode(LPM_SPI_RX_Id, LPM_StopMode_En);
 80010b2:	f000 bea9 	b.w	8001e08 <LPM_SetStopMode>
 80010b6:	b662      	cpsie	i
}
 80010b8:	bd38      	pop	{r3, r4, r5, pc}
 80010ba:	bf00      	nop
 80010bc:	20000038 	.word	0x20000038

080010c0 <HW_BNRG_DMATxCb>:


void HW_BNRG_DMATxCb(void)
{
 80010c0:	b538      	push	{r3, r4, r5, lr}
  if(__HAL_DMA_GET_IT_SOURCE(SpiHandle.hdmatx, DMA_IT_TC)  && __HAL_DMA_GET_FLAG(SpiHandle.hdmatx, BNRG_SPI_TX_DMA_TC_FLAG))
 80010c2:	4c20      	ldr	r4, [pc, #128]	; (8001144 <HW_BNRG_DMATxCb+0x84>)
 80010c4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	0791      	lsls	r1, r2, #30
 80010cc:	d507      	bpl.n	80010de <HW_BNRG_DMATxCb+0x1e>
 80010ce:	4a1e      	ldr	r2, [pc, #120]	; (8001148 <HW_BNRG_DMATxCb+0x88>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	bf8c      	ite	hi
 80010d4:	4b1d      	ldrhi	r3, [pc, #116]	; (800114c <HW_BNRG_DMATxCb+0x8c>)
 80010d6:	4b1e      	ldrls	r3, [pc, #120]	; (8001150 <HW_BNRG_DMATxCb+0x90>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	0692      	lsls	r2, r2, #26
 80010dc:	d400      	bmi.n	80010e0 <HW_BNRG_DMATxCb+0x20>
      TransmitClosure();
    }
  }

  return;
}
 80010de:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmatx, BNRG_SPI_TX_DMA_TC_FLAG);
 80010e0:	2220      	movs	r2, #32
 80010e2:	605a      	str	r2, [r3, #4]
    if(SpiContext.SpiTransmitContext.PacketCont == TRUE)
 80010e4:	f894 5088 	ldrb.w	r5, [r4, #136]	; 0x88
 80010e8:	2d01      	cmp	r5, #1
 80010ea:	d10d      	bne.n	8001108 <HW_BNRG_DMATxCb+0x48>
      SpiContext.SpiTransmitContext.pPayloadData += SpiContext.SpiTransmitContext.PayloadSizeToTransmit;
 80010ec:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80010f0:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
 80010f4:	4413      	add	r3, r2
 80010f6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
      DisableEnable_SPI_CS();
 80010fa:	f7ff fd4d 	bl	8000b98 <DisableEnable_SPI_CS>
      SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_TX);
 80010fe:	4628      	mov	r0, r5
}
 8001100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_TX);
 8001104:	f7ff bd9c 	b.w	8000c40 <SPI_Receive_Manager>
  LPM_SetStopMode(LPM_SPI_TX_Id, LPM_StopMode_Dis);
 8001108:	2100      	movs	r1, #0
 800110a:	4608      	mov	r0, r1
 800110c:	f000 fe7c 	bl	8001e08 <LPM_SetStopMode>
  SpiContext.SpiPeripheralState = SPI_AVAILABLE;
 8001110:	2300      	movs	r3, #0
 8001112:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
  Disable_SPI_CS();
 8001116:	f7ff fd2f 	bl	8000b78 <Disable_SPI_CS>
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 800111a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	6813      	ldr	r3, [r2, #0]
 8001120:	f023 0301 	bic.w	r3, r3, #1
 8001124:	6013      	str	r3, [r2, #0]
  __HAL_DMA_DISABLE(SpiHandle.hdmarx);
 8001126:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	6813      	ldr	r3, [r2, #0]
 800112c:	f023 0301 	bic.w	r3, r3, #1
 8001130:	6013      	str	r3, [r2, #0]
  if(SpiContext.SpiReceiveContext.BufferStatus == BUFFER_AVAILABLE)
 8001132:	f894 307d 	ldrb.w	r3, [r4, #125]	; 0x7d
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1d1      	bne.n	80010de <HW_BNRG_DMATxCb+0x1e>
}
 800113a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Enable_SPI_Receiving_Path();
 800113e:	f7ff bd3b 	b.w	8000bb8 <Enable_SPI_Receiving_Path>
 8001142:	bf00      	nop
 8001144:	20000038 	.word	0x20000038
 8001148:	40020080 	.word	0x40020080
 800114c:	40020400 	.word	0x40020400
 8001150:	40020000 	.word	0x40020000

08001154 <HW_BNRG_TimStartAllowed>:
}


void HW_BNRG_TimStartAllowed(void)
{
  HW_TS_Start(TxRxTimerId, TimeoutTicks);
 8001154:	4b03      	ldr	r3, [pc, #12]	; (8001164 <HW_BNRG_TimStartAllowed+0x10>)
 8001156:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
 800115a:	f893 0124 	ldrb.w	r0, [r3, #292]	; 0x124
 800115e:	f000 baf5 	b.w	800174c <HW_TS_Start>
 8001162:	bf00      	nop
 8001164:	20000038 	.word	0x20000038

08001168 <HW_BNRG_TimStartReq>:
   * the Timer requested can be started immediately because there is no risk that
   * the timer is already in use.
   * If a specific application needs to handle the timer differently,
   * it is suggested to overload the function without change the COMMON one. 
   */
  HW_BNRG_TimStartAllowed();
 8001168:	f7ff bff4 	b.w	8001154 <HW_BNRG_TimStartAllowed>

0800116c <WakeupBlueNRG>:
{
 800116c:	b510      	push	{r4, lr}
  pTimerTxRxCallback = TimerTransmitCallback;
 800116e:	4c08      	ldr	r4, [pc, #32]	; (8001190 <WakeupBlueNRG+0x24>)
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <WakeupBlueNRG+0x28>)
 8001172:	6063      	str	r3, [r4, #4]
  Enable_SPI_CS();
 8001174:	f7ff fcf8 	bl	8000b68 <Enable_SPI_CS>
  TimeoutTicks = SPI_TX_TIMEOUT;
 8001178:	2306      	movs	r3, #6
 800117a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
  HW_BNRG_TimStartReq();
 800117e:	f7ff fff3 	bl	8001168 <HW_BNRG_TimStartReq>
  LPM_SetStopMode(LPM_SPI_TX_Id, LPM_StopMode_Dis);
 8001182:	2100      	movs	r1, #0
}
 8001184:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LPM_SetStopMode(LPM_SPI_TX_Id, LPM_StopMode_Dis);
 8001188:	4608      	mov	r0, r1
 800118a:	f000 be3d 	b.w	8001e08 <LPM_SetStopMode>
 800118e:	bf00      	nop
 8001190:	20000038 	.word	0x20000038
 8001194:	08000d39 	.word	0x08000d39

08001198 <HW_BNRG_Send>:
{  
 8001198:	b508      	push	{r3, lr}
  SpiContext.SpiTransmitContext.pPayloadData = payload_data;
 800119a:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <HW_BNRG_Send+0x34>)
 800119c:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  SpiContext.SpiTransmitContext.PayloadSizeLeftToTransmit = payload_size;
 80011a0:	f8a3 1084 	strh.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("cpsid i" : : : "memory");
 80011a4:	b672      	cpsid	i
  if(SpiContext.SpiPeripheralState == SPI_AVAILABLE)
 80011a6:	f893 106c 	ldrb.w	r1, [r3, #108]	; 0x6c
 80011aa:	2201      	movs	r2, #1
 80011ac:	b949      	cbnz	r1, 80011c2 <HW_BNRG_Send+0x2a>
  HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 80011ae:	2017      	movs	r0, #23
    SpiContext.SpiPeripheralState = SPI_BUSY;
 80011b0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
  HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 80011b4:	f001 fb40 	bl	8002838 <HAL_NVIC_DisableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80011b8:	b662      	cpsie	i
}
 80011ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    WakeupBlueNRG();
 80011be:	f7ff bfd5 	b.w	800116c <WakeupBlueNRG>
    SpiContext.SpiTransmitContext.RequestPending = TRUE;
 80011c2:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 80011c6:	b662      	cpsie	i
}
 80011c8:	bd08      	pop	{r3, pc}
 80011ca:	bf00      	nop
 80011cc:	20000038 	.word	0x20000038

080011d0 <ReceiveClosure>:
{
 80011d0:	b510      	push	{r4, lr}
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 80011d2:	4c12      	ldr	r4, [pc, #72]	; (800121c <ReceiveClosure+0x4c>)
 80011d4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	6813      	ldr	r3, [r2, #0]
 80011da:	f023 0301 	bic.w	r3, r3, #1
 80011de:	6013      	str	r3, [r2, #0]
  __HAL_DMA_DISABLE(SpiHandle.hdmarx);
 80011e0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	6813      	ldr	r3, [r2, #0]
 80011e6:	f023 0301 	bic.w	r3, r3, #1
 80011ea:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80011ec:	b672      	cpsid	i
  HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 80011ee:	2017      	movs	r0, #23
 80011f0:	f001 fb22 	bl	8002838 <HAL_NVIC_DisableIRQ>
  if(SpiContext.SpiTransmitContext.RequestPending == TRUE)
 80011f4:	f894 2089 	ldrb.w	r2, [r4, #137]	; 0x89
 80011f8:	2a01      	cmp	r2, #1
 80011fa:	f04f 0300 	mov.w	r3, #0
 80011fe:	d108      	bne.n	8001212 <ReceiveClosure+0x42>
    SpiContext.SpiTransmitContext.RequestPending = FALSE;
 8001200:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
    SpiContext.SpiPeripheralState = SPI_BUSY;
 8001204:	f884 206c 	strb.w	r2, [r4, #108]	; 0x6c
  __ASM volatile ("cpsie i" : : : "memory");
 8001208:	b662      	cpsie	i
}
 800120a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    WakeupBlueNRG();
 800120e:	f7ff bfad 	b.w	800116c <WakeupBlueNRG>
    SpiContext.SpiPeripheralState = SPI_AVAILABLE;
 8001212:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
 8001216:	b662      	cpsie	i
}
 8001218:	bd10      	pop	{r4, pc}
 800121a:	bf00      	nop
 800121c:	20000038 	.word	0x20000038

08001220 <ProcessEndOfReceive>:
{
 8001220:	b510      	push	{r4, lr}
  SpiContext.SpiReceiveContext.BufferStatus = NO_BUFFER;
 8001222:	4c06      	ldr	r4, [pc, #24]	; (800123c <ProcessEndOfReceive+0x1c>)
 8001224:	2301      	movs	r3, #1
 8001226:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
  ReceiveClosure();
 800122a:	f7ff ffd1 	bl	80011d0 <ReceiveClosure>
  HW_BNRG_Isr(SpiContext.SpiReceiveContext.PayloadLength);
 800122e:	f8b4 0072 	ldrh.w	r0, [r4, #114]	; 0x72
}
 8001232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HW_BNRG_Isr(SpiContext.SpiReceiveContext.PayloadLength);
 8001236:	f000 bd57 	b.w	8001ce8 <HW_BNRG_Isr>
 800123a:	bf00      	nop
 800123c:	20000038 	.word	0x20000038

08001240 <HW_BNRG_DMARxCb>:
{
 8001240:	b538      	push	{r3, r4, r5, lr}
  if(__HAL_DMA_GET_IT_SOURCE(SpiHandle.hdmarx, DMA_IT_TC)  && __HAL_DMA_GET_FLAG(SpiHandle.hdmarx, BNRG_SPI_RX_DMA_TC_FLAG))
 8001242:	4c53      	ldr	r4, [pc, #332]	; (8001390 <HW_BNRG_DMARxCb+0x150>)
 8001244:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	0795      	lsls	r5, r2, #30
 800124c:	d507      	bpl.n	800125e <HW_BNRG_DMARxCb+0x1e>
 800124e:	4951      	ldr	r1, [pc, #324]	; (8001394 <HW_BNRG_DMARxCb+0x154>)
 8001250:	428b      	cmp	r3, r1
 8001252:	bf8c      	ite	hi
 8001254:	4a50      	ldrhi	r2, [pc, #320]	; (8001398 <HW_BNRG_DMARxCb+0x158>)
 8001256:	4a51      	ldrls	r2, [pc, #324]	; (800139c <HW_BNRG_DMARxCb+0x15c>)
 8001258:	6810      	ldr	r0, [r2, #0]
 800125a:	0780      	lsls	r0, r0, #30
 800125c:	d400      	bmi.n	8001260 <HW_BNRG_DMARxCb+0x20>
}
 800125e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmarx, BNRG_SPI_RX_DMA_TC_FLAG);
 8001260:	2002      	movs	r0, #2
 8001262:	6050      	str	r0, [r2, #4]
    __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmatx, BNRG_SPI_TX_DMA_TC_FLAG);
 8001264:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001266:	6815      	ldr	r5, [r2, #0]
 8001268:	428d      	cmp	r5, r1
 800126a:	bf8c      	ite	hi
 800126c:	484a      	ldrhi	r0, [pc, #296]	; (8001398 <HW_BNRG_DMARxCb+0x158>)
 800126e:	484b      	ldrls	r0, [pc, #300]	; (800139c <HW_BNRG_DMARxCb+0x15c>)
 8001270:	2220      	movs	r2, #32
 8001272:	6042      	str	r2, [r0, #4]
    switch (SpiContext.SpiReceiveContext.SpiReceiveEvent)
 8001274:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8001278:	2a03      	cmp	r2, #3
 800127a:	d8f0      	bhi.n	800125e <HW_BNRG_DMARxCb+0x1e>
 800127c:	e8df f002 	tbb	[pc, r2]
 8001280:	2a243802 	.word	0x2a243802
        byte_count = (ReceivedHeader[4]<<8)|ReceivedHeader[3];
 8001284:	f894 2090 	ldrb.w	r2, [r4, #144]	; 0x90
 8001288:	f894 308f 	ldrb.w	r3, [r4, #143]	; 0x8f
        if ((byte_count == 0) || (ready_state != BLUENRG_READY_STATE))
 800128c:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8001290:	d003      	beq.n	800129a <HW_BNRG_DMARxCb+0x5a>
 8001292:	f894 008c 	ldrb.w	r0, [r4, #140]	; 0x8c
 8001296:	2802      	cmp	r0, #2
 8001298:	d012      	beq.n	80012c0 <HW_BNRG_DMARxCb+0x80>
          if (HAL_GPIO_ReadPin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN) == GPIO_PIN_RESET)
 800129a:	4841      	ldr	r0, [pc, #260]	; (80013a0 <HW_BNRG_DMARxCb+0x160>)
 800129c:	2140      	movs	r1, #64	; 0x40
 800129e:	f001 fc47 	bl	8002b30 <HAL_GPIO_ReadPin>
 80012a2:	4604      	mov	r4, r0
 80012a4:	b948      	cbnz	r0, 80012ba <HW_BNRG_DMARxCb+0x7a>
            Disable_SPI_CS();
 80012a6:	f7ff fc67 	bl	8000b78 <Disable_SPI_CS>
            LPM_SetStopMode(LPM_SPI_RX_Id, LPM_StopMode_Dis);
 80012aa:	4621      	mov	r1, r4
 80012ac:	2001      	movs	r0, #1
 80012ae:	f000 fdab 	bl	8001e08 <LPM_SetStopMode>
}
 80012b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            ReceiveClosure();
 80012b6:	f7ff bf8b 	b.w	80011d0 <ReceiveClosure>
            DisableEnable_SPI_CS();
 80012ba:	f7ff fc6d 	bl	8000b98 <DisableEnable_SPI_CS>
            SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_RX); /**< BlueNRG not ready for reading */
 80012be:	2000      	movs	r0, #0
}
 80012c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_TX);  /**< BlueNRG not ready for writing */
 80012c4:	f7ff bcbc 	b.w	8000c40 <SPI_Receive_Manager>
        HW_BNRG_Isr(SpiContext.SpiReceiveContext.PayloadLength);
 80012c8:	f8b4 0072 	ldrh.w	r0, [r4, #114]	; 0x72
}
 80012cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        HW_BNRG_Isr(SpiContext.SpiReceiveContext.PayloadLength);
 80012d0:	f000 bd0a 	b.w	8001ce8 <HW_BNRG_Isr>
        Disable_SPI_CS();
 80012d4:	f7ff fc50 	bl	8000b78 <Disable_SPI_CS>
        LPM_SetStopMode(LPM_SPI_RX_Id, LPM_StopMode_Dis);
 80012d8:	2100      	movs	r1, #0
 80012da:	2001      	movs	r0, #1
 80012dc:	f000 fd94 	bl	8001e08 <LPM_SetStopMode>
        pTimerTxRxCallback = ProcessEndOfReceive;
 80012e0:	4b30      	ldr	r3, [pc, #192]	; (80013a4 <HW_BNRG_DMARxCb+0x164>)
 80012e2:	6063      	str	r3, [r4, #4]
        TimeoutTicks = SPI_END_RECEIVE_FIX_TIMEOUT;
 80012e4:	2302      	movs	r3, #2
 80012e6:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
        HW_BNRG_TimStartReq();
 80012ea:	f7ff ff3d 	bl	8001168 <HW_BNRG_TimStartReq>
        break;
 80012ee:	e7b6      	b.n	800125e <HW_BNRG_DMARxCb+0x1e>
        byte_count = (ReceivedHeader[2]<<8)|ReceivedHeader[1];
 80012f0:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
 80012f4:	f894 208d 	ldrb.w	r2, [r4, #141]	; 0x8d
        if ((byte_count == 0) || (ready_state != BLUENRG_READY_STATE))
 80012f8:	ea52 2200 	orrs.w	r2, r2, r0, lsl #8
 80012fc:	d003      	beq.n	8001306 <HW_BNRG_DMARxCb+0xc6>
 80012fe:	f894 008c 	ldrb.w	r0, [r4, #140]	; 0x8c
 8001302:	2802      	cmp	r0, #2
 8001304:	d003      	beq.n	800130e <HW_BNRG_DMARxCb+0xce>
          DisableEnable_SPI_CS();
 8001306:	f7ff fc47 	bl	8000b98 <DisableEnable_SPI_CS>
          SPI_Receive_Manager(SPI_REQUEST_VALID_HEADER_FOR_TX);  /**< BlueNRG not ready for writing */
 800130a:	2001      	movs	r0, #1
 800130c:	e7d8      	b.n	80012c0 <HW_BNRG_DMARxCb+0x80>
          if( byte_count < SpiContext.SpiTransmitContext.PayloadSizeLeftToTransmit)
 800130e:	f8b4 0084 	ldrh.w	r0, [r4, #132]	; 0x84
 8001312:	4290      	cmp	r0, r2
            SpiContext.SpiTransmitContext.PayloadSizeToTransmit = byte_count;
 8001314:	bf83      	ittte	hi
 8001316:	f8a4 2086 	strhhi.w	r2, [r4, #134]	; 0x86
            SpiContext.SpiTransmitContext.PayloadSizeLeftToTransmit -= SpiContext.SpiTransmitContext.PayloadSizeToTransmit;
 800131a:	1a82      	subhi	r2, r0, r2
 800131c:	f8a4 2084 	strhhi.w	r2, [r4, #132]	; 0x84
            SpiContext.SpiTransmitContext.PacketCont = FALSE;
 8001320:	2200      	movls	r2, #0
            SpiContext.SpiTransmitContext.PacketCont = TRUE;
 8001322:	bf88      	it	hi
 8001324:	2201      	movhi	r2, #1
            SpiContext.SpiTransmitContext.PacketCont = FALSE;
 8001326:	f884 2088 	strb.w	r2, [r4, #136]	; 0x88
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 800132a:	682a      	ldr	r2, [r5, #0]
            SpiContext.SpiTransmitContext.PayloadSizeToTransmit = SpiContext.SpiTransmitContext.PayloadSizeLeftToTransmit;
 800132c:	bf98      	it	ls
 800132e:	f8a4 0086 	strhls.w	r0, [r4, #134]	; 0x86
  __HAL_DMA_DISABLE(SpiHandle.hdmatx);
 8001332:	f022 0201 	bic.w	r2, r2, #1
 8001336:	602a      	str	r2, [r5, #0]
  __HAL_DMA_DISABLE(SpiHandle.hdmarx);
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	f022 0201 	bic.w	r2, r2, #1
 800133e:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(SpiHandle.hdmarx, DMA_IT_TC); /**< Disable Receive packet notification */
 8001340:	681a      	ldr	r2, [r3, #0]
  __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmatx, BNRG_SPI_TX_DMA_TC_FLAG); /**< Clear flag in DMA */
 8001342:	428d      	cmp	r5, r1
  __HAL_DMA_DISABLE_IT(SpiHandle.hdmarx, DMA_IT_TC); /**< Disable Receive packet notification */
 8001344:	f022 0202 	bic.w	r2, r2, #2
 8001348:	601a      	str	r2, [r3, #0]
  __HAL_DMA_CLEAR_FLAG(SpiHandle.hdmatx, BNRG_SPI_TX_DMA_TC_FLAG); /**< Clear flag in DMA */
 800134a:	bf8c      	ite	hi
 800134c:	4a12      	ldrhi	r2, [pc, #72]	; (8001398 <HW_BNRG_DMARxCb+0x158>)
 800134e:	4a13      	ldrls	r2, [pc, #76]	; (800139c <HW_BNRG_DMARxCb+0x15c>)
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8001350:	4d15      	ldr	r5, [pc, #84]	; (80013a8 <HW_BNRG_DMARxCb+0x168>)
 8001352:	2320      	movs	r3, #32
 8001354:	6053      	str	r3, [r2, #4]
  HAL_NVIC_ClearPendingIRQ(BNRG_SPI_DMA_TX_IRQn); /**< Clear DMA pending bit in NVIC */
 8001356:	2039      	movs	r0, #57	; 0x39
 8001358:	f001 fa92 	bl	8002880 <HAL_NVIC_ClearPendingIRQ>
  __HAL_DMA_ENABLE_IT(SpiHandle.hdmatx, DMA_IT_TC);  /**< Enable Transmit packet notification */
 800135c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  LL_DMA_SetDataLength(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, SpiContext.SpiTransmitContext.PayloadSizeToTransmit); /**< Set counter in DMA TX */
 800135e:	f8b4 1086 	ldrh.w	r1, [r4, #134]	; 0x86
  __HAL_DMA_ENABLE_IT(SpiHandle.hdmatx, DMA_IT_TC);  /**< Enable Transmit packet notification */
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	6813      	ldr	r3, [r2, #0]
 8001366:	f043 0302 	orr.w	r3, r3, #2
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	682b      	ldr	r3, [r5, #0]
 800136e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001372:	602b      	str	r3, [r5, #0]
  LL_DMA_SetDataLength(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, SpiContext.SpiTransmitContext.PayloadSizeToTransmit); /**< Set counter in DMA TX */
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fc37 	bl	8000be8 <LL_DMA_SetDataLength.constprop.0>
  LL_DMA_SetMemoryAddress(BNRG_SPI_TX_DMA_ID, BNRG_SPI_TX_DMA_CHANNEL, (uint32_t)SpiContext.SpiTransmitContext.pPayloadData);  /**< Set memory address in DMA TX */
 800137a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800137e:	60eb      	str	r3, [r5, #12]
  __HAL_DMA_ENABLE(SpiHandle.hdmatx); /**< Enable DMA TX */
 8001380:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	6813      	ldr	r3, [r2, #0]
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	6013      	str	r3, [r2, #0]
  return;
 800138c:	e767      	b.n	800125e <HW_BNRG_DMARxCb+0x1e>
 800138e:	bf00      	nop
 8001390:	20000038 	.word	0x20000038
 8001394:	40020080 	.word	0x40020080
 8001398:	40020400 	.word	0x40020400
 800139c:	40020000 	.word	0x40020000
 80013a0:	48001000 	.word	0x48001000
 80013a4:	08001221 	.word	0x08001221
 80013a8:	4002041c 	.word	0x4002041c

080013ac <ReadRtcSsrValue>:
static uint32_t ReadRtcSsrValue(void)
{
  uint32_t first_read;
  uint32_t second_read;

  first_read = LL_RTC_TIME_GetSubSecond(phrtc->Instance);
 80013ac:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <ReadRtcSsrValue+0x1c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80013b2:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80013b4:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80013b6:	b280      	uxth	r0, r0
 80013b8:	b29b      	uxth	r3, r3
  second_read = LL_RTC_TIME_GetSubSecond(phrtc->Instance);

  while(first_read != second_read)
 80013ba:	4298      	cmp	r0, r3
 80013bc:	d100      	bne.n	80013c0 <ReadRtcSsrValue+0x14>
    first_read = second_read;
    second_read = LL_RTC_TIME_GetSubSecond(phrtc->Instance);
  }

  return second_read;
}
 80013be:	4770      	bx	lr
 80013c0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80013c2:	4618      	mov	r0, r3
    second_read = LL_RTC_TIME_GetSubSecond(phrtc->Instance);
 80013c4:	b28b      	uxth	r3, r1
 80013c6:	e7f8      	b.n	80013ba <ReadRtcSsrValue+0xe>
 80013c8:	20000164 	.word	0x20000164

080013cc <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80013cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80013ce:	4b19      	ldr	r3, [pc, #100]	; (8001434 <UnlinkTimer+0x68>)
 80013d0:	791a      	ldrb	r2, [r3, #4]
 80013d2:	4282      	cmp	r2, r0
 80013d4:	f04f 0218 	mov.w	r2, #24
 80013d8:	d115      	bne.n	8001406 <UnlinkTimer+0x3a>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80013da:	791c      	ldrb	r4, [r3, #4]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80013dc:	fb02 3200 	mla	r2, r2, r0, r3
    PreviousRunningTimerID = CurrentRunningTimerID;
 80013e0:	b2e4      	uxtb	r4, r4
 80013e2:	715c      	strb	r4, [r3, #5]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80013e4:	7f52      	ldrb	r2, [r2, #29]
 80013e6:	b2d2      	uxtb	r2, r2
 80013e8:	711a      	strb	r2, [r3, #4]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80013ea:	2218      	movs	r2, #24
 80013ec:	fb02 3000 	mla	r0, r2, r0, r3
 80013f0:	2201      	movs	r2, #1
 80013f2:	7502      	strb	r2, [r0, #20]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80013f4:	791a      	ldrb	r2, [r3, #4]
 80013f6:	2a06      	cmp	r2, #6
 80013f8:	d104      	bne.n	8001404 <UnlinkTimer+0x38>
 80013fa:	b919      	cbnz	r1, 8001404 <UnlinkTimer+0x38>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80013fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001400:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  }

  return;
}
 8001404:	bdf0      	pop	{r4, r5, r6, r7, pc}
    previous_id = aTimerContext[TimerID].PreviousID;
 8001406:	fb02 3400 	mla	r4, r2, r0, r3
 800140a:	7f26      	ldrb	r6, [r4, #28]
    next_id = aTimerContext[TimerID].NextID;
 800140c:	f894 c01d 	ldrb.w	ip, [r4, #29]
    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001410:	7f67      	ldrb	r7, [r4, #29]
 8001412:	fb02 3606 	mla	r6, r2, r6, r3
 8001416:	b2ff      	uxtb	r7, r7
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001418:	f1bc 0f06 	cmp.w	ip, #6
    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 800141c:	7777      	strb	r7, [r6, #29]
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 800141e:	bf18      	it	ne
 8001420:	7f24      	ldrbne	r4, [r4, #28]
    next_id = aTimerContext[TimerID].NextID;
 8001422:	fa5f f58c 	uxtb.w	r5, ip
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001426:	bf1e      	ittt	ne
 8001428:	fb02 3205 	mlane	r2, r2, r5, r3
 800142c:	b2e4      	uxtbne	r4, r4
 800142e:	7714      	strbne	r4, [r2, #28]
 8001430:	e7db      	b.n	80013ea <UnlinkTimer+0x1e>
 8001432:	bf00      	nop
 8001434:	20000164 	.word	0x20000164

08001438 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001438:	b510      	push	{r4, lr}
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800143a:	4c0e      	ldr	r4, [pc, #56]	; (8001474 <ReturnTimeElapsed+0x3c>)
 800143c:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8001440:	3301      	adds	r3, #1
 8001442:	d015      	beq.n	8001470 <ReturnTimeElapsed+0x38>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001444:	f7ff ffb2 	bl	80013ac <ReadRtcSsrValue>

    if (SSRValueOnLastSetup >= return_value)
 8001448:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800144c:	4283      	cmp	r3, r0
    {
      return_value = SSRValueOnLastSetup - return_value;
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 800144e:	bf3b      	ittet	cc
 8001450:	f8b4 309c 	ldrhcc.w	r3, [r4, #156]	; 0x9c
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001454:	f8d4 2098 	ldrcc.w	r2, [r4, #152]	; 0x98
      return_value = SSRValueOnLastSetup - return_value;
 8001458:	f8d4 3098 	ldrcs.w	r3, [r4, #152]	; 0x98
      return_value = SSRValueOnLastSetup + wrap_counter;
 800145c:	189b      	addcc	r3, r3, r2
 800145e:	1a18      	subs	r0, r3, r0

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001460:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
 8001464:	4358      	muls	r0, r3
    return_value = return_value >> WakeupTimerDivider;
 8001466:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
 800146a:	40d8      	lsrs	r0, r3
  {
    return_value = 0;
  }

  return (uint16_t)return_value;
}
 800146c:	b280      	uxth	r0, r0
 800146e:	bd10      	pop	{r4, pc}
    return_value = 0;
 8001470:	2000      	movs	r0, #0
 8001472:	e7fb      	b.n	800146c <ReturnTimeElapsed+0x34>
 8001474:	20000164 	.word	0x20000164

08001478 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8001478:	b538      	push	{r3, r4, r5, lr}
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 800147a:	4c34      	ldr	r4, [pc, #208]	; (800154c <HW_TS_Init+0xd4>)
 800147c:	6021      	str	r1, [r4, #0]


  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - (LL_RTC_WAKEUP_GetClock(phrtc->Instance)));
 800147e:	6809      	ldr	r1, [r1, #0]
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  */
__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_WUCKSEL));
 8001480:	688b      	ldr	r3, [r1, #8]
  return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos);
 8001482:	690a      	ldr	r2, [r1, #16]
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_WUCKSEL));
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	f1c3 0304 	rsb	r3, r3, #4
 800148c:	b2dd      	uxtb	r5, r3
  return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_S));
 800148e:	690b      	ldr	r3, [r1, #16]
 8001490:	f884 509f 	strb.w	r5, [r4, #159]	; 0x9f
 8001494:	f3c3 030e 	ubfx	r3, r3, #0, #15
  AsynchPrescalerUserConfig = (uint8_t)LL_RTC_GetAsynchPrescaler(phrtc->Instance) + 1;
  SynchPrescalerUserConfig = (uint16_t)LL_RTC_GetSynchPrescaler(phrtc->Instance) + 1;
 8001498:	3301      	adds	r3, #1
  return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos);
 800149a:	f3c2 4206 	ubfx	r2, r2, #16, #7
  AsynchPrescalerUserConfig = (uint8_t)LL_RTC_GetAsynchPrescaler(phrtc->Instance) + 1;
 800149e:	3201      	adds	r2, #1
  SynchPrescalerUserConfig = (uint16_t)LL_RTC_GetSynchPrescaler(phrtc->Instance) + 1;
 80014a0:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = (((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) >> WakeupTimerDivider) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY;
 80014a4:	3b01      	subs	r3, #1
 80014a6:	4353      	muls	r3, r2
 80014a8:	412b      	asrs	r3, r5
  AsynchPrescalerUserConfig = (uint8_t)LL_RTC_GetAsynchPrescaler(phrtc->Instance) + 1;
 80014aa:	f884 209e 	strb.w	r2, [r4, #158]	; 0x9e
  localmaxwakeuptimersetup = (((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) >> WakeupTimerDivider) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY;
 80014ae:	3b10      	subs	r3, #16

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80014b0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80014b4:	4293      	cmp	r3, r2
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80014b6:	bf8c      	ite	hi
 80014b8:	f64f 73ff 	movwhi	r3, #65535	; 0xffff
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80014bc:	b29b      	uxthls	r3, r3
 80014be:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80014c2:	4b23      	ldr	r3, [pc, #140]	; (8001550 <HW_TS_Init+0xd8>)
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80014ca:	609a      	str	r2, [r3, #8]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80014d2:	601a      	str	r2, [r3, #0]
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);

  if(TimerInitMode == hw_ts_InitMode_Full)
 80014d4:	bb90      	cbnz	r0, 800153c <HW_TS_Init+0xc4>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80014d6:	2201      	movs	r2, #1
 80014d8:	f884 20a2 	strb.w	r2, [r4, #162]	; 0xa2
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80014dc:	f04f 32ff 	mov.w	r2, #4294967295
 80014e0:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80014e4:	2206      	movs	r2, #6
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80014e6:	7520      	strb	r0, [r4, #20]
 80014e8:	f884 002c 	strb.w	r0, [r4, #44]	; 0x2c
 80014ec:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
 80014f0:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
 80014f4:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
 80014f8:	f884 008c 	strb.w	r0, [r4, #140]	; 0x8c
    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80014fc:	7122      	strb	r2, [r4, #4]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 80014fe:	688a      	ldr	r2, [r1, #8]
 8001500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001504:	608a      	str	r2, [r1, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001506:	68ca      	ldr	r2, [r1, #12]
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800150e:	60ca      	str	r2, [r1, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001510:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001514:	615a      	str	r2, [r3, #20]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001516:	2003      	movs	r0, #3
 8001518:	f001 f9b2 	bl	8002880 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	6893      	ldr	r3, [r2, #8]
 8001522:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001526:	6093      	str	r3, [r2, #8]
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
    }
  }

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001528:	2103      	movs	r1, #3
 800152a:	4608      	mov	r0, r1
 800152c:	2200      	movs	r2, #0
 800152e:	f001 f943 	bl	80027b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */

  return;
}
 8001532:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001536:	2003      	movs	r0, #3
 8001538:	f001 b970 	b.w	800281c <HAL_NVIC_EnableIRQ>
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 800153c:	68cb      	ldr	r3, [r1, #12]
 800153e:	055b      	lsls	r3, r3, #21
 8001540:	d5f2      	bpl.n	8001528 <HW_TS_Init+0xb0>
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001542:	2003      	movs	r0, #3
 8001544:	f001 f98c 	bl	8002860 <HAL_NVIC_SetPendingIRQ>
 8001548:	e7ee      	b.n	8001528 <HW_TS_Init+0xb0>
 800154a:	bf00      	nop
 800154c:	20000164 	.word	0x20000164
 8001550:	40010400 	.word	0x40010400

08001554 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001558:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800155c:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 800155e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80015a4 <HW_TS_Create+0x50>
 8001562:	2500      	movs	r5, #0
 8001564:	f04f 0a18 	mov.w	sl, #24
 8001568:	fb0a 9405 	mla	r4, sl, r5, r9
 800156c:	fa5f fe85 	uxtb.w	lr, r5
 8001570:	f894 c014 	ldrb.w	ip, [r4, #20]
 8001574:	f00c 06ff 	and.w	r6, ip, #255	; 0xff
 8001578:	f1bc 0f00 	cmp.w	ip, #0
 800157c:	d10b      	bne.n	8001596 <HW_TS_Create+0x42>
    loop++;
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800157e:	2501      	movs	r5, #1
 8001580:	7525      	strb	r5, [r4, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001582:	f387 8810 	msr	PRIMASK, r7

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001586:	61a0      	str	r0, [r4, #24]
    aTimerContext[loop].TimerMode = TimerMode;
 8001588:	7562      	strb	r2, [r4, #21]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 800158a:	60a3      	str	r3, [r4, #8]
    *pTimerId = loop;
 800158c:	f881 e000 	strb.w	lr, [r1]

    localreturnstatus = hw_ts_Failed;
  }

  return(localreturnstatus);
}
 8001590:	4630      	mov	r0, r6
 8001592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001596:	3501      	adds	r5, #1
 8001598:	2d06      	cmp	r5, #6
 800159a:	d1e5      	bne.n	8001568 <HW_TS_Create+0x14>
 800159c:	f387 8810 	msr	PRIMASK, r7
    localreturnstatus = hw_ts_Failed;
 80015a0:	2601      	movs	r6, #1
  return(localreturnstatus);
 80015a2:	e7f5      	b.n	8001590 <HW_TS_Create+0x3c>
 80015a4:	20000164 	.word	0x20000164

080015a8 <HW_TS_RTC_CountUpdated_AppNot>:
  }
}

__weak void HW_TS_RTC_CountUpdated_AppNot(void)
{
}
 80015a8:	4770      	bx	lr
	...

080015ac <RescheduleTimerList>:
{
 80015ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(LL_RTC_WAKEUP_IsEnabled(phrtc->Instance) == SET)
 80015ae:	4c3c      	ldr	r4, [pc, #240]	; (80016a0 <RescheduleTimerList+0xf4>)
 80015b0:	6827      	ldr	r7, [r4, #0]
 80015b2:	683b      	ldr	r3, [r7, #0]
  return (READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE));
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80015ba:	d003      	beq.n	80015c4 <RescheduleTimerList+0x18>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80015bc:	68da      	ldr	r2, [r3, #12]
 80015be:	f012 0f04 	tst.w	r2, #4
 80015c2:	e7fa      	b.n	80015ba <RescheduleTimerList+0xe>
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015ca:	609a      	str	r2, [r3, #8]
  localTimerID = CurrentRunningTimerID;
 80015cc:	7923      	ldrb	r3, [r4, #4]
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80015ce:	2218      	movs	r2, #24
  localTimerID = CurrentRunningTimerID;
 80015d0:	b2de      	uxtb	r6, r3
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80015d2:	fb02 4303 	mla	r3, r2, r3, r4
 80015d6:	691d      	ldr	r5, [r3, #16]
  time_elapsed = ReturnTimeElapsed();
 80015d8:	f7ff ff2e 	bl	8001438 <ReturnTimeElapsed>
  if(timecountleft < time_elapsed )
 80015dc:	42a8      	cmp	r0, r5
 80015de:	d907      	bls.n	80015f0 <RescheduleTimerList+0x44>
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 80015e0:	2301      	movs	r3, #1
 80015e2:	f884 30a2 	strb.w	r3, [r4, #162]	; 0xa2
    wakeup_timer_value = 0;
 80015e6:	2300      	movs	r3, #0
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 80015e8:	2518      	movs	r5, #24
      aTimerContext[localTimerID].CountLeft = 0;
 80015ea:	f04f 0c00 	mov.w	ip, #0
 80015ee:	e01e      	b.n	800162e <RescheduleTimerList+0x82>
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 80015f0:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
 80015f4:	fa10 f383 	uxtah	r3, r0, r3
 80015f8:	42ab      	cmp	r3, r5
      wakeup_timer_value = MaxWakeupTimerSetup;
 80015fa:	bf39      	ittee	cc
 80015fc:	f8b4 30a0 	ldrhcc.w	r3, [r4, #160]	; 0xa0
      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001600:	2200      	movcc	r2, #0
      wakeup_timer_value = timecountleft - time_elapsed;
 8001602:	1a2b      	subcs	r3, r5, r0
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001604:	2201      	movcs	r2, #1
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001606:	bf34      	ite	cc
 8001608:	b29b      	uxthcc	r3, r3
      wakeup_timer_value = timecountleft - time_elapsed;
 800160a:	b29b      	uxthcs	r3, r3
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800160c:	f884 20a2 	strb.w	r2, [r4, #162]	; 0xa2
 8001610:	e7ea      	b.n	80015e8 <RescheduleTimerList+0x3c>
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001612:	fb05 4206 	mla	r2, r5, r6, r4
    localTimerID = aTimerContext[localTimerID].NextID;
 8001616:	fb05 4606 	mla	r6, r5, r6, r4
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 800161a:	6911      	ldr	r1, [r2, #16]
 800161c:	4288      	cmp	r0, r1
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 800161e:	bf97      	itett	ls
 8001620:	6911      	ldrls	r1, [r2, #16]
      aTimerContext[localTimerID].CountLeft = 0;
 8001622:	f8c2 c010 	strhi.w	ip, [r2, #16]
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001626:	1a09      	subls	r1, r1, r0
 8001628:	6111      	strls	r1, [r2, #16]
    localTimerID = aTimerContext[localTimerID].NextID;
 800162a:	7f76      	ldrb	r6, [r6, #29]
 800162c:	b2f6      	uxtb	r6, r6
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800162e:	2e06      	cmp	r6, #6
 8001630:	d1ef      	bne.n	8001612 <RescheduleTimerList+0x66>
  if(Value == 0)
 8001632:	b943      	cbnz	r3, 8001646 <RescheduleTimerList+0x9a>
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001634:	f7ff feba 	bl	80013ac <ReadRtcSsrValue>
 8001638:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
}
 800163c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001640:	2003      	movs	r0, #3
 8001642:	f001 b90d 	b.w	8002860 <HAL_NVIC_SetPendingIRQ>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001646:	2b01      	cmp	r3, #1
 8001648:	d803      	bhi.n	8001652 <RescheduleTimerList+0xa6>
 800164a:	f894 209f 	ldrb.w	r2, [r4, #159]	; 0x9f
 800164e:	2a01      	cmp	r2, #1
 8001650:	d024      	beq.n	800169c <RescheduleTimerList+0xf0>
      Value -= 1;
 8001652:	3b01      	subs	r3, #1
 8001654:	b29d      	uxth	r5, r3
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	0752      	lsls	r2, r2, #29
 800165c:	d5fc      	bpl.n	8001658 <RescheduleTimerList+0xac>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800165e:	68d9      	ldr	r1, [r3, #12]
 8001660:	b2c9      	uxtb	r1, r1
 8001662:	f461 6190 	orn	r1, r1, #1152	; 0x480
 8001666:	60d9      	str	r1, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001668:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <RescheduleTimerList+0xf8>)
 800166a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800166e:	615a      	str	r2, [r3, #20]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001670:	2003      	movs	r0, #3
 8001672:	f001 f905 	bl	8002880 <HAL_NVIC_ClearPendingIRQ>
    LL_RTC_WAKEUP_SetAutoReload(phrtc->Instance, Value);
 8001676:	6826      	ldr	r6, [r4, #0]
 8001678:	6833      	ldr	r3, [r6, #0]
  * @param  Value Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)
{
  MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value);
 800167a:	695a      	ldr	r2, [r3, #20]
 800167c:	0c12      	lsrs	r2, r2, #16
 800167e:	0412      	lsls	r2, r2, #16
 8001680:	432a      	orrs	r2, r5
 8001682:	615a      	str	r2, [r3, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001684:	f7ff fe92 	bl	80013ac <ReadRtcSsrValue>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8001688:	6832      	ldr	r2, [r6, #0]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 800168a:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 800168e:	6893      	ldr	r3, [r2, #8]
 8001690:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001694:	6093      	str	r3, [r2, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001696:	f7ff ff87 	bl	80015a8 <HW_TS_RTC_CountUpdated_AppNot>
}
 800169a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800169c:	4615      	mov	r5, r2
 800169e:	e7da      	b.n	8001656 <RescheduleTimerList+0xaa>
 80016a0:	20000164 	.word	0x20000164
 80016a4:	40010400 	.word	0x40010400

080016a8 <HW_TS_Stop>:
{
 80016a8:	b570      	push	{r4, r5, r6, lr}
 80016aa:	4605      	mov	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80016ac:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80016b0:	b672      	cpsid	i
  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80016b2:	4c1d      	ldr	r4, [pc, #116]	; (8001728 <HW_TS_Stop+0x80>)
  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80016b4:	2003      	movs	r0, #3
 80016b6:	f001 f8bf 	bl	8002838 <HAL_NVIC_DisableIRQ>
  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80016ba:	2318      	movs	r3, #24
 80016bc:	fb03 4305 	mla	r3, r3, r5, r4
 80016c0:	7d1b      	ldrb	r3, [r3, #20]
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d124      	bne.n	8001710 <HW_TS_Stop+0x68>
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80016c6:	2100      	movs	r1, #0
 80016c8:	4628      	mov	r0, r5
 80016ca:	f7ff fe7f 	bl	80013cc <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80016ce:	7923      	ldrb	r3, [r4, #4]
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80016d0:	2b06      	cmp	r3, #6
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80016d2:	b2da      	uxtb	r2, r3
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80016d4:	d122      	bne.n	800171c <HW_TS_Stop+0x74>
      if(LL_RTC_WAKEUP_IsEnabled(phrtc->Instance) == SET)
 80016d6:	6823      	ldr	r3, [r4, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
  return (READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE));
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80016e0:	d003      	beq.n	80016ea <HW_TS_Stop+0x42>
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	f012 0f04 	tst.w	r2, #4
 80016e8:	e7fa      	b.n	80016e0 <HW_TS_Stop+0x38>
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016f0:	609a      	str	r2, [r3, #8]
      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	0752      	lsls	r2, r2, #29
 80016f6:	d5fc      	bpl.n	80016f2 <HW_TS_Stop+0x4a>
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80016f8:	68da      	ldr	r2, [r3, #12]
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001700:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001702:	4b0a      	ldr	r3, [pc, #40]	; (800172c <HW_TS_Stop+0x84>)
 8001704:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001708:	615a      	str	r2, [r3, #20]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800170a:	2003      	movs	r0, #3
 800170c:	f001 f8b8 	bl	8002880 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001710:	2003      	movs	r0, #3
 8001712:	f001 f883 	bl	800281c <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001716:	f386 8810 	msr	PRIMASK, r6
}
 800171a:	bd70      	pop	{r4, r5, r6, pc}
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800171c:	7963      	ldrb	r3, [r4, #5]
 800171e:	4293      	cmp	r3, r2
 8001720:	d0f6      	beq.n	8001710 <HW_TS_Stop+0x68>
      RescheduleTimerList();
 8001722:	f7ff ff43 	bl	80015ac <RescheduleTimerList>
 8001726:	e7f3      	b.n	8001710 <HW_TS_Stop+0x68>
 8001728:	20000164 	.word	0x20000164
 800172c:	40010400 	.word	0x40010400

08001730 <HW_TS_Delete>:
{
 8001730:	b510      	push	{r4, lr}
 8001732:	4604      	mov	r4, r0
  HW_TS_Stop(timer_id);
 8001734:	f7ff ffb8 	bl	80016a8 <HW_TS_Stop>
  aTimerContext[timer_id].TimerIDStatus = TimerID_Free; /**<  release ID */
 8001738:	4803      	ldr	r0, [pc, #12]	; (8001748 <HW_TS_Delete+0x18>)
 800173a:	2318      	movs	r3, #24
 800173c:	fb03 0404 	mla	r4, r3, r4, r0
 8001740:	2300      	movs	r3, #0
 8001742:	7523      	strb	r3, [r4, #20]
}
 8001744:	bd10      	pop	{r4, pc}
 8001746:	bf00      	nop
 8001748:	20000164 	.word	0x20000164

0800174c <HW_TS_Start>:
{
 800174c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001750:	4605      	mov	r5, r0
 8001752:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001754:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001758:	b672      	cpsid	i
  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800175a:	2003      	movs	r0, #3
 800175c:	f001 f86c 	bl	8002838 <HAL_NVIC_DisableIRQ>
  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001760:	483b      	ldr	r0, [pc, #236]	; (8001850 <HW_TS_Start+0x104>)
 8001762:	f04f 0818 	mov.w	r8, #24
 8001766:	fb08 0705 	mla	r7, r8, r5, r0
 800176a:	2302      	movs	r3, #2
 800176c:	753b      	strb	r3, [r7, #20]
  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800176e:	613c      	str	r4, [r7, #16]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001770:	60fc      	str	r4, [r7, #12]
  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001772:	7903      	ldrb	r3, [r0, #4]
 8001774:	2b06      	cmp	r3, #6
 8001776:	b2da      	uxtb	r2, r3
 8001778:	4604      	mov	r4, r0
 800177a:	d116      	bne.n	80017aa <HW_TS_Start+0x5e>
    PreviousRunningTimerID = CurrentRunningTimerID;
 800177c:	7903      	ldrb	r3, [r0, #4]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	7143      	strb	r3, [r0, #5]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
    CurrentRunningTimerID = TimerID;
 8001786:	7105      	strb	r5, [r0, #4]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001788:	777a      	strb	r2, [r7, #29]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800178a:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
    time_elapsed = 0;
 800178e:	2000      	movs	r0, #0
  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001790:	7923      	ldrb	r3, [r4, #4]
  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001792:	7962      	ldrb	r2, [r4, #5]
 8001794:	429a      	cmp	r2, r3
 8001796:	d053      	beq.n	8001840 <HW_TS_Start+0xf4>
    RescheduleTimerList();
 8001798:	f7ff ff08 	bl	80015ac <RescheduleTimerList>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800179c:	2003      	movs	r0, #3
 800179e:	f001 f83d 	bl	800281c <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80017a2:	f386 8810 	msr	PRIMASK, r6
}
 80017a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    time_elapsed = ReturnTimeElapsed();
 80017aa:	f7ff fe45 	bl	8001438 <ReturnTimeElapsed>
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	4403      	add	r3, r0
 80017b2:	613b      	str	r3, [r7, #16]
    time_left = aTimerContext[TimerID].CountLeft;
 80017b4:	6939      	ldr	r1, [r7, #16]
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80017b6:	7923      	ldrb	r3, [r4, #4]
 80017b8:	fb08 4303 	mla	r3, r8, r3, r4
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	4299      	cmp	r1, r3
 80017c0:	d323      	bcc.n	800180a <HW_TS_Start+0xbe>
      timer_id_lookup = CurrentRunningTimerID;
 80017c2:	7922      	ldrb	r2, [r4, #4]
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80017c4:	b2d3      	uxtb	r3, r2
        next_id = aTimerContext[timer_id_lookup].NextID;
 80017c6:	fb08 4202 	mla	r2, r8, r2, r4
 80017ca:	7f52      	ldrb	r2, [r2, #29]
 80017cc:	b2d2      	uxtb	r2, r2
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80017ce:	2a06      	cmp	r2, #6
 80017d0:	d004      	beq.n	80017dc <HW_TS_Start+0x90>
 80017d2:	fb08 4202 	mla	r2, r8, r2, r4
 80017d6:	6912      	ldr	r2, [r2, #16]
 80017d8:	4291      	cmp	r1, r2
 80017da:	d212      	bcs.n	8001802 <HW_TS_Start+0xb6>
  next_id = aTimerContext[RefTimerID].NextID;
 80017dc:	2218      	movs	r2, #24
 80017de:	fb02 4103 	mla	r1, r2, r3, r4
 80017e2:	7f49      	ldrb	r1, [r1, #29]
 80017e4:	b2cf      	uxtb	r7, r1
  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80017e6:	2906      	cmp	r1, #6
    aTimerContext[next_id].PreviousID = TimerID;
 80017e8:	bf1c      	itt	ne
 80017ea:	fb02 4207 	mlane	r2, r2, r7, r4
 80017ee:	7715      	strbne	r5, [r2, #28]
  aTimerContext[TimerID].NextID = next_id;
 80017f0:	2218      	movs	r2, #24
 80017f2:	fb02 4105 	mla	r1, r2, r5, r4
 80017f6:	774f      	strb	r7, [r1, #29]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80017f8:	770b      	strb	r3, [r1, #28]
  aTimerContext[RefTimerID].NextID = TimerID;
 80017fa:	fb02 4303 	mla	r3, r2, r3, r4
 80017fe:	775d      	strb	r5, [r3, #29]
  return;
 8001800:	e7c6      	b.n	8001790 <HW_TS_Start+0x44>
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001802:	fb08 4303 	mla	r3, r8, r3, r4
 8001806:	7f5a      	ldrb	r2, [r3, #29]
 8001808:	e7dc      	b.n	80017c4 <HW_TS_Start+0x78>
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800180a:	7923      	ldrb	r3, [r4, #4]
  if(RefTimerID != CurrentRunningTimerID)
 800180c:	7922      	ldrb	r2, [r4, #4]
 800180e:	4293      	cmp	r3, r2
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001810:	b2d9      	uxtb	r1, r3
  if(RefTimerID != CurrentRunningTimerID)
 8001812:	fb08 f303 	mul.w	r3, r8, r3
 8001816:	d010      	beq.n	800183a <HW_TS_Start+0xee>
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001818:	4423      	add	r3, r4
 800181a:	7f1a      	ldrb	r2, [r3, #28]
    aTimerContext[previous_id].NextID = TimerID;
 800181c:	fb08 4802 	mla	r8, r8, r2, r4
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001820:	fa5f fc82 	uxtb.w	ip, r2
    aTimerContext[previous_id].NextID = TimerID;
 8001824:	f888 501d 	strb.w	r5, [r8, #29]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001828:	7779      	strb	r1, [r7, #29]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800182a:	f887 c01c 	strb.w	ip, [r7, #28]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800182e:	771d      	strb	r5, [r3, #28]
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001830:	7923      	ldrb	r3, [r4, #4]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	7163      	strb	r3, [r4, #5]
      CurrentRunningTimerID = TimerID;
 8001836:	7125      	strb	r5, [r4, #4]
 8001838:	e7aa      	b.n	8001790 <HW_TS_Start+0x44>
    aTimerContext[TimerID].NextID = RefTimerID;
 800183a:	7779      	strb	r1, [r7, #29]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800183c:	4423      	add	r3, r4
 800183e:	e7f6      	b.n	800182e <HW_TS_Start+0xe2>
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001840:	2318      	movs	r3, #24
 8001842:	fb03 4405 	mla	r4, r3, r5, r4
 8001846:	6923      	ldr	r3, [r4, #16]
 8001848:	1a18      	subs	r0, r3, r0
 800184a:	6120      	str	r0, [r4, #16]
 800184c:	e7a6      	b.n	800179c <HW_TS_Start+0x50>
 800184e:	bf00      	nop
 8001850:	20000164 	.word	0x20000164

08001854 <HW_TS_RTC_Wakeup_Handler>:
{
 8001854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001858:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800185c:	b672      	cpsid	i
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 800185e:	4920      	ldr	r1, [pc, #128]	; (80018e0 <HW_TS_RTC_Wakeup_Handler+0x8c>)
 8001860:	680b      	ldr	r3, [r1, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	689a      	ldr	r2, [r3, #8]
 8001866:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800186a:	609a      	str	r2, [r3, #8]
  local_current_running_timer_id = CurrentRunningTimerID;
 800186c:	790c      	ldrb	r4, [r1, #4]
  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800186e:	2218      	movs	r2, #24
  local_current_running_timer_id = CurrentRunningTimerID;
 8001870:	b2e6      	uxtb	r6, r4
  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001872:	fb02 1404 	mla	r4, r2, r4, r1
 8001876:	7d22      	ldrb	r2, [r4, #20]
 8001878:	2a02      	cmp	r2, #2
 800187a:	d124      	bne.n	80018c6 <HW_TS_RTC_Wakeup_Handler+0x72>
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800187c:	f8d4 8008 	ldr.w	r8, [r4, #8]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001880:	69a7      	ldr	r7, [r4, #24]
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001882:	f891 30a2 	ldrb.w	r3, [r1, #162]	; 0xa2
 8001886:	b1cb      	cbz	r3, 80018bc <HW_TS_RTC_Wakeup_Handler+0x68>
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001888:	7d63      	ldrb	r3, [r4, #21]
 800188a:	2b01      	cmp	r3, #1
 800188c:	b2d9      	uxtb	r1, r3
 800188e:	d10f      	bne.n	80018b0 <HW_TS_RTC_Wakeup_Handler+0x5c>
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001890:	4630      	mov	r0, r6
 8001892:	f7ff fd9b 	bl	80013cc <UnlinkTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001896:	f385 8810 	msr	PRIMASK, r5
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800189a:	68e1      	ldr	r1, [r4, #12]
 800189c:	4630      	mov	r0, r6
 800189e:	f7ff ff55 	bl	800174c <HW_TS_Start>
      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80018a2:	4642      	mov	r2, r8
 80018a4:	4631      	mov	r1, r6
 80018a6:	4638      	mov	r0, r7
 80018a8:	f000 fecb 	bl	8002642 <HW_TS_RTC_Int_AppNot>
}
 80018ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018b0:	f385 8810 	msr	PRIMASK, r5
        HW_TS_Stop(local_current_running_timer_id);
 80018b4:	4630      	mov	r0, r6
 80018b6:	f7ff fef7 	bl	80016a8 <HW_TS_Stop>
 80018ba:	e7f2      	b.n	80018a2 <HW_TS_RTC_Wakeup_Handler+0x4e>
      RescheduleTimerList();
 80018bc:	f7ff fe76 	bl	80015ac <RescheduleTimerList>
 80018c0:	f385 8810 	msr	PRIMASK, r5
  return;
 80018c4:	e7f2      	b.n	80018ac <HW_TS_RTC_Wakeup_Handler+0x58>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 80018c6:	68da      	ldr	r2, [r3, #12]
 80018c8:	0752      	lsls	r2, r2, #29
 80018ca:	d5fc      	bpl.n	80018c6 <HW_TS_RTC_Wakeup_Handler+0x72>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80018cc:	68da      	ldr	r2, [r3, #12]
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80018d4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80018d6:	4b03      	ldr	r3, [pc, #12]	; (80018e4 <HW_TS_RTC_Wakeup_Handler+0x90>)
 80018d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018dc:	615a      	str	r2, [r3, #20]
 80018de:	e7ef      	b.n	80018c0 <HW_TS_RTC_Wakeup_Handler+0x6c>
 80018e0:	20000164 	.word	0x20000164
 80018e4:	40010400 	.word	0x40010400

080018e8 <hci_timeout_callback>:

  return;
}

void hci_timeout_callback(void)
{
 80018e8:	b508      	push	{r3, lr}
  HciLayerTimeout = TRUE;
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <hci_timeout_callback+0x14>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	701a      	strb	r2, [r3, #0]

  /**
   * Unlock hci_send_req() that is waiting for an event that will never come
   */
  TL_BLE_HCI_RxCmdResp();
 80018f0:	f000 f8df 	bl	8001ab2 <TL_BLE_HCI_RxCmdResp>
   * Notify the application the HCI interface has timed out
   */
  TL_BLE_HCI_ToNot();

  return;
}
 80018f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  TL_BLE_HCI_ToNot();
 80018f8:	f000 b8de 	b.w	8001ab8 <TL_BLE_HCI_ToNot>
 80018fc:	20000208 	.word	0x20000208

08001900 <TL_BLE_EvtReceived>:
{
 8001900:	b508      	push	{r3, lr}
  if ( (evt_code == TL_EVT_CS_OPCODE) || (evt_code == TL_EVT_CC_OPCODE ) )
 8001902:	7a43      	ldrb	r3, [r0, #9]
 8001904:	3b0e      	subs	r3, #14
 8001906:	2b01      	cmp	r3, #1
{
 8001908:	4601      	mov	r1, r0
  if ( (evt_code == TL_EVT_CS_OPCODE) || (evt_code == TL_EVT_CC_OPCODE ) )
 800190a:	d806      	bhi.n	800191a <TL_BLE_EvtReceived+0x1a>
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800190c:	4807      	ldr	r0, [pc, #28]	; (800192c <TL_BLE_EvtReceived+0x2c>)
 800190e:	f000 fa3c 	bl	8001d8a <LST_insert_tail>
}
 8001912:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    TL_BLE_HCI_RxCmdResp(); /**< Notify the application a full Cmd Event has been received */
 8001916:	f000 b8cc 	b.w	8001ab2 <TL_BLE_HCI_RxCmdResp>
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800191a:	4805      	ldr	r0, [pc, #20]	; (8001930 <TL_BLE_EvtReceived+0x30>)
 800191c:	f000 fa35 	bl	8001d8a <LST_insert_tail>
}
 8001920:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    TL_BLE_HCI_UserEvtProcReq((TL_PacketHeader_t*)&HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <TL_BLE_EvtReceived+0x30>)
 8001926:	f000 b8e1 	b.w	8001aec <TL_BLE_HCI_UserEvtProcReq>
 800192a:	bf00      	nop
 800192c:	20000209 	.word	0x20000209
 8001930:	20000211 	.word	0x20000211

08001934 <TL_BLE_HCI_Init>:

void TL_BLE_HCI_Init(TL_BLE_HCI_InitMode_t initmode, TL_CmdPacket_t * p_cmdbuffer, uint8_t *p_evtpool, uint32_t evtpoolsize)
{
 8001934:	b530      	push	{r4, r5, lr}
  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8001936:	4c18      	ldr	r4, [pc, #96]	; (8001998 <TL_BLE_HCI_Init+0x64>)
{
 8001938:	b085      	sub	sp, #20
 800193a:	4605      	mov	r5, r0
  LST_init_head (&HciCmdEventQueue);
 800193c:	1c60      	adds	r0, r4, #1
{
 800193e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8001942:	9301      	str	r3, [sp, #4]
  LST_init_head (&HciCmdEventQueue);
 8001944:	f000 fa14 	bl	8001d70 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;

  if(initmode == TL_BLE_HCI_InitFull)
 8001948:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
  pCmdBuffer = p_cmdbuffer;
 800194c:	9903      	ldr	r1, [sp, #12]
 800194e:	6161      	str	r1, [r4, #20]
  if(initmode == TL_BLE_HCI_InitFull)
 8001950:	2d01      	cmp	r5, #1
 8001952:	9303      	str	r3, [sp, #12]
 8001954:	d111      	bne.n	800197a <TL_BLE_HCI_Init+0x46>
  LST_init_head (&HciAsynchEventQueue);
 8001956:	f104 0009 	add.w	r0, r4, #9
 800195a:	9101      	str	r1, [sp, #4]
 800195c:	f000 fa08 	bl	8001d70 <LST_init_head>
    TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdAvailable);
 8001960:	4628      	mov	r0, r5
    HCICmdStatus = TL_BLE_HCI_CmdAvailable;
 8001962:	7625      	strb	r5, [r4, #24]
    TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdAvailable);
 8001964:	f000 fe4a 	bl	80025fc <TL_BLE_HCI_StatusNot>
  {
    Initialization();

    TL_BLE_Init(TL_BLE_Init_Full, p_cmdbuffer, p_evtpool, evtpoolsize);
 8001968:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800196c:	9901      	ldr	r1, [sp, #4]
 800196e:	4628      	mov	r0, r5

    TL_BLE_Init(TL_BLE_Init_Limited, p_cmdbuffer, p_evtpool, evtpoolsize);
  }

  return;
}
 8001970:	b005      	add	sp, #20
 8001972:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    TL_BLE_Init(TL_BLE_Init_Limited, p_cmdbuffer, p_evtpool, evtpoolsize);
 8001976:	f000 b985 	b.w	8001c84 <TL_BLE_Init>
  LST_init_head (&HciAsynchEventQueue);
 800197a:	f104 0009 	add.w	r0, r4, #9
 800197e:	e9cd 1201 	strd	r1, r2, [sp, #4]
 8001982:	f000 f9f5 	bl	8001d70 <LST_init_head>
    HCICmdStatus = TL_BLE_HCI_CmdAvailable;
 8001986:	2001      	movs	r0, #1
 8001988:	7620      	strb	r0, [r4, #24]
    TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdAvailable);
 800198a:	f000 fe37 	bl	80025fc <TL_BLE_HCI_StatusNot>
    TL_BLE_Init(TL_BLE_Init_Limited, p_cmdbuffer, p_evtpool, evtpoolsize);
 800198e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001992:	9901      	ldr	r1, [sp, #4]
 8001994:	2000      	movs	r0, #0
 8001996:	e7eb      	b.n	8001970 <TL_BLE_HCI_Init+0x3c>
 8001998:	20000208 	.word	0x20000208

0800199c <TL_BLE_HCI_UserEvtProc>:
{
  return HCICmdStatus;
}

void TL_BLE_HCI_UserEvtProc(void)
{
 800199c:	b513      	push	{r0, r1, r4, lr}
  TL_EvtPacket_t *phcievtbuffer;

  while(LST_is_empty(&HciAsynchEventQueue) == FALSE)
 800199e:	4c09      	ldr	r4, [pc, #36]	; (80019c4 <TL_BLE_HCI_UserEvtProc+0x28>)
 80019a0:	4808      	ldr	r0, [pc, #32]	; (80019c4 <TL_BLE_HCI_UserEvtProc+0x28>)
 80019a2:	f000 f9e8 	bl	8001d76 <LST_is_empty>
 80019a6:	b108      	cbz	r0, 80019ac <TL_BLE_HCI_UserEvtProc+0x10>
    TL_BLE_HCI_UserEvtRx((void*)&(phcievtbuffer->evtserial));
    TL_BLE_EvtDone( phcievtbuffer);
  }

  return;
}
 80019a8:	b002      	add	sp, #8
 80019aa:	bd10      	pop	{r4, pc}
    LST_remove_head (&HciAsynchEventQueue, (tListNode **)&phcievtbuffer);
 80019ac:	a901      	add	r1, sp, #4
 80019ae:	4620      	mov	r0, r4
 80019b0:	f000 fa02 	bl	8001db8 <LST_remove_head>
    TL_BLE_HCI_UserEvtRx((void*)&(phcievtbuffer->evtserial));
 80019b4:	9801      	ldr	r0, [sp, #4]
 80019b6:	3008      	adds	r0, #8
 80019b8:	f000 f89b 	bl	8001af2 <TL_BLE_HCI_UserEvtRx>
    TL_BLE_EvtDone( phcievtbuffer);
 80019bc:	9801      	ldr	r0, [sp, #4]
 80019be:	f000 f9d5 	bl	8001d6c <TL_BLE_EvtDone>
 80019c2:	e7ed      	b.n	80019a0 <TL_BLE_HCI_UserEvtProc+0x4>
 80019c4:	20000211 	.word	0x20000211

080019c8 <TL_BLE_HCI_SendCmd>:

int32_t TL_BLE_HCI_SendCmd( TL_BLE_HCI_Cmd_t *p_cmd )
{
 80019c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80019cc:	4605      	mov	r5, r0
    TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdBusy);
 80019ce:	2000      	movs	r0, #0
 80019d0:	f000 fe14 	bl	80025fc <TL_BLE_HCI_StatusNot>
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  int return_value;

  Cmd_SetStatus(TL_BLE_HCI_CmdBusy);
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80019d4:	886b      	ldrh	r3, [r5, #2]
 80019d6:	882a      	ldrh	r2, [r5, #0]
    HCICmdStatus = TL_BLE_HCI_CmdBusy;
 80019d8:	4c31      	ldr	r4, [pc, #196]	; (8001aa0 <TL_BLE_HCI_SendCmd+0xd8>)
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80019da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019de:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80019e2:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
  return return_value;
}

void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 80019e6:	6960      	ldr	r0, [r4, #20]
    HCICmdStatus = TL_BLE_HCI_CmdBusy;
 80019e8:	2600      	movs	r6, #0
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 80019ea:	f8a0 3009 	strh.w	r3, [r0, #9]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80019ee:	72c2      	strb	r2, [r0, #11]
  pCmdBuffer->cmdserial.cmd.plen = plen;
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	300c      	adds	r0, #12
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80019f4:	b29f      	uxth	r7, r3
    HCICmdStatus = TL_BLE_HCI_CmdBusy;
 80019f6:	7626      	strb	r6, [r4, #24]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 80019f8:	f001 fdc4 	bl	8003584 <memcpy>

  TL_BLE_SendCmd();
 80019fc:	f000 f968 	bl	8001cd0 <TL_BLE_SendCmd>
  HciLayerTimeout = FALSE;
 8001a00:	4622      	mov	r2, r4
  TL_BLE_HCI_TimStart(DEFAULT_TIMEOUT, hci_timeout_callback, (uint8_t*)&hci_timer_id);
 8001a02:	4928      	ldr	r1, [pc, #160]	; (8001aa4 <TL_BLE_HCI_SendCmd+0xdc>)
  HciLayerTimeout = FALSE;
 8001a04:	f802 6b19 	strb.w	r6, [r2], #25
  TL_BLE_HCI_TimStart(DEFAULT_TIMEOUT, hci_timeout_callback, (uint8_t*)&hci_timer_id);
 8001a08:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8001a0c:	f000 f85a 	bl	8001ac4 <TL_BLE_HCI_TimStart>
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8001a10:	f104 0801 	add.w	r8, r4, #1
  return HCICmdStatus;
 8001a14:	7e23      	ldrb	r3, [r4, #24]
  while((CmdGetStatus() == TL_BLE_HCI_CmdBusy) && (HciLayerTimeout == FALSE))
 8001a16:	b90b      	cbnz	r3, 8001a1c <TL_BLE_HCI_SendCmd+0x54>
 8001a18:	7823      	ldrb	r3, [r4, #0]
 8001a1a:	b15b      	cbz	r3, 8001a34 <TL_BLE_HCI_SendCmd+0x6c>
  TL_BLE_HCI_TimStop(hci_timer_id);
 8001a1c:	7e60      	ldrb	r0, [r4, #25]
 8001a1e:	f000 f84f 	bl	8001ac0 <TL_BLE_HCI_TimStop>
  if(HciLayerTimeout == TRUE)
 8001a22:	7820      	ldrb	r0, [r4, #0]
}
 8001a24:	2801      	cmp	r0, #1
 8001a26:	f04f 30ff 	mov.w	r0, #4294967295
 8001a2a:	bf18      	it	ne
 8001a2c:	2000      	movne	r0, #0
 8001a2e:	b003      	add	sp, #12
 8001a30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    TL_BLE_HCI_WaitCmdResp();
 8001a34:	f000 f841 	bl	8001aba <TL_BLE_HCI_WaitCmdResp>
    HCICmdStatus = TL_BLE_HCI_CmdAvailable;
 8001a38:	f04f 0901 	mov.w	r9, #1
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8001a3c:	4640      	mov	r0, r8
 8001a3e:	f000 f99a 	bl	8001d76 <LST_is_empty>
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d1e6      	bne.n	8001a14 <TL_BLE_HCI_SendCmd+0x4c>
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8001a46:	a901      	add	r1, sp, #4
 8001a48:	4640      	mov	r0, r8
 8001a4a:	f000 f9b5 	bl	8001db8 <LST_remove_head>
      if(pevtpacket->evtserial.evt.evtcode == TL_EVT_CS_OPCODE)
 8001a4e:	9e01      	ldr	r6, [sp, #4]
 8001a50:	7a73      	ldrb	r3, [r6, #9]
 8001a52:	2b0f      	cmp	r3, #15
 8001a54:	d111      	bne.n	8001a7a <TL_BLE_HCI_SendCmd+0xb2>
        if(pcommand_status_event->cmdcode == opcode)
 8001a56:	f8b6 300d 	ldrh.w	r3, [r6, #13]
 8001a5a:	42bb      	cmp	r3, r7
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8001a5c:	bf02      	ittt	eq
 8001a5e:	692b      	ldreq	r3, [r5, #16]
 8001a60:	7af2      	ldrbeq	r2, [r6, #11]
 8001a62:	701a      	strbeq	r2, [r3, #0]
        if(pcommand_status_event->numcmd != 0)
 8001a64:	7b33      	ldrb	r3, [r6, #12]
        if(pcommand_complete_event->numcmd != 0)
 8001a66:	b123      	cbz	r3, 8001a72 <TL_BLE_HCI_SendCmd+0xaa>
    TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdAvailable);
 8001a68:	2001      	movs	r0, #1
    HCICmdStatus = TL_BLE_HCI_CmdAvailable;
 8001a6a:	f884 9018 	strb.w	r9, [r4, #24]
    TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdAvailable);
 8001a6e:	f000 fdc5 	bl	80025fc <TL_BLE_HCI_StatusNot>
      TL_BLE_EvtDone( pevtpacket);
 8001a72:	9801      	ldr	r0, [sp, #4]
 8001a74:	f000 f97a 	bl	8001d6c <TL_BLE_EvtDone>
 8001a78:	e7e0      	b.n	8001a3c <TL_BLE_HCI_SendCmd+0x74>
        if(pcommand_complete_event->cmdcode == opcode)
 8001a7a:	89b3      	ldrh	r3, [r6, #12]
 8001a7c:	42bb      	cmp	r3, r7
 8001a7e:	d10c      	bne.n	8001a9a <TL_BLE_HCI_SendCmd+0xd2>
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_CC_HDR_SIZE;
 8001a80:	7ab2      	ldrb	r2, [r6, #10]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8001a82:	696b      	ldr	r3, [r5, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8001a84:	6928      	ldr	r0, [r5, #16]
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_CC_HDR_SIZE;
 8001a86:	3a03      	subs	r2, #3
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	bfa8      	it	ge
 8001a8e:	461a      	movge	r2, r3
 8001a90:	616a      	str	r2, [r5, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8001a92:	f106 010e 	add.w	r1, r6, #14
 8001a96:	f001 fd75 	bl	8003584 <memcpy>
        if(pcommand_complete_event->numcmd != 0)
 8001a9a:	7af3      	ldrb	r3, [r6, #11]
 8001a9c:	e7e3      	b.n	8001a66 <TL_BLE_HCI_SendCmd+0x9e>
 8001a9e:	bf00      	nop
 8001aa0:	20000208 	.word	0x20000208
 8001aa4:	080018e9 	.word	0x080018e9

08001aa8 <hci_send_req>:


/* This API is imposed by the MW */
int32_t hci_send_req(struct hci_request *r, uint8_t async)
{
  return ( TL_BLE_HCI_SendCmd( (TL_BLE_HCI_Cmd_t *)r ) );
 8001aa8:	f7ff bf8e 	b.w	80019c8 <TL_BLE_HCI_SendCmd>

08001aac <TL_BLE_R_EvtProcReq>:



void TL_BLE_R_EvtProcReq(void)
{
  SCH_SetTask(CFG_IdleTask_TlEvt);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f000 ba3f 	b.w	8001f30 <SCH_SetTask>

08001ab2 <TL_BLE_HCI_RxCmdResp>:
  return;
}

void TL_BLE_HCI_RxCmdResp()
{
  SCH_SetEvt(CFG_IdleEvt_HciCmdEvtResp);
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f000 ba6e 	b.w	8001f94 <SCH_SetEvt>

08001ab8 <TL_BLE_HCI_ToNot>:
}

void TL_BLE_HCI_ToNot(void)
{
  return;
}
 8001ab8:	4770      	bx	lr

08001aba <TL_BLE_HCI_WaitCmdResp>:

void TL_BLE_HCI_WaitCmdResp(void)
{
  SCH_WaitEvt(CFG_IdleEvt_HciCmdEvtResp);
 8001aba:	2000      	movs	r0, #0
 8001abc:	f000 baac 	b.w	8002018 <SCH_WaitEvt>

08001ac0 <TL_BLE_HCI_TimStop>:
  return;
}

void TL_BLE_HCI_TimStop(uint8_t timerID)
{
  HW_TS_Delete(timerID);
 8001ac0:	f7ff be36 	b.w	8001730 <HW_TS_Delete>

08001ac4 <TL_BLE_HCI_TimStart>:

  return;
}

void TL_BLE_HCI_TimStart(uint32_t expiryTime, void(*timercb)(void), uint8_t *timerID)
{
 8001ac4:	b538      	push	{r3, r4, r5, lr}
 8001ac6:	4614      	mov	r4, r2
  HW_TS_Create(CFG_TimProcID_isr, timerID, hw_ts_SingleShot, (HW_TS_pTimerCb_t) timercb);
 8001ac8:	2200      	movs	r2, #0
{
 8001aca:	460b      	mov	r3, r1
 8001acc:	4605      	mov	r5, r0
  HW_TS_Create(CFG_TimProcID_isr, timerID, hw_ts_SingleShot, (HW_TS_pTimerCb_t) timercb);
 8001ace:	4621      	mov	r1, r4
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	f7ff fd3f 	bl	8001554 <HW_TS_Create>
  HW_TS_Start(*timerID, expiryTime*1000/CFG_TS_TICK_VAL);
 8001ad6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ada:	434d      	muls	r5, r1
 8001adc:	7820      	ldrb	r0, [r4, #0]
 8001ade:	213f      	movs	r1, #63	; 0x3f
 8001ae0:	fbb5 f1f1 	udiv	r1, r5, r1

  return;
}
 8001ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HW_TS_Start(*timerID, expiryTime*1000/CFG_TS_TICK_VAL);
 8001ae8:	f7ff be30 	b.w	800174c <HW_TS_Start>

08001aec <TL_BLE_HCI_UserEvtProcReq>:
 * @param  None
 * @retval None
 */
void TL_BLE_HCI_UserEvtProcReq( TL_PacketHeader_t *p_userevt_queue )
{
  SCH_SetTask(CFG_IdleTask_HciAsynchEvt);
 8001aec:	2002      	movs	r0, #2
 8001aee:	f000 ba1f 	b.w	8001f30 <SCH_SetTask>

08001af2 <TL_BLE_HCI_UserEvtRx>:
 * @param  pckt: The user event received from the BlueNRG device
 * @retval None
 */
void TL_BLE_HCI_UserEvtRx(void *pckt)
{
  SVCCTL_HCI_UserEvtRx(pckt);
 8001af2:	f7fe bf9f 	b.w	8000a34 <SVCCTL_HCI_UserEvtRx>
	...

08001af8 <Event_Queue_Process>:
  return;
}

/* Private Functions Definition ------------------------------------------------------*/
static void Event_Queue_Process(TL_BLE_R_EvtPacketType_t tl_event_queue_type)
{
 8001af8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001afc:	4e32      	ldr	r6, [pc, #200]	; (8001bc8 <Event_Queue_Process+0xd0>)
  TL_EvtPacket_t * ptl_evt_buffer;
  TL_EvtPacket_t *plarge_hci_buffer;

  if(tl_event_queue_type == TL_BLE_R_HciAsynchEvt)
 8001afe:	4605      	mov	r5, r0
 8001b00:	2800      	cmp	r0, #0
 8001b02:	d05e      	beq.n	8001bc2 <Event_Queue_Process+0xca>
  {
    plarge_hci_buffer = (TL_EvtPacket_t *)&HciLargeAsynchBuffer;
  }
  else
  {
    plarge_hci_buffer = (TL_EvtPacket_t*)pCmdBuffer;
 8001b04:	f8d6 810c 	ldr.w	r8, [r6, #268]	; 0x10c
  }

  while((LST_is_empty (&TLQueueEvtContext[tl_event_queue_type].TlBufferQueue) == FALSE) && ((HciAsynchEventLargeBufferStatus == HciAsynchEventLargeBuffer_Free) || (tl_event_queue_type == TL_BLE_R_HciCmdEvt)))
 8001b08:	4f30      	ldr	r7, [pc, #192]	; (8001bcc <Event_Queue_Process+0xd4>)
 8001b0a:	240e      	movs	r4, #14
 8001b0c:	436c      	muls	r4, r5
 8001b0e:	4427      	add	r7, r4
  {
    LST_remove_head (&TLQueueEvtContext[tl_event_queue_type].TlBufferQueue, (tListNode **)&ptl_evt_buffer);
    if(TLQueueEvtContext[tl_event_queue_type].HciPacketStatus == hci_packet_start)
 8001b10:	4434      	add	r4, r6
 8001b12:	e02f      	b.n	8001b74 <Event_Queue_Process+0x7c>
    LST_remove_head (&TLQueueEvtContext[tl_event_queue_type].TlBufferQueue, (tListNode **)&ptl_evt_buffer);
 8001b14:	a901      	add	r1, sp, #4
 8001b16:	4638      	mov	r0, r7
 8001b18:	f000 f94e 	bl	8001db8 <LST_remove_head>
    if(TLQueueEvtContext[tl_event_queue_type].HciPacketStatus == hci_packet_start)
 8001b1c:	f894 9118 	ldrb.w	r9, [r4, #280]	; 0x118
 8001b20:	9901      	ldr	r1, [sp, #4]
 8001b22:	f1b9 0f00 	cmp.w	r9, #0
 8001b26:	d103      	bne.n	8001b30 <Event_Queue_Process+0x38>
    {
      TLQueueEvtContext[tl_event_queue_type].HciPacketLengthOfDataLeftToReceiveFromTl = ptl_evt_buffer->evtserial.evt.plen + TL_EVT_HDR_SIZE;
 8001b28:	7a8b      	ldrb	r3, [r1, #10]
 8001b2a:	3303      	adds	r3, #3
 8001b2c:	f8a4 311a 	strh.w	r3, [r4, #282]	; 0x11a
    }

    if(TLQueueEvtContext[tl_event_queue_type].HciPacketLengthOfDataLeftToReceiveFromTl > TL_BLE_EVENT_FRAME_SIZE)
 8001b30:	f8b4 211a 	ldrh.w	r2, [r4, #282]	; 0x11a
 8001b34:	2a1e      	cmp	r2, #30
 8001b36:	d92a      	bls.n	8001b8e <Event_Queue_Process+0x96>
    {
      /**
       * The packet is not complete
       */
      TLQueueEvtContext[tl_event_queue_type].HciPacketStatus = hci_packet_cont;
 8001b38:	2301      	movs	r3, #1
      TLQueueEvtContext[tl_event_queue_type].HciPacketLengthOfDataLeftToReceiveFromTl -= TL_BLE_EVENT_FRAME_SIZE;
      memcpy((uint8_t*)&plarge_hci_buffer->evtserial + TLQueueEvtContext[tl_event_queue_type].HciLargeBufferOffset, &ptl_evt_buffer->evtserial, TL_BLE_EVENT_FRAME_SIZE);
 8001b3a:	f8b4 011c 	ldrh.w	r0, [r4, #284]	; 0x11c
      TLQueueEvtContext[tl_event_queue_type].HciPacketStatus = hci_packet_cont;
 8001b3e:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
      TLQueueEvtContext[tl_event_queue_type].HciPacketLengthOfDataLeftToReceiveFromTl -= TL_BLE_EVENT_FRAME_SIZE;
 8001b42:	3a1e      	subs	r2, #30
      memcpy((uint8_t*)&plarge_hci_buffer->evtserial + TLQueueEvtContext[tl_event_queue_type].HciLargeBufferOffset, &ptl_evt_buffer->evtserial, TL_BLE_EVENT_FRAME_SIZE);
 8001b44:	f108 0308 	add.w	r3, r8, #8
      TLQueueEvtContext[tl_event_queue_type].HciPacketLengthOfDataLeftToReceiveFromTl -= TL_BLE_EVENT_FRAME_SIZE;
 8001b48:	f8a4 211a 	strh.w	r2, [r4, #282]	; 0x11a
      memcpy((uint8_t*)&plarge_hci_buffer->evtserial + TLQueueEvtContext[tl_event_queue_type].HciLargeBufferOffset, &ptl_evt_buffer->evtserial, TL_BLE_EVENT_FRAME_SIZE);
 8001b4c:	4403      	add	r3, r0
 8001b4e:	f101 0208 	add.w	r2, r1, #8
 8001b52:	3124      	adds	r1, #36	; 0x24
 8001b54:	f852 0b04 	ldr.w	r0, [r2], #4
 8001b58:	f843 0b04 	str.w	r0, [r3], #4
 8001b5c:	428a      	cmp	r2, r1
 8001b5e:	d1f9      	bne.n	8001b54 <Event_Queue_Process+0x5c>
 8001b60:	8812      	ldrh	r2, [r2, #0]
 8001b62:	801a      	strh	r2, [r3, #0]
      MM_ReleaseBuffer((MM_pBufAdd_t)ptl_evt_buffer);
 8001b64:	9801      	ldr	r0, [sp, #4]
 8001b66:	f000 f9c1 	bl	8001eec <MM_ReleaseBuffer>
      TLQueueEvtContext[tl_event_queue_type].HciLargeBufferOffset += TL_BLE_EVENT_FRAME_SIZE;
 8001b6a:	f8b4 311c 	ldrh.w	r3, [r4, #284]	; 0x11c
 8001b6e:	331e      	adds	r3, #30
      else
      {
        TL_BLE_EvtReceived( (TL_EvtPacket_t *)ptl_evt_buffer );
      }
      TLQueueEvtContext[tl_event_queue_type].HciPacketStatus = hci_packet_start;
      TLQueueEvtContext[tl_event_queue_type].HciLargeBufferOffset  = 0;
 8001b70:	f8a4 311c 	strh.w	r3, [r4, #284]	; 0x11c
  while((LST_is_empty (&TLQueueEvtContext[tl_event_queue_type].TlBufferQueue) == FALSE) && ((HciAsynchEventLargeBufferStatus == HciAsynchEventLargeBuffer_Free) || (tl_event_queue_type == TL_BLE_R_HciCmdEvt)))
 8001b74:	4638      	mov	r0, r7
 8001b76:	f000 f8fe 	bl	8001d76 <LST_is_empty>
 8001b7a:	b928      	cbnz	r0, 8001b88 <Event_Queue_Process+0x90>
 8001b7c:	f896 312c 	ldrb.w	r3, [r6, #300]	; 0x12c
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d0c7      	beq.n	8001b14 <Event_Queue_Process+0x1c>
 8001b84:	2d01      	cmp	r5, #1
 8001b86:	d0c5      	beq.n	8001b14 <Event_Queue_Process+0x1c>
    }
  }

  return;
}
 8001b88:	b003      	add	sp, #12
 8001b8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if(TLQueueEvtContext[tl_event_queue_type].HciPacketStatus == hci_packet_cont)
 8001b8e:	f1b9 0f01 	cmp.w	r9, #1
 8001b92:	d114      	bne.n	8001bbe <Event_Queue_Process+0xc6>
        memcpy((uint8_t*)&plarge_hci_buffer->evtserial + TLQueueEvtContext[tl_event_queue_type].HciLargeBufferOffset, &ptl_evt_buffer->evtserial, TLQueueEvtContext[tl_event_queue_type].HciPacketLengthOfDataLeftToReceiveFromTl);
 8001b94:	f8b4 311c 	ldrh.w	r3, [r4, #284]	; 0x11c
 8001b98:	f108 0008 	add.w	r0, r8, #8
 8001b9c:	3108      	adds	r1, #8
 8001b9e:	4418      	add	r0, r3
 8001ba0:	f001 fcf0 	bl	8003584 <memcpy>
        MM_ReleaseBuffer((MM_pBufAdd_t)ptl_evt_buffer);
 8001ba4:	9801      	ldr	r0, [sp, #4]
 8001ba6:	f000 f9a1 	bl	8001eec <MM_ReleaseBuffer>
        if(tl_event_queue_type == TL_BLE_R_HciAsynchEvt)
 8001baa:	b90d      	cbnz	r5, 8001bb0 <Event_Queue_Process+0xb8>
          HciAsynchEventLargeBufferStatus = HciAsynchEventLargeBuffer_Busy;
 8001bac:	f886 912c 	strb.w	r9, [r6, #300]	; 0x12c
        TL_BLE_EvtReceived( (TL_EvtPacket_t *)plarge_hci_buffer );
 8001bb0:	4640      	mov	r0, r8
        TL_BLE_EvtReceived( (TL_EvtPacket_t *)ptl_evt_buffer );
 8001bb2:	f7ff fea5 	bl	8001900 <TL_BLE_EvtReceived>
      TLQueueEvtContext[tl_event_queue_type].HciPacketStatus = hci_packet_start;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
 8001bbc:	e7d8      	b.n	8001b70 <Event_Queue_Process+0x78>
        TL_BLE_EvtReceived( (TL_EvtPacket_t *)ptl_evt_buffer );
 8001bbe:	4608      	mov	r0, r1
 8001bc0:	e7f7      	b.n	8001bb2 <Event_Queue_Process+0xba>
    plarge_hci_buffer = (TL_EvtPacket_t *)&HciLargeAsynchBuffer;
 8001bc2:	46b0      	mov	r8, r6
 8001bc4:	e7a0      	b.n	8001b08 <Event_Queue_Process+0x10>
 8001bc6:	bf00      	nop
 8001bc8:	20000224 	.word	0x20000224
 8001bcc:	20000334 	.word	0x20000334

08001bd0 <TL_BLE_R_EvtInput>:
{
 8001bd0:	b508      	push	{r3, lr}
  LST_insert_tail (&TLQueueEvtContext[hci_evt_packet_type].TlBufferQueue, (tListNode *)hci_evt_buffer);
 8001bd2:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <TL_BLE_R_EvtInput+0x18>)
 8001bd4:	220e      	movs	r2, #14
 8001bd6:	fb02 3000 	mla	r0, r2, r0, r3
 8001bda:	f000 f8d6 	bl	8001d8a <LST_insert_tail>
}
 8001bde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  TL_BLE_R_EvtProcReq();
 8001be2:	f7ff bf63 	b.w	8001aac <TL_BLE_R_EvtProcReq>
 8001be6:	bf00      	nop
 8001be8:	20000334 	.word	0x20000334

08001bec <TL_BLE_R_EvtProc>:
{
 8001bec:	b508      	push	{r3, lr}
  Event_Queue_Process(TL_BLE_R_HciCmdEvt);
 8001bee:	2001      	movs	r0, #1
 8001bf0:	f7ff ff82 	bl	8001af8 <Event_Queue_Process>
}
 8001bf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  Event_Queue_Process(TL_BLE_R_HciAsynchEvt);
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	f7ff bf7d 	b.w	8001af8 <Event_Queue_Process>
	...

08001c00 <TL_BLE_R_Init>:
{
 8001c00:	b538      	push	{r3, r4, r5, lr}
  TLQueueEvtContext[TL_BLE_R_HciAsynchEvt].HciPacketStatus = hci_packet_start;
 8001c02:	4c0c      	ldr	r4, [pc, #48]	; (8001c34 <TL_BLE_R_Init+0x34>)
 8001c04:	2300      	movs	r3, #0
{
 8001c06:	4605      	mov	r5, r0
  LST_init_head (&TLQueueEvtContext[TL_BLE_R_HciAsynchEvt].TlBufferQueue);
 8001c08:	f504 7088 	add.w	r0, r4, #272	; 0x110
  TLQueueEvtContext[TL_BLE_R_HciAsynchEvt].HciPacketStatus = hci_packet_start;
 8001c0c:	f884 3118 	strb.w	r3, [r4, #280]	; 0x118
  TLQueueEvtContext[TL_BLE_R_HciCmdEvt].HciPacketStatus = hci_packet_start;
 8001c10:	f884 3126 	strb.w	r3, [r4, #294]	; 0x126
  TLQueueEvtContext[TL_BLE_R_HciAsynchEvt].HciLargeBufferOffset = 0;
 8001c14:	f8a4 311c 	strh.w	r3, [r4, #284]	; 0x11c
  TLQueueEvtContext[TL_BLE_R_HciCmdEvt].HciLargeBufferOffset = 0;
 8001c18:	f8a4 312a 	strh.w	r3, [r4, #298]	; 0x12a
  HciAsynchEventLargeBufferStatus = HciAsynchEventLargeBuffer_Free;
 8001c1c:	f884 312c 	strb.w	r3, [r4, #300]	; 0x12c
  LST_init_head (&TLQueueEvtContext[TL_BLE_R_HciAsynchEvt].TlBufferQueue);
 8001c20:	f000 f8a6 	bl	8001d70 <LST_init_head>
  LST_init_head (&TLQueueEvtContext[TL_BLE_R_HciCmdEvt].TlBufferQueue);
 8001c24:	f504 708f 	add.w	r0, r4, #286	; 0x11e
 8001c28:	f000 f8a2 	bl	8001d70 <LST_init_head>
  pCmdBuffer = cmdbuffer;
 8001c2c:	f8c4 510c 	str.w	r5, [r4, #268]	; 0x10c
}
 8001c30:	bd38      	pop	{r3, r4, r5, pc}
 8001c32:	bf00      	nop
 8001c34:	20000224 	.word	0x20000224

08001c38 <TL_BLE_R_EvtDone>:

void TL_BLE_R_EvtDone(TL_EvtPacket_t * hcievt)
{
  if(hcievt == (TL_EvtPacket_t *)&HciLargeAsynchBuffer)
 8001c38:	4a07      	ldr	r2, [pc, #28]	; (8001c58 <TL_BLE_R_EvtDone+0x20>)
 8001c3a:	4290      	cmp	r0, r2
 8001c3c:	d104      	bne.n	8001c48 <TL_BLE_R_EvtDone+0x10>
  {
    HciAsynchEventLargeBufferStatus = HciAsynchEventLargeBuffer_Free;
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f880 212c 	strb.w	r2, [r0, #300]	; 0x12c

    /**
     * Check if there are waiting events to be copied in the large buffer
     */
    TL_BLE_R_EvtProcReq();
 8001c44:	f7ff bf32 	b.w	8001aac <TL_BLE_R_EvtProcReq>
  }
  else if(hcievt != (TL_EvtPacket_t *)pCmdBuffer)
 8001c48:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8001c4c:	4282      	cmp	r2, r0
 8001c4e:	d001      	beq.n	8001c54 <TL_BLE_R_EvtDone+0x1c>
  {
    MM_ReleaseBuffer((MM_pBufAdd_t)hcievt);
 8001c50:	f000 b94c 	b.w	8001eec <MM_ReleaseBuffer>
  }

  return;
}
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	20000224 	.word	0x20000224

08001c5c <Allocate_New_Buffer_To_TL>:
}


/* Private Functions Definition ------------------------------------------------------*/
static void Allocate_New_Buffer_To_TL(void)
{
 8001c5c:	b508      	push	{r3, lr}
  pHciEventBuffer =  (TL_EvtPacket_t*) MM_GetBuffer(sizeof(TL_PacketHeader_t) + TL_BLE_EVENT_FRAME_SIZE, (MM_pCb_t) Allocate_New_Buffer_To_TL);
 8001c5e:	4907      	ldr	r1, [pc, #28]	; (8001c7c <Allocate_New_Buffer_To_TL+0x20>)
 8001c60:	2026      	movs	r0, #38	; 0x26
 8001c62:	f000 f929 	bl	8001eb8 <MM_GetBuffer>
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <Allocate_New_Buffer_To_TL+0x24>)
 8001c68:	6018      	str	r0, [r3, #0]
  if(pHciEventBuffer)
 8001c6a:	b130      	cbz	r0, 8001c7a <Allocate_New_Buffer_To_TL+0x1e>
  {
    TlSpiIsrContext.TlSizeLeftInBufferFrame = TL_BLE_EVENT_FRAME_SIZE;
 8001c6c:	211e      	movs	r1, #30
 8001c6e:	8119      	strh	r1, [r3, #8]
    HW_BNRG_EvtReq((uint8_t *)&(pHciEventBuffer->evtserial), TL_BLE_EVENT_FRAME_SIZE);
 8001c70:	3008      	adds	r0, #8
  }

  return;
}
 8001c72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HW_BNRG_EvtReq((uint8_t *)&(pHciEventBuffer->evtserial), TL_BLE_EVENT_FRAME_SIZE);
 8001c76:	f7ff b9f7 	b.w	8001068 <HW_BNRG_EvtReq>
}
 8001c7a:	bd08      	pop	{r3, pc}
 8001c7c:	08001c5d 	.word	0x08001c5d
 8001c80:	20000354 	.word	0x20000354

08001c84 <TL_BLE_Init>:
{
 8001c84:	b570      	push	{r4, r5, r6, lr}
  TlSpiIsrContext.TlPacketStatus = tl_packet_start;
 8001c86:	4e10      	ldr	r6, [pc, #64]	; (8001cc8 <TL_BLE_Init+0x44>)
{
 8001c88:	4604      	mov	r4, r0
 8001c8a:	4610      	mov	r0, r2
  TlSpiIsrContext.TlPacketStatus = tl_packet_start;
 8001c8c:	2200      	movs	r2, #0
{
 8001c8e:	460d      	mov	r5, r1
  TlSpiIsrContext.TlPacketStatus = tl_packet_start;
 8001c90:	7132      	strb	r2, [r6, #4]
  MM_Init(evtpool, evtpoolsize, ELT_SIZE);
 8001c92:	4619      	mov	r1, r3
 8001c94:	2226      	movs	r2, #38	; 0x26
 8001c96:	f000 f8ef 	bl	8001e78 <MM_Init>
  TL_BLE_R_Init(cmdbuffer);
 8001c9a:	4628      	mov	r0, r5
  pCmdBuffer = cmdbuffer;
 8001c9c:	60f5      	str	r5, [r6, #12]
  TL_BLE_R_Init(cmdbuffer);
 8001c9e:	f7ff ffaf 	bl	8001c00 <TL_BLE_R_Init>
  if( initmode == TL_BLE_Init_Limited)
 8001ca2:	b934      	cbnz	r4, 8001cb2 <TL_BLE_Init+0x2e>
    HW_BNRG_Init(HW_BNRG_Limited);
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	f7ff f943 	bl	8000f30 <HW_BNRG_Init>
}
 8001caa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  Allocate_New_Buffer_To_TL();
 8001cae:	f7ff bfd5 	b.w	8001c5c <Allocate_New_Buffer_To_TL>
    HW_BNRG_Init(HW_BNRG_Full);
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	f7ff f93c 	bl	8000f30 <HW_BNRG_Init>
    while(HAL_GPIO_ReadPin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN) == GPIO_PIN_RESET);
 8001cb8:	4c04      	ldr	r4, [pc, #16]	; (8001ccc <TL_BLE_Init+0x48>)
 8001cba:	2140      	movs	r1, #64	; 0x40
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	f000 ff37 	bl	8002b30 <HAL_GPIO_ReadPin>
 8001cc2:	2800      	cmp	r0, #0
 8001cc4:	d0f9      	beq.n	8001cba <TL_BLE_Init+0x36>
 8001cc6:	e7f0      	b.n	8001caa <TL_BLE_Init+0x26>
 8001cc8:	20000354 	.word	0x20000354
 8001ccc:	48001000 	.word	0x48001000

08001cd0 <TL_BLE_SendCmd>:
  pCmdBuffer->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <TL_BLE_SendCmd+0x14>)
 8001cd2:	68d8      	ldr	r0, [r3, #12]
  HW_BNRG_Send( (uint8_t *)&pCmdBuffer->cmdserial, 4 + pCmdBuffer->cmdserial.cmd.plen );
 8001cd4:	7ac1      	ldrb	r1, [r0, #11]
  pCmdBuffer->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	7203      	strb	r3, [r0, #8]
  HW_BNRG_Send( (uint8_t *)&pCmdBuffer->cmdserial, 4 + pCmdBuffer->cmdserial.cmd.plen );
 8001cda:	3104      	adds	r1, #4
 8001cdc:	3008      	adds	r0, #8
 8001cde:	f7ff ba5b 	b.w	8001198 <HW_BNRG_Send>
 8001ce2:	bf00      	nop
 8001ce4:	20000354 	.word	0x20000354

08001ce8 <HW_BNRG_Isr>:
{
 8001ce8:	b570      	push	{r4, r5, r6, lr}
  if(TlSpiIsrContext.TlPacketStatus == tl_packet_cont)
 8001cea:	4c1f      	ldr	r4, [pc, #124]	; (8001d68 <HW_BNRG_Isr+0x80>)
 8001cec:	7923      	ldrb	r3, [r4, #4]
 8001cee:	2b01      	cmp	r3, #1
{
 8001cf0:	4605      	mov	r5, r0
  if(TlSpiIsrContext.TlPacketStatus == tl_packet_cont)
 8001cf2:	d113      	bne.n	8001d1c <HW_BNRG_Isr+0x34>
    TlSpiIsrContext.HciPacketLengthOfDataLeftToReceiveFromSpi -= event_payload_len;
 8001cf4:	88e3      	ldrh	r3, [r4, #6]
 8001cf6:	1a1b      	subs	r3, r3, r0
 8001cf8:	80e3      	strh	r3, [r4, #6]
  if(TlSpiIsrContext.HciPacketLengthOfDataLeftToReceiveFromSpi != 0)
 8001cfa:	88e6      	ldrh	r6, [r4, #6]
 8001cfc:	6821      	ldr	r1, [r4, #0]
 8001cfe:	b336      	cbz	r6, 8001d4e <HW_BNRG_Isr+0x66>
    TlSpiIsrContext.TlSizeLeftInBufferFrame -= event_payload_len;
 8001d00:	8922      	ldrh	r2, [r4, #8]
    TlSpiIsrContext.TlPacketStatus = tl_packet_cont;
 8001d02:	2301      	movs	r3, #1
 8001d04:	7123      	strb	r3, [r4, #4]
    TlSpiIsrContext.TlSizeLeftInBufferFrame -= event_payload_len;
 8001d06:	1b53      	subs	r3, r2, r5
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	8123      	strh	r3, [r4, #8]
    if(TlSpiIsrContext.TlSizeLeftInBufferFrame != 0)
 8001d0c:	b1c3      	cbz	r3, 8001d40 <HW_BNRG_Isr+0x58>
      HW_BNRG_EvtReq((uint8_t*)&pHciEventBuffer->evtserial + (TL_BLE_EVENT_FRAME_SIZE - TlSpiIsrContext.TlSizeLeftInBufferFrame), TlSpiIsrContext.TlSizeLeftInBufferFrame);
 8001d0e:	1ac8      	subs	r0, r1, r3
}
 8001d10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HW_BNRG_EvtReq((uint8_t*)&pHciEventBuffer->evtserial + (TL_BLE_EVENT_FRAME_SIZE - TlSpiIsrContext.TlSizeLeftInBufferFrame), TlSpiIsrContext.TlSizeLeftInBufferFrame);
 8001d14:	4619      	mov	r1, r3
 8001d16:	3026      	adds	r0, #38	; 0x26
 8001d18:	f7ff b9a6 	b.w	8001068 <HW_BNRG_EvtReq>
 8001d1c:	6822      	ldr	r2, [r4, #0]
    TlSpiIsrContext.HciPacketLengthOfDataLeftToReceiveFromSpi = TL_EVT_HDR_SIZE + pHciEventBuffer->evtserial.evt.plen - event_payload_len;
 8001d1e:	7a93      	ldrb	r3, [r2, #10]
 8001d20:	3303      	adds	r3, #3
 8001d22:	1a1b      	subs	r3, r3, r0
 8001d24:	80e3      	strh	r3, [r4, #6]
    if((pHciEventBuffer->evtserial.evt.evtcode != TL_EVT_CC_OPCODE) && (pHciEventBuffer->evtserial.evt.evtcode != TL_EVT_CS_OPCODE))
 8001d26:	7a53      	ldrb	r3, [r2, #9]
 8001d28:	3b0e      	subs	r3, #14
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d905      	bls.n	8001d3a <HW_BNRG_Isr+0x52>
      TlSpiIsrContext.TlEventQueueType = TL_BLE_R_HciAsynchEvt;
 8001d2e:	2100      	movs	r1, #0
      LPM_SetOffMode(CFG_LPM_HCI_AsynchEvt, LPM_OffMode_Dis);
 8001d30:	2003      	movs	r0, #3
      TlSpiIsrContext.TlEventQueueType = TL_BLE_R_HciAsynchEvt;
 8001d32:	7161      	strb	r1, [r4, #5]
      LPM_SetOffMode(CFG_LPM_HCI_AsynchEvt, LPM_OffMode_Dis);
 8001d34:	f000 f854 	bl	8001de0 <LPM_SetOffMode>
 8001d38:	e7df      	b.n	8001cfa <HW_BNRG_Isr+0x12>
      TlSpiIsrContext.TlEventQueueType = TL_BLE_R_HciCmdEvt;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	7163      	strb	r3, [r4, #5]
 8001d3e:	e7dc      	b.n	8001cfa <HW_BNRG_Isr+0x12>
      TL_BLE_R_EvtInput(TlSpiIsrContext.TlEventQueueType, (uint8_t*)pHciEventBuffer);
 8001d40:	7960      	ldrb	r0, [r4, #5]
 8001d42:	f7ff ff45 	bl	8001bd0 <TL_BLE_R_EvtInput>
}
 8001d46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      Allocate_New_Buffer_To_TL();
 8001d4a:	f7ff bf87 	b.w	8001c5c <Allocate_New_Buffer_To_TL>
    TL_BLE_R_EvtInput(TlSpiIsrContext.TlEventQueueType, (uint8_t*)pHciEventBuffer);
 8001d4e:	7960      	ldrb	r0, [r4, #5]
 8001d50:	f7ff ff3e 	bl	8001bd0 <TL_BLE_R_EvtInput>
    TlSpiIsrContext.TlPacketStatus = tl_packet_start;
 8001d54:	7126      	strb	r6, [r4, #4]
    Allocate_New_Buffer_To_TL();
 8001d56:	f7ff ff81 	bl	8001c5c <Allocate_New_Buffer_To_TL>
}
 8001d5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LPM_SetOffMode(CFG_LPM_HCI_AsynchEvt, LPM_OffMode_En);
 8001d5e:	2101      	movs	r1, #1
 8001d60:	2003      	movs	r0, #3
 8001d62:	f000 b83d 	b.w	8001de0 <LPM_SetOffMode>
 8001d66:	bf00      	nop
 8001d68:	20000354 	.word	0x20000354

08001d6c <TL_BLE_EvtDone>:
  TL_BLE_R_EvtDone(hcievt);
 8001d6c:	f7ff bf64 	b.w	8001c38 <TL_BLE_R_EvtDone>

08001d70 <LST_init_head>:
/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 8001d70:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;
 8001d72:	6040      	str	r0, [r0, #4]
}
 8001d74:	4770      	bx	lr

08001d76 <LST_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d76:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001d7a:	b672      	cpsid	i
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8001d7c:	6802      	ldr	r2, [r0, #0]
  {
    return_value = TRUE;
 8001d7e:	1a82      	subs	r2, r0, r2
 8001d80:	4250      	negs	r0, r2
 8001d82:	4150      	adcs	r0, r2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d84:	f383 8810 	msr	PRIMASK, r3
    return_value = FALSE;
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
}
 8001d88:	4770      	bx	lr

08001d8a <LST_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d8a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8e:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8001d90:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 8001d92:	6842      	ldr	r2, [r0, #4]
 8001d94:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 8001d96:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8001d98:	684a      	ldr	r2, [r1, #4]
 8001d9a:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d9c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8001da0:	4770      	bx	lr

08001da2 <LST_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001da2:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001da6:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8001da8:	6843      	ldr	r3, [r0, #4]
 8001daa:	6801      	ldr	r1, [r0, #0]
 8001dac:	6019      	str	r1, [r3, #0]
  (node->next)->prev = node->prev;
 8001dae:	6801      	ldr	r1, [r0, #0]
 8001db0:	604b      	str	r3, [r1, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001db2:	f382 8810 	msr	PRIMASK, r2

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8001db6:	4770      	bx	lr

08001db8 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8001db8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dba:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001dbe:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8001dc0:	6803      	ldr	r3, [r0, #0]
 8001dc2:	600b      	str	r3, [r1, #0]
  LST_remove_node (listHead->next);
 8001dc4:	6800      	ldr	r0, [r0, #0]
 8001dc6:	f7ff ffec 	bl	8001da2 <LST_remove_node>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dca:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8001dce:	bd10      	pop	{r4, pc}

08001dd0 <LPM_SetConf>:


/* Functions Definition ------------------------------------------------------*/
void LPM_SetConf(LPM_Conf_t *p_conf)
{
  LowPowerModeConfiguration.Stop_Mode_Config = p_conf->Stop_Mode_Config;
 8001dd0:	4b02      	ldr	r3, [pc, #8]	; (8001ddc <LPM_SetConf+0xc>)
 8001dd2:	6802      	ldr	r2, [r0, #0]
 8001dd4:	601a      	str	r2, [r3, #0]
  LowPowerModeConfiguration.OFF_Mode_Config = p_conf->OFF_Mode_Config;
 8001dd6:	6842      	ldr	r2, [r0, #4]
 8001dd8:	605a      	str	r2, [r3, #4]

  return;
}
 8001dda:	4770      	bx	lr
 8001ddc:	20000364 	.word	0x20000364

08001de0 <LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001de0:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001de4:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  if(mode == LPM_OffMode_En)
 8001de6:	2301      	movs	r3, #1
 8001de8:	fa03 f000 	lsl.w	r0, r3, r0
 8001dec:	4299      	cmp	r1, r3
 8001dee:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <LPM_SetOffMode+0x24>)
  {
    LowPowerModeSel &= (~(1<<id));
 8001df0:	6899      	ldr	r1, [r3, #8]
 8001df2:	bf0c      	ite	eq
 8001df4:	ea21 0000 	biceq.w	r0, r1, r0
  }
  else
  {
    LowPowerModeSel |= (1<<id);
 8001df8:	4308      	orrne	r0, r1
 8001dfa:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dfc:	f382 8810 	msr	PRIMASK, r2
  }

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return;
}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000364 	.word	0x20000364

08001e08 <LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e08:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001e0c:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  if(mode == LPM_StopMode_Dis)
 8001e0e:	2301      	movs	r3, #1
 8001e10:	fa03 f000 	lsl.w	r0, r3, r0
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <LPM_SetStopMode+0x24>)
 8001e16:	b931      	cbnz	r1, 8001e26 <LPM_SetStopMode+0x1e>
  {
    SysClockReq &= (~(1<<id));
 8001e18:	68d9      	ldr	r1, [r3, #12]
 8001e1a:	ea21 0000 	bic.w	r0, r1, r0
 8001e1e:	60d8      	str	r0, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e20:	f382 8810 	msr	PRIMASK, r2
  }

  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/

  return;
}
 8001e24:	4770      	bx	lr
    SysClockReq |= (1<<id);
 8001e26:	68d9      	ldr	r1, [r3, #12]
 8001e28:	4308      	orrs	r0, r1
 8001e2a:	e7f8      	b.n	8001e1e <LPM_SetStopMode+0x16>
 8001e2c:	20000364 	.word	0x20000364

08001e30 <LPM_EnterSleepMode>:
/* __WEAK functions: The application can overload this function  if needed ----*/
/* ----------------------------------------------------------------------------*/

__weak void LPM_EnterSleepMode(void)
{
}
 8001e30:	4770      	bx	lr

08001e32 <LPM_ExitSleepMode>:
 8001e32:	4770      	bx	lr

08001e34 <LPM_EnterStopMode>:
 8001e34:	4770      	bx	lr
	...

08001e38 <LPM_EnterModeSelected>:
{
 8001e38:	b510      	push	{r4, lr}
  if(SysClockReq)
 8001e3a:	4c0e      	ldr	r4, [pc, #56]	; (8001e74 <LPM_EnterModeSelected+0x3c>)
 8001e3c:	68e3      	ldr	r3, [r4, #12]
 8001e3e:	b133      	cbz	r3, 8001e4e <LPM_EnterModeSelected+0x16>
    LPM_EnterSleepMode();
 8001e40:	f7ff fff6 	bl	8001e30 <LPM_EnterSleepMode>
    HW_SleepMode();
 8001e44:	f7fe fe66 	bl	8000b14 <HW_SleepMode>
    LPM_ExitSleepMode();
 8001e48:	f7ff fff3 	bl	8001e32 <LPM_ExitSleepMode>
}
 8001e4c:	bd10      	pop	{r4, pc}
    if(LowPowerModeSel)
 8001e4e:	68a3      	ldr	r3, [r4, #8]
 8001e50:	b13b      	cbz	r3, 8001e62 <LPM_EnterModeSelected+0x2a>
      LPM_EnterStopMode();
 8001e52:	f7ff ffef 	bl	8001e34 <LPM_EnterStopMode>
      HW_StopMode(LowPowerModeConfiguration.Stop_Mode_Config);
 8001e56:	6820      	ldr	r0, [r4, #0]
 8001e58:	f7fe fe66 	bl	8000b28 <HW_StopMode>
      LPM_ExitStopMode();
 8001e5c:	f000 fbaf 	bl	80025be <LPM_ExitStopMode>
 8001e60:	e7f4      	b.n	8001e4c <LPM_EnterModeSelected+0x14>
      LPM_EnterOffMode();
 8001e62:	f000 fbad 	bl	80025c0 <LPM_EnterOffMode>
      HW_OffMode(LowPowerModeConfiguration.OFF_Mode_Config);
 8001e66:	6860      	ldr	r0, [r4, #4]
 8001e68:	f7fe fe70 	bl	8000b4c <HW_OffMode>
      LPM_ExitOffMode();
 8001e6c:	f000 fbb4 	bl	80025d8 <LPM_ExitOffMode>
  return;
 8001e70:	e7ec      	b.n	8001e4c <LPM_EnterModeSelected+0x14>
 8001e72:	bf00      	nop
 8001e74:	20000364 	.word	0x20000364

08001e78 <MM_Init>:
 * @param  pool_size: The size of the pool
 * @param  elt_size: The size of one element in the pool
 * @retval None
 */
void MM_Init(uint8_t *p_pool, uint32_t pool_size,  uint32_t elt_size)
{
 8001e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t elt_size_corrected;

  QueueSize = 0;
 8001e7c:	4d0d      	ldr	r5, [pc, #52]	; (8001eb4 <MM_Init+0x3c>)
{
 8001e7e:	4607      	mov	r7, r0
  QueueSize = 0;
 8001e80:	4628      	mov	r0, r5
 8001e82:	2300      	movs	r3, #0
  elt_size_corrected = 4*DIVC( elt_size, 4 );
 8001e84:	3203      	adds	r2, #3
  QueueSize = 0;
 8001e86:	f800 3b01 	strb.w	r3, [r0], #1
{
 8001e8a:	460e      	mov	r6, r1
  elt_size_corrected = 4*DIVC( elt_size, 4 );
 8001e8c:	f022 0403 	bic.w	r4, r2, #3

  /**
   *  Initialize list
   */
  LST_init_head (&BufferPool);
 8001e90:	f7ff ff6e 	bl	8001d70 <LST_init_head>
  /**
   *  Initialize the queue
   */
  while(pool_size >= elt_size_corrected)
  {
    LST_insert_tail(&BufferPool, (tListNode *)p_pool);
 8001e94:	f105 0801 	add.w	r8, r5, #1
  while(pool_size >= elt_size_corrected)
 8001e98:	42a6      	cmp	r6, r4
 8001e9a:	d201      	bcs.n	8001ea0 <MM_Init+0x28>
    QueueSize++;
    pool_size -= elt_size_corrected;
  }

  return;
}
 8001e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    LST_insert_tail(&BufferPool, (tListNode *)p_pool);
 8001ea0:	4639      	mov	r1, r7
 8001ea2:	4640      	mov	r0, r8
 8001ea4:	f7ff ff71 	bl	8001d8a <LST_insert_tail>
    QueueSize++;
 8001ea8:	782b      	ldrb	r3, [r5, #0]
 8001eaa:	3301      	adds	r3, #1
    p_pool += elt_size_corrected;
 8001eac:	4427      	add	r7, r4
    QueueSize++;
 8001eae:	702b      	strb	r3, [r5, #0]
    pool_size -= elt_size_corrected;
 8001eb0:	1b36      	subs	r6, r6, r4
 8001eb2:	e7f1      	b.n	8001e98 <MM_Init+0x20>
 8001eb4:	20000374 	.word	0x20000374

08001eb8 <MM_GetBuffer>:
 * @param  cb: The callback to be called when a buffer is made available later on
 *                   if there is no buffer currently available when this API is called
 * @retval The buffer address when available or NULL when there is no buffer
 */
MM_pBufAdd_t MM_GetBuffer( uint32_t size, MM_pCb_t cb )
{
 8001eb8:	b513      	push	{r0, r1, r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001eba:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001ebe:	b672      	cpsid	i
  MM_pBufAdd_t buffer_address;
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if ( QueueSize )
 8001ec0:	4809      	ldr	r0, [pc, #36]	; (8001ee8 <MM_GetBuffer+0x30>)
 8001ec2:	7803      	ldrb	r3, [r0, #0]
 8001ec4:	b163      	cbz	r3, 8001ee0 <MM_GetBuffer+0x28>
  {
    QueueSize--;
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	7003      	strb	r3, [r0, #0]
    BufferFreeCb = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60c3      	str	r3, [r0, #12]
    LST_remove_head( &BufferPool, ( tListNode ** )&buffer_address );
 8001ece:	a901      	add	r1, sp, #4
 8001ed0:	3001      	adds	r0, #1
 8001ed2:	f7ff ff71 	bl	8001db8 <LST_remove_head>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ed6:	f384 8810 	msr	PRIMASK, r4
    buffer_address = 0;
  }
  __set_PRIMASK( primask_bit );     /**< Restore PRIMASK bit*/

  return buffer_address;
}
 8001eda:	9801      	ldr	r0, [sp, #4]
 8001edc:	b002      	add	sp, #8
 8001ede:	bd10      	pop	{r4, pc}
    BufferFreeCb = cb;
 8001ee0:	60c1      	str	r1, [r0, #12]
    buffer_address = 0;
 8001ee2:	9301      	str	r3, [sp, #4]
 8001ee4:	e7f7      	b.n	8001ed6 <MM_GetBuffer+0x1e>
 8001ee6:	bf00      	nop
 8001ee8:	20000374 	.word	0x20000374

08001eec <MM_ReleaseBuffer>:
 * @brief  Release a buffer
 * @param  p_buffer: The data buffer address
 * @retval None
 */
void MM_ReleaseBuffer( MM_pBufAdd_t p_buffer )
{
 8001eec:	b570      	push	{r4, r5, r6, lr}
 8001eee:	4601      	mov	r1, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ef0:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef4:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  LST_insert_tail( &BufferPool, ( tListNode * )p_buffer );
 8001ef6:	4c07      	ldr	r4, [pc, #28]	; (8001f14 <MM_ReleaseBuffer+0x28>)
 8001ef8:	1c60      	adds	r0, r4, #1
 8001efa:	f7ff ff46 	bl	8001d8a <LST_insert_tail>
  QueueSize++;
 8001efe:	7823      	ldrb	r3, [r4, #0]
 8001f00:	3301      	adds	r3, #1
 8001f02:	7023      	strb	r3, [r4, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f04:	f385 8810 	msr	PRIMASK, r5
  __set_PRIMASK( primask_bit );     /**< Restore PRIMASK bit*/
  if( BufferFreeCb )
 8001f08:	68e3      	ldr	r3, [r4, #12]
 8001f0a:	b113      	cbz	r3, 8001f12 <MM_ReleaseBuffer+0x26>
     */
    BufferFreeCb();
  }

  return;
}
 8001f0c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    BufferFreeCb();
 8001f10:	4718      	bx	r3
}
 8001f12:	bd70      	pop	{r4, r5, r6, pc}
 8001f14:	20000374 	.word	0x20000374

08001f18 <SCH_RegTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f18:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001f1c:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();

  TaskCb[task_id] = task;
 8001f1e:	4a03      	ldr	r2, [pc, #12]	; (8001f2c <SCH_RegTask+0x14>)
 8001f20:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f24:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return;
}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000384 	.word	0x20000384

08001f30 <SCH_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f30:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001f34:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();

  TaskSet |= (1 << task_id);
 8001f36:	4a05      	ldr	r2, [pc, #20]	; (8001f4c <SCH_SetTask+0x1c>)
 8001f38:	2301      	movs	r3, #1
 8001f3a:	fa03 f000 	lsl.w	r0, r3, r0
 8001f3e:	6913      	ldr	r3, [r2, #16]
 8001f40:	4318      	orrs	r0, r3
 8001f42:	6110      	str	r0, [r2, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f44:	f381 8810 	msr	PRIMASK, r1

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return;
}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000384 	.word	0x20000384

08001f50 <SCH_PauseTask>:

void SCH_PauseTask( uint32_t task_id )
{
 8001f50:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f52:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001f56:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();

  TaskMask &= ~ ( 1 << task_id );
 8001f58:	4905      	ldr	r1, [pc, #20]	; (8001f70 <SCH_PauseTask+0x20>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	680b      	ldr	r3, [r1, #0]
 8001f5e:	fa02 f000 	lsl.w	r0, r2, r0
 8001f62:	ea23 0300 	bic.w	r3, r3, r0
 8001f66:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f68:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return;
}
 8001f6c:	bd10      	pop	{r4, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000000 	.word	0x20000000

08001f74 <SCH_ResumeTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f74:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();

  TaskMask |= ( 1 << task_id );
 8001f7a:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <SCH_ResumeTask+0x1c>)
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	fa03 f000 	lsl.w	r0, r3, r0
 8001f82:	6813      	ldr	r3, [r2, #0]
 8001f84:	4318      	orrs	r0, r3
 8001f86:	6010      	str	r0, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f88:	f381 8810 	msr	PRIMASK, r1

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return;
}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	20000000 	.word	0x20000000

08001f94 <SCH_SetEvt>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f94:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();

  EvtSet |= ( 1 << evt_id);
 8001f9a:	4a05      	ldr	r2, [pc, #20]	; (8001fb0 <SCH_SetEvt+0x1c>)
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	fa03 f000 	lsl.w	r0, r3, r0
 8001fa2:	6953      	ldr	r3, [r2, #20]
 8001fa4:	4318      	orrs	r0, r3
 8001fa6:	6150      	str	r0, [r2, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fa8:	f381 8810 	msr	PRIMASK, r1

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return;
}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	20000384 	.word	0x20000384

08001fb4 <SCH_Run>:
{
 8001fb4:	b570      	push	{r4, r5, r6, lr}
  while( TaskSet &  TaskMask )
 8001fb6:	4c15      	ldr	r4, [pc, #84]	; (800200c <SCH_Run+0x58>)
 8001fb8:	4d15      	ldr	r5, [pc, #84]	; (8002010 <SCH_Run+0x5c>)
    TaskSet &= ~( 1 << (31 - bit_nbr) );
 8001fba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
  while( TaskSet &  TaskMask )
 8001fbe:	6923      	ldr	r3, [r4, #16]
 8001fc0:	682a      	ldr	r2, [r5, #0]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d10f      	bne.n	8001fe6 <SCH_Run+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fc6:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001fca:	b672      	cpsid	i
  if ( !( (TaskSet & TaskMask ) || (EvtSet & EvtWaited) ) )
 8001fcc:	6923      	ldr	r3, [r4, #16]
 8001fce:	682a      	ldr	r2, [r5, #0]
 8001fd0:	401a      	ands	r2, r3
 8001fd2:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 8001fd6:	400b      	ands	r3, r1
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	d101      	bne.n	8001fe0 <SCH_Run+0x2c>
    SCH_Idle();
 8001fdc:	f000 fb0c 	bl	80025f8 <SCH_Idle>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fe0:	f386 8810 	msr	PRIMASK, r6
}
 8001fe4:	bd70      	pop	{r4, r5, r6, pc}
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001fe6:	fab3 f383 	clz	r3, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fea:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001fee:	b672      	cpsid	i
    TaskSet &= ~( 1 << (31 - bit_nbr) );
 8001ff0:	6922      	ldr	r2, [r4, #16]
 8001ff2:	fa26 f003 	lsr.w	r0, r6, r3
 8001ff6:	ea22 0200 	bic.w	r2, r2, r0
 8001ffa:	6122      	str	r2, [r4, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ffc:	f381 8810 	msr	PRIMASK, r1
    TaskCb[31 - bit_nbr]();
 8002000:	f1c3 031f 	rsb	r3, r3, #31
 8002004:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8002008:	4798      	blx	r3
 800200a:	e7d8      	b.n	8001fbe <SCH_Run+0xa>
 800200c:	20000384 	.word	0x20000384
 8002010:	20000000 	.word	0x20000000

08002014 <SCH_EvtIdle>:
__weak void SCH_EvtIdle( void )
{
  /**
   * execute scheduler if not implemented by the application
   */
  SCH_Run();
 8002014:	f7ff bfce 	b.w	8001fb4 <SCH_Run>

08002018 <SCH_WaitEvt>:
{
 8002018:	b538      	push	{r3, r4, r5, lr}
  event_waited_id_backup = EvtWaited;
 800201a:	4c09      	ldr	r4, [pc, #36]	; (8002040 <SCH_WaitEvt+0x28>)
  EvtWaited = ( 1 << evt_id );
 800201c:	2301      	movs	r3, #1
 800201e:	fa03 f000 	lsl.w	r0, r3, r0
  event_waited_id_backup = EvtWaited;
 8002022:	69a5      	ldr	r5, [r4, #24]
  EvtWaited = ( 1 << evt_id );
 8002024:	61a0      	str	r0, [r4, #24]
  while( (EvtSet & EvtWaited) == 0)
 8002026:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800202a:	4213      	tst	r3, r2
 800202c:	d004      	beq.n	8002038 <SCH_WaitEvt+0x20>
  EvtSet &= (~EvtWaited);
 800202e:	ea23 0302 	bic.w	r3, r3, r2
  EvtWaited = event_waited_id_backup;
 8002032:	e9c4 3505 	strd	r3, r5, [r4, #20]
}
 8002036:	bd38      	pop	{r3, r4, r5, pc}
    SCH_EvtIdle();
 8002038:	f7ff ffec 	bl	8002014 <SCH_EvtIdle>
 800203c:	e7f3      	b.n	8002026 <SCH_WaitEvt+0xe>
 800203e:	bf00      	nop
 8002040:	20000384 	.word	0x20000384

08002044 <DISAPP_Init>:
/* Functions Definition ------------------------------------------------------*/
/* Private functions ----------------------------------------------------------*/
/* Public functions ----------------------------------------------------------*/

void DISAPP_Init(void)
{
 8002044:	b507      	push	{r0, r1, r2, lr}
   *
   * @param UUID
   * @param pPData
   * @return
   */
  dis_information_data.pPayload = (uint8_t*) DISAPP_MANUFACTURER_NAME;
 8002046:	4b06      	ldr	r3, [pc, #24]	; (8002060 <DISAPP_Init+0x1c>)
 8002048:	9300      	str	r3, [sp, #0]
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 800204a:	4669      	mov	r1, sp
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 800204c:	2304      	movs	r3, #4
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 800204e:	f642 2029 	movw	r0, #10793	; 0x2a29
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 8002052:	f88d 3004 	strb.w	r3, [sp, #4]
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 8002056:	f7fe fbd1 	bl	80007fc <DIS_UpdateChar>
   */
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
}
 800205a:	b003      	add	sp, #12
 800205c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002060:	0800363c 	.word	0x0800363c

08002064 <ConnMgr>:
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  SCH_SetTask(CFG_IdleTask_ConnMgr);
 8002064:	2000      	movs	r0, #0
 8002066:	f7ff bf63 	b.w	8001f30 <SCH_SetTask>
	...

0800206c <Adv_Request>:
{
 800206c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(New_Status == HR_FAST_ADV)
 8002070:	2801      	cmp	r0, #1
{
 8002072:	b088      	sub	sp, #32
 8002074:	4605      	mov	r5, r0
  if(New_Status == HR_FAST_ADV)
 8002076:	d00c      	beq.n	8002092 <Adv_Request+0x26>
 8002078:	4a28      	ldr	r2, [pc, #160]	; (800211c <Adv_Request+0xb0>)
 800207a:	2300      	movs	r3, #0
          (BleApplicationContext.Device_Connection_Status[index] != HR_FAST_ADV))
 800207c:	f812 1b01 	ldrb.w	r1, [r2], #1
    while((index < CFG_MAX_CONNECTION) &&
 8002080:	2901      	cmp	r1, #1
 8002082:	fa5f f883 	uxtb.w	r8, r3
 8002086:	d145      	bne.n	8002114 <Adv_Request+0xa8>
    Max_Inter = CFG_HR_LP_CONN_ADV_INTERVAL_MAX;
 8002088:	f44f 677a 	mov.w	r7, #4000	; 0xfa0
    Min_Inter = CFG_HR_LP_CONN_ADV_INTERVAL_MIN;
 800208c:	f44f 66c8 	mov.w	r6, #1600	; 0x640
 8002090:	e00b      	b.n	80020aa <Adv_Request+0x3e>
    Min_Inter = AdvIntervalMin;
 8002092:	4b23      	ldr	r3, [pc, #140]	; (8002120 <Adv_Request+0xb4>)
    Max_Inter = AdvIntervalMax;
 8002094:	2000      	movs	r0, #0
    Min_Inter = AdvIntervalMin;
 8002096:	f8b3 60a8 	ldrh.w	r6, [r3, #168]	; 0xa8
    Max_Inter = AdvIntervalMax;
 800209a:	f8b3 70aa 	ldrh.w	r7, [r3, #170]	; 0xaa
    while((index < CFG_MAX_CONNECTION) &&
 800209e:	339c      	adds	r3, #156	; 0x9c
          (BleApplicationContext.Device_Connection_Status[index] != HR_IDLE))
 80020a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80020a4:	fa5f f880 	uxtb.w	r8, r0
    while((index < CFG_MAX_CONNECTION) &&
 80020a8:	bb72      	cbnz	r2, 8002108 <Adv_Request+0x9c>
    HW_TS_Stop(BleApplicationContext.Connection_mgr_timer_Id);
 80020aa:	4c1d      	ldr	r4, [pc, #116]	; (8002120 <Adv_Request+0xb4>)
 80020ac:	f894 00a4 	ldrb.w	r0, [r4, #164]	; 0xa4
 80020b0:	f7ff fafa 	bl	80016a8 <HW_TS_Stop>
    if((New_Status == HR_LP_ADV) &&
 80020b4:	2d02      	cmp	r5, #2
 80020b6:	d108      	bne.n	80020ca <Adv_Request+0x5e>
       ((BleApplicationContext.Device_Connection_Status[index] == HR_FAST_ADV) ||
 80020b8:	eb04 0308 	add.w	r3, r4, r8
 80020bc:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
    if((New_Status == HR_LP_ADV) &&
 80020c0:	3b01      	subs	r3, #1
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d801      	bhi.n	80020ca <Adv_Request+0x5e>
      ret = aci_gap_set_non_discoverable();
 80020c6:	f7fe f8bf 	bl	8000248 <aci_gap_set_non_discoverable>
    BleApplicationContext.Device_Connection_Status[index] = New_Status;
 80020ca:	44a0      	add	r8, r4
    ret = aci_gap_set_discoverable(ADV_IND,
 80020cc:	4a15      	ldr	r2, [pc, #84]	; (8002124 <Adv_Request+0xb8>)
    BleApplicationContext.Device_Connection_Status[index] = New_Status;
 80020ce:	f888 509c 	strb.w	r5, [r8, #156]	; 0x9c
    ret = aci_gap_set_discoverable(ADV_IND,
 80020d2:	9204      	str	r2, [sp, #16]
 80020d4:	f894 2036 	ldrb.w	r2, [r4, #54]	; 0x36
 80020d8:	9203      	str	r2, [sp, #12]
 80020da:	4a13      	ldr	r2, [pc, #76]	; (8002128 <Adv_Request+0xbc>)
 80020dc:	9202      	str	r2, [sp, #8]
 80020de:	2300      	movs	r3, #0
 80020e0:	220c      	movs	r2, #12
 80020e2:	e9cd 3200 	strd	r3, r2, [sp]
 80020e6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80020ea:	463a      	mov	r2, r7
 80020ec:	4631      	mov	r1, r6
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7fe f8c8 	bl	8000284 <aci_gap_set_discoverable>
    if(New_Status == HR_FAST_ADV)
 80020f4:	2d01      	cmp	r5, #1
 80020f6:	d10a      	bne.n	800210e <Adv_Request+0xa2>
      HW_TS_Start(BleApplicationContext.Connection_mgr_timer_Id, FAST_ADV_TIMEOUT);
 80020f8:	490c      	ldr	r1, [pc, #48]	; (800212c <Adv_Request+0xc0>)
 80020fa:	f894 00a4 	ldrb.w	r0, [r4, #164]	; 0xa4
}
 80020fe:	b008      	add	sp, #32
 8002100:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      HW_TS_Start(BleApplicationContext.Connection_mgr_timer_Id, FAST_ADV_TIMEOUT);
 8002104:	f7ff bb22 	b.w	800174c <HW_TS_Start>
    while((index < CFG_MAX_CONNECTION) &&
 8002108:	3001      	adds	r0, #1
 800210a:	2808      	cmp	r0, #8
 800210c:	d1c8      	bne.n	80020a0 <Adv_Request+0x34>
}
 800210e:	b008      	add	sp, #32
 8002110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while((index < CFG_MAX_CONNECTION) &&
 8002114:	3301      	adds	r3, #1
 8002116:	2b08      	cmp	r3, #8
 8002118:	d1b0      	bne.n	800207c <Adv_Request+0x10>
 800211a:	e7f8      	b.n	800210e <Adv_Request+0xa2>
 800211c:	2000043c 	.word	0x2000043c
 8002120:	200003a0 	.word	0x200003a0
 8002124:	200003d7 	.word	0x200003d7
 8002128:	080035e0 	.word	0x080035e0
 800212c:	0007441e 	.word	0x0007441e

08002130 <HR_Init>:
{
 8002130:	b530      	push	{r4, r5, lr}
    TL_BLE_HCI_Init(TL_BLE_HCI_InitFull, &CmdBuffer, EvtPool, POOL_SIZE);
 8002132:	4a32      	ldr	r2, [pc, #200]	; (80021fc <HR_Init+0xcc>)
 8002134:	f44f 733e 	mov.w	r3, #760	; 0x2f8
{
 8002138:	b085      	sub	sp, #20
    TL_BLE_HCI_Init(TL_BLE_HCI_InitFull, &CmdBuffer, EvtPool, POOL_SIZE);
 800213a:	18d1      	adds	r1, r2, r3
  if(InitMode != HR_Limited )
 800213c:	2800      	cmp	r0, #0
 800213e:	d057      	beq.n	80021f0 <HR_Init+0xc0>
    TL_BLE_HCI_Init(TL_BLE_HCI_InitFull, &CmdBuffer, EvtPool, POOL_SIZE);
 8002140:	2001      	movs	r0, #1
 8002142:	f7ff fbf7 	bl	8001934 <TL_BLE_HCI_Init>
    SVCCTL_Init();
 8002146:	f7fe fc9b 	bl	8000a80 <SVCCTL_Init>
    for(index = 0; index < CFG_MAX_CONNECTION; index++)
 800214a:	4b2d      	ldr	r3, [pc, #180]	; (8002200 <HR_Init+0xd0>)
    SVCCTL_Init();
 800214c:	2408      	movs	r4, #8
 800214e:	f1a3 0276 	sub.w	r2, r3, #118	; 0x76
      BleApplicationContext.Device_Connection_Status[index] = HR_IDLE;
 8002152:	2000      	movs	r0, #0
      BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] = 0xFFFF;
 8002154:	f64f 71ff 	movw	r1, #65535	; 0xffff
      BleApplicationContext.Device_Connection_Status[index] = HR_IDLE;
 8002158:	3c01      	subs	r4, #1
    for(index = 0; index < CFG_MAX_CONNECTION; index++)
 800215a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
      BleApplicationContext.Device_Connection_Status[index] = HR_IDLE;
 800215e:	f803 0b01 	strb.w	r0, [r3], #1
      BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] = 0xFFFF;
 8002162:	f822 1b02 	strh.w	r1, [r2], #2
    for(index = 0; index < CFG_MAX_CONNECTION; index++)
 8002166:	d1f7      	bne.n	8002158 <HR_Init+0x28>
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_HR_IO_CAPABILITY;
 8002168:	4d26      	ldr	r5, [pc, #152]	; (8002204 <HR_Init+0xd4>)
    aci_hal_set_tx_power_level(1,4);
 800216a:	2104      	movs	r1, #4
 800216c:	2001      	movs	r0, #1
 800216e:	f7fe faf1 	bl	8000754 <aci_hal_set_tx_power_level>
    aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8002172:	4620      	mov	r0, r4
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_HR_IO_CAPABILITY;
 8002174:	702c      	strb	r4, [r5, #0]
    aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8002176:	f7fe f8f1 	bl	800035c <aci_gap_set_io_capability>
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = 0;
 800217a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800217e:	82ab      	strh	r3, [r5, #20]
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = 16;
 8002180:	2310      	movs	r3, #16
 8002182:	75ab      	strb	r3, [r5, #22]
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = 111111;
 8002184:	4b20      	ldr	r3, [pc, #128]	; (8002208 <HR_Init+0xd8>)
 8002186:	61ab      	str	r3, [r5, #24]
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_HR_MITM_PROTECTION;
 8002188:	2301      	movs	r3, #1
 800218a:	706b      	strb	r3, [r5, #1]
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = 1;
 800218c:	806b      	strh	r3, [r5, #2]
    for (index=0; index<16 ;index++)
 800218e:	1d2b      	adds	r3, r5, #4
      BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data[index] = (uint8_t)index;
 8002190:	f803 4b01 	strb.w	r4, [r3], #1
    for (index=0; index<16 ;index++)
 8002194:	3401      	adds	r4, #1
 8002196:	2c10      	cmp	r4, #16
 8002198:	d1fa      	bne.n	8002190 <HR_Init+0x60>
    aci_gap_set_auth_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode,
 800219a:	4b1b      	ldr	r3, [pc, #108]	; (8002208 <HR_Init+0xd8>)
 800219c:	4a1b      	ldr	r2, [pc, #108]	; (800220c <HR_Init+0xdc>)
 800219e:	2001      	movs	r0, #1
 80021a0:	2100      	movs	r1, #0
 80021a2:	e9cd 3002 	strd	r3, r0, [sp, #8]
 80021a6:	e9cd 4100 	strd	r4, r1, [sp]
 80021aa:	2308      	movs	r3, #8
 80021ac:	f7fe f8fa 	bl	80003a4 <aci_gap_set_auth_requirement>
    if(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80021b0:	78ab      	ldrb	r3, [r5, #2]
 80021b2:	b10b      	cbz	r3, 80021b8 <HR_Init+0x88>
      aci_gap_configure_whitelist();
 80021b4:	f7fe f934 	bl	8000420 <aci_gap_configure_whitelist>
    DISAPP_Init();
 80021b8:	f7ff ff44 	bl	8002044 <DISAPP_Init>
    HRSAPP_Init();
 80021bc:	f000 f89e 	bl	80022fc <HRSAPP_Init>
    HW_TS_Create(CFG_TimProcID_isr, &(BleApplicationContext.Connection_mgr_timer_Id), hw_ts_SingleShot, ConnMgr);
 80021c0:	2200      	movs	r2, #0
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <HR_Init+0xe0>)
 80021c4:	4913      	ldr	r1, [pc, #76]	; (8002214 <HR_Init+0xe4>)
 80021c6:	4610      	mov	r0, r2
 80021c8:	f7ff f9c4 	bl	8001554 <HW_TS_Create>
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 80021cc:	f240 2303 	movw	r3, #515	; 0x203
 80021d0:	86eb      	strh	r3, [r5, #54]	; 0x36
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] = (uint8_t)(servUUID & 0xFF);
 80021d2:	f641 030d 	movw	r3, #6157	; 0x180d
 80021d6:	872b      	strh	r3, [r5, #56]	; 0x38
    AdvIntervalMin = CFG_HR_FAST_CONN_ADV_INTERVAL_MIN;
 80021d8:	2380      	movs	r3, #128	; 0x80
 80021da:	f8a5 30a8 	strh.w	r3, [r5, #168]	; 0xa8
    Adv_Request(HR_FAST_ADV);
 80021de:	2001      	movs	r0, #1
    AdvIntervalMax = CFG_HR_FAST_CONN_ADV_INTERVAL_MAX;
 80021e0:	23a0      	movs	r3, #160	; 0xa0
 80021e2:	f8a5 30aa 	strh.w	r3, [r5, #170]	; 0xaa
}
 80021e6:	b005      	add	sp, #20
 80021e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    Adv_Request(HR_FAST_ADV);
 80021ec:	f7ff bf3e 	b.w	800206c <Adv_Request>
}
 80021f0:	b005      	add	sp, #20
 80021f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    TL_BLE_HCI_Init(TL_BLE_HCI_InitLimited, &CmdBuffer, EvtPool, POOL_SIZE);
 80021f6:	f7ff bb9d 	b.w	8001934 <TL_BLE_HCI_Init>
 80021fa:	bf00      	nop
 80021fc:	2000044c 	.word	0x2000044c
 8002200:	2000043c 	.word	0x2000043c
 8002204:	200003a0 	.word	0x200003a0
 8002208:	0001b207 	.word	0x0001b207
 800220c:	200003a4 	.word	0x200003a4
 8002210:	08002065 	.word	0x08002065
 8002214:	20000444 	.word	0x20000444

08002218 <HR_AdvUpdate>:
  Adv_Request(HR_LP_ADV);
 8002218:	2002      	movs	r0, #2
 800221a:	f7ff bf27 	b.w	800206c <Adv_Request>
	...

08002220 <SVCCTL_App_Notification>:
{
 8002220:	b538      	push	{r3, r4, r5, lr}
  switch(event_pckt->evt)
 8002222:	7843      	ldrb	r3, [r0, #1]
 8002224:	2b05      	cmp	r3, #5
{
 8002226:	4605      	mov	r5, r0
  switch(event_pckt->evt)
 8002228:	d002      	beq.n	8002230 <SVCCTL_App_Notification+0x10>
 800222a:	2b3e      	cmp	r3, #62	; 0x3e
 800222c:	d01a      	beq.n	8002264 <SVCCTL_App_Notification+0x44>
}
 800222e:	bd38      	pop	{r3, r4, r5, pc}
              (BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] != disconnection_complete_event->handle))
 8002230:	8881      	ldrh	r1, [r0, #4]
 8002232:	4a1f      	ldr	r2, [pc, #124]	; (80022b0 <SVCCTL_App_Notification+0x90>)
 8002234:	2300      	movs	r3, #0
 8002236:	f832 0b02 	ldrh.w	r0, [r2], #2
        while((index < CFG_MAX_CONNECTION) &&
 800223a:	4288      	cmp	r0, r1
 800223c:	d10a      	bne.n	8002254 <SVCCTL_App_Notification+0x34>
          BleApplicationContext.Device_Connection_Status[index] = HR_IDLE;
 800223e:	4a1d      	ldr	r2, [pc, #116]	; (80022b4 <SVCCTL_App_Notification+0x94>)
 8002240:	18d1      	adds	r1, r2, r3
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] = 
 8002242:	eb02 0343 	add.w	r3, r2, r3, lsl #1
          BleApplicationContext.Device_Connection_Status[index] = HR_IDLE;
 8002246:	2000      	movs	r0, #0
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] = 
 8002248:	f64f 72ff 	movw	r2, #65535	; 0xffff
          BleApplicationContext.Device_Connection_Status[index] = HR_IDLE;
 800224c:	f881 009c 	strb.w	r0, [r1, #156]	; 0x9c
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] = 
 8002250:	84da      	strh	r2, [r3, #38]	; 0x26
 8002252:	e002      	b.n	800225a <SVCCTL_App_Notification+0x3a>
        while((index < CFG_MAX_CONNECTION) &&
 8002254:	3301      	adds	r3, #1
 8002256:	2b08      	cmp	r3, #8
 8002258:	d1ed      	bne.n	8002236 <SVCCTL_App_Notification+0x16>
}
 800225a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        Adv_Request(HR_FAST_ADV);
 800225e:	2001      	movs	r0, #1
 8002260:	f7ff bf04 	b.w	800206c <Adv_Request>
        switch(meta_evt->subevent)
 8002264:	78c3      	ldrb	r3, [r0, #3]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d1e1      	bne.n	800222e <SVCCTL_App_Notification+0xe>
              HW_TS_Stop(BleApplicationContext.Connection_mgr_timer_Id);
 800226a:	4c12      	ldr	r4, [pc, #72]	; (80022b4 <SVCCTL_App_Notification+0x94>)
 800226c:	f894 00a4 	ldrb.w	r0, [r4, #164]	; 0xa4
 8002270:	f7ff fa1a 	bl	80016a8 <HW_TS_Stop>
              while((index < CFG_MAX_CONNECTION) &&
 8002274:	f104 019c 	add.w	r1, r4, #156	; 0x9c
              HW_TS_Stop(BleApplicationContext.Connection_mgr_timer_Id);
 8002278:	2300      	movs	r3, #0
                    ((BleApplicationContext.Device_Connection_Status[index] == HR_IDLE) ||
 800227a:	f811 2b01 	ldrb.w	r2, [r1], #1
              while((index < CFG_MAX_CONNECTION) &&
 800227e:	b112      	cbz	r2, 8002286 <SVCCTL_App_Notification+0x66>
                    ((BleApplicationContext.Device_Connection_Status[index] == HR_IDLE) ||
 8002280:	1f10      	subs	r0, r2, #4
 8002282:	2801      	cmp	r0, #1
 8002284:	d803      	bhi.n	800228e <SVCCTL_App_Notification+0x6e>
              while((index < CFG_MAX_CONNECTION) &&
 8002286:	3301      	adds	r3, #1
 8002288:	2b08      	cmp	r3, #8
 800228a:	d1f6      	bne.n	800227a <SVCCTL_App_Notification+0x5a>
 800228c:	e7cf      	b.n	800222e <SVCCTL_App_Notification+0xe>
                  BleApplicationContext.Device_Connection_Status[index] = HR_CONNECTED_SERVER;
 800228e:	2a03      	cmp	r2, #3
 8002290:	eb04 0203 	add.w	r2, r4, r3
 8002294:	bf0c      	ite	eq
 8002296:	2105      	moveq	r1, #5
 8002298:	2104      	movne	r1, #4
 800229a:	f882 109c 	strb.w	r1, [r2, #156]	; 0x9c
                BleApplicationContext.BleApplicationContext_legacy.connectionHandle[index] = connection_complete_event->handle;
 800229e:	79aa      	ldrb	r2, [r5, #6]
 80022a0:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 80022a4:	796b      	ldrb	r3, [r5, #5]
 80022a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80022aa:	84e3      	strh	r3, [r4, #38]	; 0x26
  return;
 80022ac:	e7bf      	b.n	800222e <SVCCTL_App_Notification+0xe>
 80022ae:	bf00      	nop
 80022b0:	200003c6 	.word	0x200003c6
 80022b4:	200003a0 	.word	0x200003a0

080022b8 <HrMeas>:
  /**
   * The code shall be executed in the background as aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  SCH_SetTask(CFG_IdleTask_MeasReq);
 80022b8:	2001      	movs	r0, #1
 80022ba:	f7ff be39 	b.w	8001f30 <SCH_SetTask>
	...

080022c0 <HRS_Notification>:

/* Public functions ----------------------------------------------------------*/

void HRS_Notification(HRS_NotCode_t Notification)
{
  switch(Notification)
 80022c0:	2801      	cmp	r0, #1
{
 80022c2:	b510      	push	{r4, lr}
  switch(Notification)
 80022c4:	d007      	beq.n	80022d6 <HRS_Notification+0x16>
 80022c6:	2802      	cmp	r0, #2
 80022c8:	d010      	beq.n	80022ec <HRS_Notification+0x2c>
 80022ca:	b918      	cbnz	r0, 80022d4 <HRS_Notification+0x14>
  {
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
    case HRS_RESET_ENERGY_EXPENDED_EVT:
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 80022cc:	4b0a      	ldr	r3, [pc, #40]	; (80022f8 <HRS_Notification+0x38>)
      HRSAPP_Context.ResetEnergyExpended = 1;
 80022ce:	2201      	movs	r2, #1
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 80022d0:	8098      	strh	r0, [r3, #4]
      HRSAPP_Context.ResetEnergyExpended = 1;
 80022d2:	731a      	strb	r2, [r3, #12]
   default:
      break;
  }

  return;
}
 80022d4:	bd10      	pop	{r4, pc}
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 80022d6:	4c08      	ldr	r4, [pc, #32]	; (80022f8 <HRS_Notification+0x38>)
 80022d8:	7b60      	ldrb	r0, [r4, #13]
 80022da:	f7ff f9e5 	bl	80016a8 <HW_TS_Stop>
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 80022de:	7b60      	ldrb	r0, [r4, #13]
 80022e0:	f643 6101 	movw	r1, #15873	; 0x3e01
}
 80022e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 80022e8:	f7ff ba30 	b.w	800174c <HW_TS_Start>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 80022ec:	4b02      	ldr	r3, [pc, #8]	; (80022f8 <HRS_Notification+0x38>)
}
 80022ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 80022f2:	7b58      	ldrb	r0, [r3, #13]
 80022f4:	f7ff b9d8 	b.w	80016a8 <HW_TS_Stop>
 80022f8:	20000850 	.word	0x20000850

080022fc <HRSAPP_Init>:

void HRSAPP_Init(void)
{
 80022fc:	b570      	push	{r4, r5, r6, lr}
  /**
   * Set Body Sensor Location
   */
  HRSAPP_Context.ResetEnergyExpended = 0;
 80022fe:	4c0d      	ldr	r4, [pc, #52]	; (8002334 <HRSAPP_Init+0x38>)
 8002300:	2500      	movs	r5, #0
  HRSAPP_Context.BodySensorLocationChar = HRS_BODY_SENSOR_LOCATION_HAND;
 8002302:	2304      	movs	r3, #4
  HRS_UpdateChar(SENSOR_LOCATION_UUID, (uint8_t *)&HRSAPP_Context.BodySensorLocationChar);
 8002304:	4621      	mov	r1, r4
 8002306:	f642 2038 	movw	r0, #10808	; 0x2a38
  HRSAPP_Context.BodySensorLocationChar = HRS_BODY_SENSOR_LOCATION_HAND;
 800230a:	7023      	strb	r3, [r4, #0]
  HRSAPP_Context.ResetEnergyExpended = 0;
 800230c:	7325      	strb	r5, [r4, #12]
  HRS_UpdateChar(SENSOR_LOCATION_UUID, (uint8_t *)&HRSAPP_Context.BodySensorLocationChar);
 800230e:	f7fe fb29 	bl	8000964 <HRS_UpdateChar>
                                                  HRS_HRM_ENERGY_EXPENDED_PRESENT  |
                                                  HRS_HRM_RR_INTERVAL_PRESENT );

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  if(HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_ENERGY_EXPENDED_PRESENT)
    HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 10;
 8002312:	230a      	movs	r3, #10
 8002314:	80a3      	strh	r3, [r4, #4]
#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0)
  if(HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_RR_INTERVAL_PRESENT)
  {
    uint8_t i;
    
    HRSAPP_Context.MeasurementvalueChar.NbreOfValidRRIntervalValues = BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG;
 8002316:	f641 6301 	movw	r3, #7681	; 0x1e01
 800231a:	8163      	strh	r3, [r4, #10]
    for(i = 0; i < BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG; i++)
      HRSAPP_Context.MeasurementvalueChar.aRRIntervalValues[i] = 1024;
 800231c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002320:	80e3      	strh	r3, [r4, #6]
#endif
  
  /**
   * Create timer for Heart Rate Measurement
   */
  HW_TS_Create(CFG_TimProcID_isr, &(HRSAPP_Context.TimerMeasurement_Id), hw_ts_Repeated, HrMeas);
 8002322:	f104 010d 	add.w	r1, r4, #13
 8002326:	4628      	mov	r0, r5
 8002328:	4b03      	ldr	r3, [pc, #12]	; (8002338 <HRSAPP_Init+0x3c>)

  return;
}
 800232a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HW_TS_Create(CFG_TimProcID_isr, &(HRSAPP_Context.TimerMeasurement_Id), hw_ts_Repeated, HrMeas);
 800232e:	2201      	movs	r2, #1
 8002330:	f7ff b910 	b.w	8001554 <HW_TS_Create>
 8002334:	20000850 	.word	0x20000850
 8002338:	080022b9 	.word	0x080022b9

0800233c <HRSAPP_Measurement>:
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800233c:	4b10      	ldr	r3, [pc, #64]	; (8002380 <HRSAPP_Measurement+0x44>)
 800233e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
  uint32_t measurement;

  measurement = ((HRSAPP_Read_RTC_SSR_SS()) & 0x07) + 65;

  HRSAPP_Context.MeasurementvalueChar.MeasurementValue = measurement;
 8002340:	4b10      	ldr	r3, [pc, #64]	; (8002384 <HRSAPP_Measurement+0x48>)
  measurement = ((HRSAPP_Read_RTC_SSR_SS()) & 0x07) + 65;
 8002342:	f002 0207 	and.w	r2, r2, #7
 8002346:	3241      	adds	r2, #65	; 0x41
  HRSAPP_Context.MeasurementvalueChar.MeasurementValue = measurement;
 8002348:	805a      	strh	r2, [r3, #2]
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  if((HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_ENERGY_EXPENDED_PRESENT) &&
 800234a:	7ada      	ldrb	r2, [r3, #11]
 800234c:	7b19      	ldrb	r1, [r3, #12]
 800234e:	0710      	lsls	r0, r2, #28
 8002350:	d511      	bpl.n	8002376 <HRSAPP_Measurement+0x3a>
 8002352:	b981      	cbnz	r1, 8002376 <HRSAPP_Measurement+0x3a>
     (HRSAPP_Context.ResetEnergyExpended == 0))
    HRSAPP_Context.MeasurementvalueChar.EnergyExpended += 5;
 8002354:	8899      	ldrh	r1, [r3, #4]
 8002356:	3105      	adds	r1, #5
 8002358:	8099      	strh	r1, [r3, #4]
  else if(HRSAPP_Context.ResetEnergyExpended == 1)
    HRSAPP_Context.ResetEnergyExpended = 0;
#endif

  if(HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_SENSOR_CONTACT_SUPPORTED)
 800235a:	0750      	lsls	r0, r2, #29
 800235c:	d506      	bpl.n	800236c <HRSAPP_Measurement+0x30>
  {
    if(HRSAPP_Context.MeasurementvalueChar.Flags & HRS_HRM_SENSOR_CONTACT_PRESENT)
 800235e:	0791      	lsls	r1, r2, #30
    {
      HRSAPP_Context.MeasurementvalueChar.Flags &= ~HRS_HRM_SENSOR_CONTACT_PRESENT;
 8002360:	bf4c      	ite	mi
 8002362:	f022 0202 	bicmi.w	r2, r2, #2
    }
    else
    {
      HRSAPP_Context.MeasurementvalueChar.Flags |= HRS_HRM_SENSOR_CONTACT_PRESENT;
 8002366:	f042 0202 	orrpl.w	r2, r2, #2
 800236a:	72da      	strb	r2, [r3, #11]
    }
  }
  HRS_UpdateChar(HEART_RATE_MEASURMENT_UUID, (uint8_t *)&HRSAPP_Context.MeasurementvalueChar);
 800236c:	4906      	ldr	r1, [pc, #24]	; (8002388 <HRSAPP_Measurement+0x4c>)
 800236e:	f642 2037 	movw	r0, #10807	; 0x2a37
 8002372:	f7fe baf7 	b.w	8000964 <HRS_UpdateChar>
  else if(HRSAPP_Context.ResetEnergyExpended == 1)
 8002376:	2901      	cmp	r1, #1
    HRSAPP_Context.ResetEnergyExpended = 0;
 8002378:	bf04      	itt	eq
 800237a:	2100      	moveq	r1, #0
 800237c:	7319      	strbeq	r1, [r3, #12]
 800237e:	e7ec      	b.n	800235a <HRSAPP_Measurement+0x1e>
 8002380:	40002800 	.word	0x40002800
 8002384:	20000850 	.word	0x20000850
 8002388:	20000852 	.word	0x20000852

0800238c <SystemClock_Config>:
 *
 * @param  None
 * @retval None
 */
void SystemClock_Config(void)
{
 800238c:	b510      	push	{r4, lr}
 800238e:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002390:	2240      	movs	r2, #64	; 0x40
 8002392:	2100      	movs	r1, #0
 8002394:	a806      	add	r0, sp, #24
 8002396:	f001 f903 	bl	80035a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800239a:	2100      	movs	r1, #0
 800239c:	2214      	movs	r2, #20
 800239e:	4668      	mov	r0, sp
 80023a0:	f001 f8fe 	bl	80035a0 <memset>

  /**
   *  Enable MSI oscillator and configure the system at 16MHz
   *  The best power consumption are achieved with 8Mhz on the SPI to access the BlueNRG device
   */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 80023a4:	2310      	movs	r3, #16
  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_8;
 80023a6:	2280      	movs	r2, #128	; 0x80
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_MSI;
 80023a8:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_OFF;

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80023aa:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 80023ac:	2301      	movs	r3, #1
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80023ae:	2400      	movs	r4, #0
  RCC_OscInitStruct.MSIState            = RCC_MSI_ON;
 80023b0:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIClockRange       = RCC_MSIRANGE_8;
 80023b2:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_OFF;
 80023b4:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80023b6:	f000 fc7b 	bl	8002cb0 <HAL_RCC_OscConfig>

  /**
   *  Configure the HCLK, PCLK1 and PCLK2 clocks dividers  to a maximum of 16Mhz on SPI.
   */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80023ba:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80023bc:	2102      	movs	r1, #2
 80023be:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80023c0:	e9cd 3400 	strd	r3, r4, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023c4:	e9cd 4402 	strd	r4, r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023c8:	9404      	str	r4, [sp, #16]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80023ca:	f000 fef7 	bl	80031bc <HAL_RCC_ClockConfig>
#else
#error Missing System Clock Configuration
#endif

  return;
}
 80023ce:	b016      	add	sp, #88	; 0x58
 80023d0:	bd10      	pop	{r4, pc}
	...

080023d4 <main>:
{
 80023d4:	b500      	push	{lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80023d6:	4c6e      	ldr	r4, [pc, #440]	; (8002590 <main+0x1bc>)
{
 80023d8:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80023da:	f000 f99b 	bl	8002714 <HAL_Init>
  HAL_DBGMCU_EnableDBGSleepMode();
 80023de:	f000 f9c1 	bl	8002764 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 80023e2:	f000 f9c7 	bl	8002774 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 80023e6:	f000 f9cd 	bl	8002784 <HAL_DBGMCU_EnableDBGStandbyMode>
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80023ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023f0:	65a3      	str	r3, [r4, #88]	; 0x58
 80023f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80023f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	9b00      	ldr	r3, [sp, #0]
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == RCC_CSR_PINRSTF) ? 1UL : 0UL);
 80023fc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002400:	0159      	lsls	r1, r3, #5
 8002402:	d519      	bpl.n	8002438 <main+0x64>
  * @rmtoll SCR          CSBF          LL_PWR_ClearFlag_SB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_SB(void)
{
  WRITE_REG(PWR->SCR, PWR_SCR_CSBF);
 8002404:	4b63      	ldr	r3, [pc, #396]	; (8002594 <main+0x1c0>)
 8002406:	f44f 7280 	mov.w	r2, #256	; 0x100
 800240a:	619a      	str	r2, [r3, #24]
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 800240c:	f000 fba8 	bl	8002b60 <HAL_PWR_EnableBkUpAccess>
    HAL_PWR_EnableBkUpAccess();
 8002410:	f000 fba6 	bl	8002b60 <HAL_PWR_EnableBkUpAccess>
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002414:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    __HAL_RCC_CLEAR_RESET_FLAGS();
 8002420:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002424:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002428:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800242c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002430:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002434:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8002438:	2600      	movs	r6, #0
  LPM_SetOffMode(CFG_LPM_App, LPM_OffMode_Dis);
 800243a:	2100      	movs	r1, #0
 800243c:	2004      	movs	r0, #4
 800243e:	f7ff fccf 	bl	8001de0 <LPM_SetOffMode>
  GPIO_InitTypeDef GPIO_InitStructure = {0};
 8002442:	e9cd 6606 	strd	r6, r6, [sp, #24]
  __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE();
 8002446:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002448:	4853      	ldr	r0, [pc, #332]	; (8002598 <main+0x1c4>)
  __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE();
 800244a:	f023 0302 	bic.w	r3, r3, #2
 800244e:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE();
 8002450:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002452:	f023 0304 	bic.w	r3, r3, #4
 8002456:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE();
 8002458:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800245a:	f023 0308 	bic.w	r3, r3, #8
 800245e:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE();
 8002460:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002462:	f023 0310 	bic.w	r3, r3, #16
 8002466:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE();
 8002468:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800246a:	f023 0320 	bic.w	r3, r3, #32
 800246e:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE();
 8002470:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002472:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002476:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE();
 8002478:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800247a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800247e:	66e3      	str	r3, [r4, #108]	; 0x6c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002480:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	64e3      	str	r3, [r4, #76]	; 0x4c
 8002488:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	9301      	str	r3, [sp, #4]
 8002490:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002492:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002494:	f043 0302 	orr.w	r3, r3, #2
 8002498:	64e3      	str	r3, [r4, #76]	; 0x4c
 800249a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 80024a2:	2503      	movs	r5, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a4:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80024a6:	a903      	add	r1, sp, #12
  GPIO_InitStructure.Pin = GPIO_PIN_All;
 80024a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80024ac:	e9cd 5604 	strd	r5, r6, [sp, #16]
  GPIO_InitStructure.Pin = GPIO_PIN_All;
 80024b0:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80024b2:	f000 fa5f 	bl	8002974 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80024b6:	a903      	add	r1, sp, #12
  GPIO_InitStructure.Pin = (GPIO_PIN_All ^ (GPIO_PIN_13 | GPIO_PIN_14));
 80024b8:	f649 73ff 	movw	r3, #40959	; 0x9fff
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80024bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStructure.Pin = (GPIO_PIN_All ^ (GPIO_PIN_13 | GPIO_PIN_14));
 80024c0:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80024c2:	f000 fa57 	bl	8002974 <HAL_GPIO_Init>
  __HAL_RCC_GPIOA_CLK_DISABLE();
 80024c6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	64e3      	str	r3, [r4, #76]	; 0x4c
  __HAL_RCC_GPIOB_CLK_DISABLE();
 80024ce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80024d0:	f023 0302 	bic.w	r3, r3, #2
 80024d4:	64e3      	str	r3, [r4, #76]	; 0x4c
  HAL_PWREx_EnableSRAM2ContentRetention();
 80024d6:	f000 fb53 	bl	8002b80 <HAL_PWREx_EnableSRAM2ContentRetention>
  LPM_SetConf(&LowPowerModeConfiguration);
 80024da:	a803      	add	r0, sp, #12
  LowPowerModeConfiguration.Stop_Mode_Config = CFG_StopMode2;
 80024dc:	2302      	movs	r3, #2
  LowPowerModeConfiguration.OFF_Mode_Config = CFG_Standby;
 80024de:	e9cd 3503 	strd	r3, r5, [sp, #12]
  LPM_SetConf(&LowPowerModeConfiguration);
 80024e2:	f7ff fc75 	bl	8001dd0 <LPM_SetConf>
  __HAL_RCC_LSI_ENABLE();     /**< Enable the LSI clock */
 80024e6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
  hrtc.Instance = RTC;                        /**< Define instance */
 80024ea:	4d2c      	ldr	r5, [pc, #176]	; (800259c <main+0x1c8>)
  __HAL_RCC_LSI_ENABLE();     /**< Enable the LSI clock */
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 80024f4:	f000 fb34 	bl	8002b60 <HAL_PWR_EnableBkUpAccess>
  HAL_PWR_EnableBkUpAccess();
 80024f8:	f000 fb32 	bl	8002b60 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI); /**< Select LSI as RTC Input */
 80024fc:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002504:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002508:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  __HAL_RCC_RTC_ENABLE();                     /**< Enable RTC */
 800250c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002510:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002514:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002518:	4628      	mov	r0, r5
  hrtc.Instance = RTC;                        /**< Define instance */
 800251a:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <main+0x1cc>)
 800251c:	602b      	str	r3, [r5, #0]
  HAL_RTCEx_EnableBypassShadow(&hrtc);
 800251e:	f000 ff87 	bl	8003430 <HAL_RTCEx_EnableBypassShadow>
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002522:	2201      	movs	r2, #1
 8002524:	f647 73ff 	movw	r3, #32767	; 0x7fff
  HAL_RTC_Init(&hrtc);
 8002528:	4628      	mov	r0, r5
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800252a:	e9c5 2302 	strd	r2, r3, [r5, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800252e:	612e      	str	r6, [r5, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;             /**< need to be initialized to not corrupt the RTC_CR register */
 8002530:	606e      	str	r6, [r5, #4]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;  /**< need to be initialized to not corrupt the RTC_CR register */
 8002532:	61ae      	str	r6, [r5, #24]
  HAL_RTC_Init(&hrtc);
 8002534:	f000 ff36 	bl	80033a4 <HAL_RTC_Init>
  __HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc) ;  /**< Disable Write Protection */
 8002538:	682a      	ldr	r2, [r5, #0]
 800253a:	23ca      	movs	r3, #202	; 0xca
 800253c:	6253      	str	r3, [r2, #36]	; 0x24
 800253e:	2353      	movs	r3, #83	; 0x53
 8002540:	6253      	str	r3, [r2, #36]	; 0x24
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002542:	6893      	ldr	r3, [r2, #8]
 8002544:	f023 0307 	bic.w	r3, r3, #7
 8002548:	f043 0303 	orr.w	r3, r3, #3
 800254c:	6093      	str	r3, [r2, #8]
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0);  /**< Wait for LSI to be stable */
 800254e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002552:	079b      	lsls	r3, r3, #30
 8002554:	d5fb      	bpl.n	800254e <main+0x17a>
  HW_TS_Init(hw_ts_InitMode_Full, &hrtc);  /**< Initialize the TimerServer */
 8002556:	4911      	ldr	r1, [pc, #68]	; (800259c <main+0x1c8>)
 8002558:	2000      	movs	r0, #0
 800255a:	f7fe ff8d 	bl	8001478 <HW_TS_Init>
  SystemClock_Config();         /**< Configure the system clock */
 800255e:	f7ff ff15 	bl	800238c <SystemClock_Config>
  SCH_RegTask( CFG_IdleTask_MeasReq, HRSAPP_Measurement );
 8002562:	4910      	ldr	r1, [pc, #64]	; (80025a4 <main+0x1d0>)
 8002564:	2001      	movs	r0, #1
 8002566:	f7ff fcd7 	bl	8001f18 <SCH_RegTask>
  SCH_RegTask( CFG_IdleTask_HciAsynchEvt, TL_BLE_HCI_UserEvtProc );
 800256a:	490f      	ldr	r1, [pc, #60]	; (80025a8 <main+0x1d4>)
 800256c:	2002      	movs	r0, #2
 800256e:	f7ff fcd3 	bl	8001f18 <SCH_RegTask>
  SCH_RegTask( CFG_IdleTask_TlEvt, TL_BLE_R_EvtProc );
 8002572:	490e      	ldr	r1, [pc, #56]	; (80025ac <main+0x1d8>)
 8002574:	2003      	movs	r0, #3
 8002576:	f7ff fccf 	bl	8001f18 <SCH_RegTask>
  SCH_RegTask( CFG_IdleTask_ConnMgr, HR_AdvUpdate );
 800257a:	2000      	movs	r0, #0
 800257c:	490c      	ldr	r1, [pc, #48]	; (80025b0 <main+0x1dc>)
 800257e:	f7ff fccb 	bl	8001f18 <SCH_RegTask>
  HR_Init(HR_Full);
 8002582:	2001      	movs	r0, #1
 8002584:	f7ff fdd4 	bl	8002130 <HR_Init>
    SCH_Run();
 8002588:	f7ff fd14 	bl	8001fb4 <SCH_Run>
  while(1)
 800258c:	e7fc      	b.n	8002588 <main+0x1b4>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	40007000 	.word	0x40007000
 8002598:	48000400 	.word	0x48000400
 800259c:	20000860 	.word	0x20000860
 80025a0:	40002800 	.word	0x40002800
 80025a4:	0800233d 	.word	0x0800233d
 80025a8:	0800199d 	.word	0x0800199d
 80025ac:	08001bed 	.word	0x08001bed
 80025b0:	08002219 	.word	0x08002219

080025b4 <HAL_GPIO_EXTI_Callback>:
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
  switch(GPIO_Pin)
 80025b4:	2840      	cmp	r0, #64	; 0x40
 80025b6:	d101      	bne.n	80025bc <HAL_GPIO_EXTI_Callback+0x8>
  {
    case BNRG_SPI_EXTI_PIN:
      HW_BNRG_SpiIrqCb();
 80025b8:	f7fe bd68 	b.w	800108c <HW_BNRG_SpiIrqCb>
    default:
      break;
  }

  return;
}
 80025bc:	4770      	bx	lr

080025be <LPM_ExitStopMode>:
  LL_RCC_SetSysClkSource(RCC_CFGR_SW_PLL);              /**< Select PLL as system clock source */
  while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL);  /**< Wait till PLL is used as system clock source */
#endif

  return;
}
 80025be:	4770      	bx	lr

080025c0 <LPM_EnterOffMode>:
  SET_BIT(PWR->CR3, WakeUpPin);
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <LPM_EnterOffMode+0x14>)
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	f042 0201 	orr.w	r2, r2, #1
 80025c8:	609a      	str	r2, [r3, #8]
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025d0:	609a      	str	r2, [r3, #8]
  LL_PWR_EnableWakeUpPin(BNRG_SPI_IRQ_WAKEUP_PIN);
  LL_PWR_EnablePUPDCfg();

  return;

}
 80025d2:	4770      	bx	lr
 80025d4:	40007000 	.word	0x40007000

080025d8 <LPM_ExitOffMode>:
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <LPM_ExitOffMode+0x18>)
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025e0:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(PWR->CR3, WakeUpPin);
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	f022 0201 	bic.w	r2, r2, #1
 80025e8:	609a      	str	r2, [r3, #8]
  * @rmtoll SCR          CWUF1         LL_PWR_ClearFlag_WU1
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void)
{
  WRITE_REG(PWR->SCR, PWR_SCR_CWUF1);
 80025ea:	2201      	movs	r2, #1
 80025ec:	619a      	str	r2, [r3, #24]
  LL_PWR_DisablePUPDCfg();
  LL_PWR_DisableWakeUpPin(BNRG_SPI_IRQ_WAKEUP_PIN);
  BNRG_SPI_CLEAR_WAKEUP_FLAG();

  return;
}
 80025ee:	4770      	bx	lr
 80025f0:	40007000 	.word	0x40007000

080025f4 <HAL_InitTick>:
  * @retval HAL status
 */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  return (HAL_OK);
}
 80025f4:	2000      	movs	r0, #0
 80025f6:	4770      	bx	lr

080025f8 <SCH_Idle>:
   * @param  None
   * @retval None
   */
void SCH_Idle ( void )
{
  LPM_EnterModeSelected();
 80025f8:	f7ff bc1e 	b.w	8001e38 <LPM_EnterModeSelected>

080025fc <TL_BLE_HCI_StatusNot>:
 *        At least, TL_BLE_HCI_UserEvtProc shall not be executed while the TL remains busy
 * @param status
 * @retval None
 */
void TL_BLE_HCI_StatusNot(TL_BLE_HCI_CmdStatus_t status)
{
 80025fc:	b507      	push	{r0, r1, r2, lr}
  switch(status)
 80025fe:	b120      	cbz	r0, 800260a <TL_BLE_HCI_StatusNot+0xe>
 8002600:	2801      	cmp	r0, #1
 8002602:	d012      	beq.n	800262a <TL_BLE_HCI_StatusNot+0x2e>

    default:
      break;
  }
  return;
}
 8002604:	b003      	add	sp, #12
 8002606:	f85d fb04 	ldr.w	pc, [sp], #4
 800260a:	9001      	str	r0, [sp, #4]
      SCH_PauseTask( CFG_IdleTask_ConnMgr );
 800260c:	f7ff fca0 	bl	8001f50 <SCH_PauseTask>
      SCH_PauseTask( CFG_IdleTask_MeasReq );
 8002610:	2001      	movs	r0, #1
 8002612:	f7ff fc9d 	bl	8001f50 <SCH_PauseTask>
      SCH_PauseTask( CFG_IdleTask_HciAsynchEvt );
 8002616:	2002      	movs	r0, #2
 8002618:	f7ff fc9a 	bl	8001f50 <SCH_PauseTask>
    LPM_SetOffMode(CFG_LPM_HCI_CmdEvt, LPM_OffMode_En);
 800261c:	9901      	ldr	r1, [sp, #4]
 800261e:	2002      	movs	r0, #2
}
 8002620:	b003      	add	sp, #12
 8002622:	f85d eb04 	ldr.w	lr, [sp], #4
    LPM_SetOffMode(CFG_LPM_HCI_CmdEvt, LPM_OffMode_En);
 8002626:	f7ff bbdb 	b.w	8001de0 <LPM_SetOffMode>
 800262a:	9001      	str	r0, [sp, #4]
      SCH_ResumeTask( CFG_IdleTask_ConnMgr );
 800262c:	2000      	movs	r0, #0
 800262e:	f7ff fca1 	bl	8001f74 <SCH_ResumeTask>
      SCH_ResumeTask( CFG_IdleTask_MeasReq );
 8002632:	9901      	ldr	r1, [sp, #4]
 8002634:	4608      	mov	r0, r1
 8002636:	f7ff fc9d 	bl	8001f74 <SCH_ResumeTask>
      SCH_ResumeTask( CFG_IdleTask_HciAsynchEvt );
 800263a:	2002      	movs	r0, #2
 800263c:	f7ff fc9a 	bl	8001f74 <SCH_ResumeTask>
 8002640:	e7ec      	b.n	800261c <TL_BLE_HCI_StatusNot+0x20>

08002642 <HW_TS_RTC_Int_AppNot>:
  {
    case CFG_TimProcID_isr:
      /**
       * This is expected to be called in the Timer Interrupt Handler to limit latency
       */
      pfTimerCallBack();
 8002642:	4710      	bx	r2

08002644 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8002644:	4770      	bx	lr

08002646 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002646:	e7fe      	b.n	8002646 <HardFault_Handler>

08002648 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002648:	e7fe      	b.n	8002648 <MemManage_Handler>

0800264a <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800264a:	e7fe      	b.n	800264a <BusFault_Handler>

0800264c <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800264c:	e7fe      	b.n	800264c <UsageFault_Handler>

0800264e <SVC_Handler>:
 800264e:	4770      	bx	lr

08002650 <DebugMon_Handler>:
 8002650:	4770      	bx	lr

08002652 <PendSV_Handler>:
 8002652:	4770      	bx	lr

08002654 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8002654:	f000 b874 	b.w	8002740 <HAL_IncTick>

08002658 <RTC_WKUP_IRQHandler>:
 * @param  None
 * @retval None
 */
void RTC_WKUP_IRQHandler(void)
{
  HW_TS_RTC_Wakeup_Handler();
 8002658:	f7ff b8fc 	b.w	8001854 <HW_TS_RTC_Wakeup_Handler>

0800265c <EXTI9_5_IRQHandler>:
 * @param  None
 * @retval None
 */
void EXTI9_5_IRQHandler(void)           /* BNRG_SPI_EXTI_IRQHandler */
{
  HAL_GPIO_EXTI_IRQHandler(BNRG_SPI_EXTI_PIN);
 800265c:	2040      	movs	r0, #64	; 0x40
 800265e:	f000 ba73 	b.w	8002b48 <HAL_GPIO_EXTI_IRQHandler>

08002662 <DMA2_Channel1_IRQHandler>:
 * @param  None
 * @retval None
 */
void DMA2_Channel1_IRQHandler(void)     /* BNRG_SPI_RX_DMA_IRQHandler */
  {
    HW_BNRG_DMARxCb();
 8002662:	f7fe bded 	b.w	8001240 <HW_BNRG_DMARxCb>

08002666 <DMA2_Channel2_IRQHandler>:
 * @param  None
 * @retval None
 */
void DMA2_Channel2_IRQHandler(void)    /* BNRG_SPI_TX_DMA_IRQHandler */
  {
    HW_BNRG_DMATxCb();
 8002666:	f7fe bd2b 	b.w	80010c0 <HW_BNRG_DMATxCb>
	...

0800266c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800266c:	4b0e      	ldr	r3, [pc, #56]	; (80026a8 <SystemInit+0x3c>)
     */

    /**
     * Increase FLASH latency to 3WS
     */
    FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 800266e:	490f      	ldr	r1, [pc, #60]	; (80026ac <SystemInit+0x40>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002670:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002674:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002678:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 800267c:	680a      	ldr	r2, [r1, #0]
 800267e:	f042 0203 	orr.w	r2, r2, #3
 8002682:	600a      	str	r2, [r1, #0]

    /**
     * Decrease VCore to Range2.
     * As we are downscaling Vcore, it is not required to wait for the VOSF bit to be ready
     */
    RCC->APB1ENR1 = RCC_APB1ENR1_PWREN;  /**< Switch ON PWR clock */
 8002684:	4a0a      	ldr	r2, [pc, #40]	; (80026b0 <SystemInit+0x44>)
 8002686:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 800268a:	6591      	str	r1, [r2, #88]	; 0x58
    PWR->CR1 = PWR_CR1_VOS_1;
 800268c:	4909      	ldr	r1, [pc, #36]	; (80026b4 <SystemInit+0x48>)
 800268e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002692:	6008      	str	r0, [r1, #0]

    /**
     * Increase MSI to 24Mhz
     *
     */
    RCC->CR = (RCC_CR_MSIRANGE_9|RCC_CR_MSIRGSEL|RCC_CR_MSION);   /**< Increase MSI Speed and switch MSI source*/
 8002694:	2199      	movs	r1, #153	; 0x99
 8002696:	6011      	str	r1, [r2, #0]

    SystemCoreClock = 24000000;
 8002698:	4a07      	ldr	r2, [pc, #28]	; (80026b8 <SystemInit+0x4c>)
 800269a:	4908      	ldr	r1, [pc, #32]	; (80026bc <SystemInit+0x50>)
 800269c:	6011      	str	r1, [r2, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800269e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026a2:	609a      	str	r2, [r3, #8]
#endif

}
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	e000ed00 	.word	0xe000ed00
 80026ac:	40022000 	.word	0x40022000
 80026b0:	40021000 	.word	0x40021000
 80026b4:	40007000 	.word	0x40007000
 80026b8:	20000004 	.word	0x20000004
 80026bc:	016e3600 	.word	0x016e3600

080026c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026c4:	f7ff ffd2 	bl	800266c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80026c8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80026ca:	e003      	b.n	80026d4 <LoopCopyDataInit>

080026cc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80026ce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80026d0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80026d2:	3104      	adds	r1, #4

080026d4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80026d4:	480a      	ldr	r0, [pc, #40]	; (8002700 <LoopForever+0xa>)
	ldr	r3, =_edata
 80026d6:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <LoopForever+0xe>)
	adds	r2, r0, r1
 80026d8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80026da:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80026dc:	d3f6      	bcc.n	80026cc <CopyDataInit>
	ldr	r2, =_sbss
 80026de:	4a0a      	ldr	r2, [pc, #40]	; (8002708 <LoopForever+0x12>)
	b	LoopFillZerobss
 80026e0:	e002      	b.n	80026e8 <LoopFillZerobss>

080026e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80026e2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80026e4:	f842 3b04 	str.w	r3, [r2], #4

080026e8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80026e8:	4b08      	ldr	r3, [pc, #32]	; (800270c <LoopForever+0x16>)
	cmp	r2, r3
 80026ea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80026ec:	d3f9      	bcc.n	80026e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026ee:	f000 ff25 	bl	800353c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026f2:	f7ff fe6f 	bl	80023d4 <main>

080026f6 <LoopForever>:

LoopForever:
    b LoopForever
 80026f6:	e7fe      	b.n	80026f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026f8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80026fc:	08003650 	.word	0x08003650
	ldr	r0, =_sdata
 8002700:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002704:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8002708:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 800270c:	200008a4 	.word	0x200008a4

08002710 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002710:	e7fe      	b.n	8002710 <ADC1_2_IRQHandler>

08002712 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002712:	4770      	bx	lr

08002714 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002714:	4a09      	ldr	r2, [pc, #36]	; (800273c <HAL_Init+0x28>)
 8002716:	6813      	ldr	r3, [r2, #0]
 8002718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 800271c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800271e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002720:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002722:	f000 f837 	bl	8002794 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002726:	200f      	movs	r0, #15
 8002728:	f7ff ff64 	bl	80025f4 <HAL_InitTick>
 800272c:	4604      	mov	r4, r0
 800272e:	b918      	cbnz	r0, 8002738 <HAL_Init+0x24>
    HAL_MspInit();
 8002730:	f7ff ffef 	bl	8002712 <HAL_MspInit>
}
 8002734:	4620      	mov	r0, r4
 8002736:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8002738:	2401      	movs	r4, #1
 800273a:	e7fb      	b.n	8002734 <HAL_Init+0x20>
 800273c:	40022000 	.word	0x40022000

08002740 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002740:	4a03      	ldr	r2, [pc, #12]	; (8002750 <HAL_IncTick+0x10>)
 8002742:	4b04      	ldr	r3, [pc, #16]	; (8002754 <HAL_IncTick+0x14>)
 8002744:	6811      	ldr	r1, [r2, #0]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	440b      	add	r3, r1
 800274a:	6013      	str	r3, [r2, #0]
}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	200008a0 	.word	0x200008a0
 8002754:	20000008 	.word	0x20000008

08002758 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002758:	4b01      	ldr	r3, [pc, #4]	; (8002760 <HAL_GetTick+0x8>)
 800275a:	6818      	ldr	r0, [r3, #0]
}
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	200008a0 	.word	0x200008a0

08002764 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002764:	4a02      	ldr	r2, [pc, #8]	; (8002770 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 8002766:	6853      	ldr	r3, [r2, #4]
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6053      	str	r3, [r2, #4]
}
 800276e:	4770      	bx	lr
 8002770:	e0042000 	.word	0xe0042000

08002774 <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002774:	4a02      	ldr	r2, [pc, #8]	; (8002780 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 8002776:	6853      	ldr	r3, [r2, #4]
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	6053      	str	r3, [r2, #4]
}
 800277e:	4770      	bx	lr
 8002780:	e0042000 	.word	0xe0042000

08002784 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002784:	4a02      	ldr	r2, [pc, #8]	; (8002790 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 8002786:	6853      	ldr	r3, [r2, #4]
 8002788:	f043 0304 	orr.w	r3, r3, #4
 800278c:	6053      	str	r3, [r2, #4]
}
 800278e:	4770      	bx	lr
 8002790:	e0042000 	.word	0xe0042000

08002794 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002794:	4907      	ldr	r1, [pc, #28]	; (80027b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002796:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002798:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800279c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800279e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027a4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80027b0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027b2:	4770      	bx	lr
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b8:	4b16      	ldr	r3, [pc, #88]	; (8002814 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ba:	b530      	push	{r4, r5, lr}
 80027bc:	68dc      	ldr	r4, [r3, #12]
 80027be:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c2:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c6:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c8:	2d04      	cmp	r5, #4
 80027ca:	bf28      	it	cs
 80027cc:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ce:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d0:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d4:	bf8c      	ite	hi
 80027d6:	3c03      	subhi	r4, #3
 80027d8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027da:	fa03 f505 	lsl.w	r5, r3, r5
 80027de:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027e2:	40a3      	lsls	r3, r4
 80027e4:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e8:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80027ea:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f0:	bfac      	ite	ge
 80027f2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f6:	4a08      	ldrlt	r2, [pc, #32]	; (8002818 <HAL_NVIC_SetPriority+0x60>)
 80027f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80027fc:	bfb8      	it	lt
 80027fe:	f000 000f 	andlt.w	r0, r0, #15
 8002802:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	bfaa      	itet	ge
 8002806:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002810:	bd30      	pop	{r4, r5, pc}
 8002812:	bf00      	nop
 8002814:	e000ed00 	.word	0xe000ed00
 8002818:	e000ed14 	.word	0xe000ed14

0800281c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800281c:	2800      	cmp	r0, #0
 800281e:	db08      	blt.n	8002832 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002820:	2301      	movs	r3, #1
 8002822:	0942      	lsrs	r2, r0, #5
 8002824:	f000 001f 	and.w	r0, r0, #31
 8002828:	fa03 f000 	lsl.w	r0, r3, r0
 800282c:	4b01      	ldr	r3, [pc, #4]	; (8002834 <HAL_NVIC_EnableIRQ+0x18>)
 800282e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002832:	4770      	bx	lr
 8002834:	e000e100 	.word	0xe000e100

08002838 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002838:	2800      	cmp	r0, #0
 800283a:	db0d      	blt.n	8002858 <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283c:	0943      	lsrs	r3, r0, #5
 800283e:	2201      	movs	r2, #1
 8002840:	f000 001f 	and.w	r0, r0, #31
 8002844:	fa02 f000 	lsl.w	r0, r2, r0
 8002848:	3320      	adds	r3, #32
 800284a:	4a04      	ldr	r2, [pc, #16]	; (800285c <HAL_NVIC_DisableIRQ+0x24>)
 800284c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002850:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002854:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000e100 	.word	0xe000e100

08002860 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002860:	2800      	cmp	r0, #0
 8002862:	db09      	blt.n	8002878 <HAL_NVIC_SetPendingIRQ+0x18>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002864:	0943      	lsrs	r3, r0, #5
 8002866:	2201      	movs	r2, #1
 8002868:	f000 001f 	and.w	r0, r0, #31
 800286c:	fa02 f000 	lsl.w	r0, r2, r0
 8002870:	3340      	adds	r3, #64	; 0x40
 8002872:	4a02      	ldr	r2, [pc, #8]	; (800287c <HAL_NVIC_SetPendingIRQ+0x1c>)
 8002874:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	e000e100 	.word	0xe000e100

08002880 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002880:	2800      	cmp	r0, #0
 8002882:	db09      	blt.n	8002898 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002884:	0943      	lsrs	r3, r0, #5
 8002886:	2201      	movs	r2, #1
 8002888:	f000 001f 	and.w	r0, r0, #31
 800288c:	fa02 f000 	lsl.w	r0, r2, r0
 8002890:	3360      	adds	r3, #96	; 0x60
 8002892:	4a02      	ldr	r2, [pc, #8]	; (800289c <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8002894:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	e000e100 	.word	0xe000e100

080028a0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028a0:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d058      	beq.n	8002958 <HAL_DMA_Init+0xb8>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028a6:	6801      	ldr	r1, [r0, #0]
 80028a8:	4b2c      	ldr	r3, [pc, #176]	; (800295c <HAL_DMA_Init+0xbc>)
 80028aa:	4299      	cmp	r1, r3
 80028ac:	f04f 0414 	mov.w	r4, #20
 80028b0:	d842      	bhi.n	8002938 <HAL_DMA_Init+0x98>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80028b2:	4a2b      	ldr	r2, [pc, #172]	; (8002960 <HAL_DMA_Init+0xc0>)
 80028b4:	440a      	add	r2, r1
 80028b6:	fbb2 f2f4 	udiv	r2, r2, r4
 80028ba:	0092      	lsls	r2, r2, #2
 80028bc:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80028be:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 80028c2:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028c4:	2302      	movs	r3, #2
 80028c6:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028ca:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ce:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80028d0:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80028d2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d4:	432b      	orrs	r3, r5
 80028d6:	6945      	ldr	r5, [r0, #20]
 80028d8:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028da:	6985      	ldr	r5, [r0, #24]
 80028dc:	432b      	orrs	r3, r5
 80028de:	69c5      	ldr	r5, [r0, #28]
 80028e0:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e2:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028e4:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80028e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ec:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80028ee:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80028f0:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 80028f4:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80028f6:	d016      	beq.n	8002926 <HAL_DMA_Init+0x86>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80028f8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80028fa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80028fc:	f001 021c 	and.w	r2, r1, #28
 8002900:	6841      	ldr	r1, [r0, #4]
 8002902:	230f      	movs	r3, #15
 8002904:	4093      	lsls	r3, r2
 8002906:	4091      	lsls	r1, r2
 8002908:	4a16      	ldr	r2, [pc, #88]	; (8002964 <HAL_DMA_Init+0xc4>)
 800290a:	4294      	cmp	r4, r2
 800290c:	ea6f 0303 	mvn.w	r3, r3
 8002910:	d11a      	bne.n	8002948 <HAL_DMA_Init+0xa8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002912:	f8d2 40a8 	ldr.w	r4, [r2, #168]	; 0xa8
 8002916:	4023      	ands	r3, r4
 8002918:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800291c:	f8d2 30a8 	ldr.w	r3, [r2, #168]	; 0xa8
 8002920:	4319      	orrs	r1, r3
 8002922:	f8c2 10a8 	str.w	r1, [r2, #168]	; 0xa8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002926:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002928:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292a:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800292c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8002930:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8002934:	4618      	mov	r0, r3
}
 8002936:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002938:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <HAL_DMA_Init+0xc8>)
 800293a:	440b      	add	r3, r1
 800293c:	fbb3 f3f4 	udiv	r3, r3, r4
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002944:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_DMA_Init+0xcc>)
 8002946:	e7bc      	b.n	80028c2 <HAL_DMA_Init+0x22>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002948:	4a09      	ldr	r2, [pc, #36]	; (8002970 <HAL_DMA_Init+0xd0>)
 800294a:	6814      	ldr	r4, [r2, #0]
 800294c:	4023      	ands	r3, r4
 800294e:	6013      	str	r3, [r2, #0]
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002950:	6813      	ldr	r3, [r2, #0]
 8002952:	4319      	orrs	r1, r3
 8002954:	6011      	str	r1, [r2, #0]
 8002956:	e7e6      	b.n	8002926 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 8002958:	2001      	movs	r0, #1
 800295a:	e7ec      	b.n	8002936 <HAL_DMA_Init+0x96>
 800295c:	40020407 	.word	0x40020407
 8002960:	bffdfff8 	.word	0xbffdfff8
 8002964:	40020000 	.word	0x40020000
 8002968:	bffdfbf8 	.word	0xbffdfbf8
 800296c:	40020400 	.word	0x40020400
 8002970:	400204a8 	.word	0x400204a8

08002974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002978:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8002b2c <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800297c:	4d69      	ldr	r5, [pc, #420]	; (8002b24 <HAL_GPIO_Init+0x1b0>)
  uint32_t position = 0x00u;
 800297e:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002980:	680a      	ldr	r2, [r1, #0]
 8002982:	fa32 f403 	lsrs.w	r4, r2, r3
 8002986:	d102      	bne.n	800298e <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8002988:	b003      	add	sp, #12
 800298a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800298e:	f04f 0a01 	mov.w	sl, #1
 8002992:	fa0a fa03 	lsl.w	sl, sl, r3
    if (iocurrent != 0x00u)
 8002996:	ea1a 0202 	ands.w	r2, sl, r2
 800299a:	f000 80b4 	beq.w	8002b06 <HAL_GPIO_Init+0x192>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800299e:	684c      	ldr	r4, [r1, #4]
 80029a0:	f024 0e10 	bic.w	lr, r4, #16
 80029a4:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80029a8:	2603      	movs	r6, #3
 80029aa:	f10e 37ff 	add.w	r7, lr, #4294967295
 80029ae:	fa06 f608 	lsl.w	r6, r6, r8
 80029b2:	2f01      	cmp	r7, #1
 80029b4:	ea6f 0606 	mvn.w	r6, r6
 80029b8:	d811      	bhi.n	80029de <HAL_GPIO_Init+0x6a>
        temp = GPIOx->OSPEEDR;
 80029ba:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029bc:	ea07 0c06 	and.w	ip, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029c0:	68cf      	ldr	r7, [r1, #12]
 80029c2:	fa07 f708 	lsl.w	r7, r7, r8
 80029c6:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OSPEEDR = temp;
 80029ca:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80029cc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029ce:	ea27 0c0a 	bic.w	ip, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80029d2:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80029d6:	409f      	lsls	r7, r3
 80029d8:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 80029dc:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80029de:	f004 0c03 	and.w	ip, r4, #3
 80029e2:	f1bc 0f03 	cmp.w	ip, #3
 80029e6:	d108      	bne.n	80029fa <HAL_GPIO_Init+0x86>
        temp = GPIOx->ASCR;
 80029e8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80029ea:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80029ee:	f3c4 07c0 	ubfx	r7, r4, #3, #1
 80029f2:	409f      	lsls	r7, r3
 80029f4:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->ASCR = temp;
 80029f8:	62c7      	str	r7, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80029fa:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80029fc:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a00:	688f      	ldr	r7, [r1, #8]
 8002a02:	fa07 f708 	lsl.w	r7, r7, r8
 8002a06:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a0a:	f1be 0f02 	cmp.w	lr, #2
      GPIOx->PUPDR = temp;
 8002a0e:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a10:	d116      	bne.n	8002a40 <HAL_GPIO_Init+0xcc>
        temp = GPIOx->AFR[position >> 3u];
 8002a12:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002a16:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a1a:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002a1e:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a22:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002a26:	f04f 0e0f 	mov.w	lr, #15
 8002a2a:	fa0e fe0b 	lsl.w	lr, lr, fp
 8002a2e:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a32:	690f      	ldr	r7, [r1, #16]
 8002a34:	fa07 f70b 	lsl.w	r7, r7, fp
 8002a38:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3u] = temp;
 8002a3c:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8002a40:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a42:	fa0c fc08 	lsl.w	ip, ip, r8
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a46:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a48:	ea4c 0606 	orr.w	r6, ip, r6
      GPIOx->MODER = temp;
 8002a4c:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a4e:	00e6      	lsls	r6, r4, #3
 8002a50:	d559      	bpl.n	8002b06 <HAL_GPIO_Init+0x192>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a52:	f8d9 6060 	ldr.w	r6, [r9, #96]	; 0x60
 8002a56:	f046 0601 	orr.w	r6, r6, #1
 8002a5a:	f8c9 6060 	str.w	r6, [r9, #96]	; 0x60
 8002a5e:	f8d9 6060 	ldr.w	r6, [r9, #96]	; 0x60
 8002a62:	f023 0703 	bic.w	r7, r3, #3
 8002a66:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002a6a:	f006 0601 	and.w	r6, r6, #1
 8002a6e:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8002a72:	9601      	str	r6, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a74:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a78:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002a7a:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a7c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002a80:	f04f 0c0f 	mov.w	ip, #15
 8002a84:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a88:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a8c:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a90:	d03b      	beq.n	8002b0a <HAL_GPIO_Init+0x196>
 8002a92:	4e25      	ldr	r6, [pc, #148]	; (8002b28 <HAL_GPIO_Init+0x1b4>)
 8002a94:	42b0      	cmp	r0, r6
 8002a96:	d03a      	beq.n	8002b0e <HAL_GPIO_Init+0x19a>
 8002a98:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002a9c:	42b0      	cmp	r0, r6
 8002a9e:	d038      	beq.n	8002b12 <HAL_GPIO_Init+0x19e>
 8002aa0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002aa4:	42b0      	cmp	r0, r6
 8002aa6:	d036      	beq.n	8002b16 <HAL_GPIO_Init+0x1a2>
 8002aa8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002aac:	42b0      	cmp	r0, r6
 8002aae:	d034      	beq.n	8002b1a <HAL_GPIO_Init+0x1a6>
 8002ab0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002ab4:	42b0      	cmp	r0, r6
 8002ab6:	d032      	beq.n	8002b1e <HAL_GPIO_Init+0x1aa>
 8002ab8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002abc:	42b0      	cmp	r0, r6
 8002abe:	bf0c      	ite	eq
 8002ac0:	2606      	moveq	r6, #6
 8002ac2:	2607      	movne	r6, #7
 8002ac4:	fa06 f60e 	lsl.w	r6, r6, lr
 8002ac8:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002acc:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8002ace:	682e      	ldr	r6, [r5, #0]
        temp &= ~(iocurrent);
 8002ad0:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ad2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8002ad6:	bf0c      	ite	eq
 8002ad8:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8002ada:	4316      	orrne	r6, r2
        EXTI->IMR1 = temp;
 8002adc:	602e      	str	r6, [r5, #0]
        temp = EXTI->EMR1;
 8002ade:	686e      	ldr	r6, [r5, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ae0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 8002ae4:	bf0c      	ite	eq
 8002ae6:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8002ae8:	4316      	orrne	r6, r2
        EXTI->EMR1 = temp;
 8002aea:	606e      	str	r6, [r5, #4]
        temp = EXTI->RTSR1;
 8002aec:	68ae      	ldr	r6, [r5, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002aee:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8002af2:	bf0c      	ite	eq
 8002af4:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8002af6:	4316      	orrne	r6, r2
        EXTI->RTSR1 = temp;
 8002af8:	60ae      	str	r6, [r5, #8]
        temp = EXTI->FTSR1;
 8002afa:	68ee      	ldr	r6, [r5, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002afc:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8002afe:	bf54      	ite	pl
 8002b00:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8002b02:	4316      	orrmi	r6, r2
        EXTI->FTSR1 = temp;
 8002b04:	60ee      	str	r6, [r5, #12]
    position++;
 8002b06:	3301      	adds	r3, #1
 8002b08:	e73a      	b.n	8002980 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b0a:	2600      	movs	r6, #0
 8002b0c:	e7da      	b.n	8002ac4 <HAL_GPIO_Init+0x150>
 8002b0e:	2601      	movs	r6, #1
 8002b10:	e7d8      	b.n	8002ac4 <HAL_GPIO_Init+0x150>
 8002b12:	2602      	movs	r6, #2
 8002b14:	e7d6      	b.n	8002ac4 <HAL_GPIO_Init+0x150>
 8002b16:	2603      	movs	r6, #3
 8002b18:	e7d4      	b.n	8002ac4 <HAL_GPIO_Init+0x150>
 8002b1a:	2604      	movs	r6, #4
 8002b1c:	e7d2      	b.n	8002ac4 <HAL_GPIO_Init+0x150>
 8002b1e:	2605      	movs	r6, #5
 8002b20:	e7d0      	b.n	8002ac4 <HAL_GPIO_Init+0x150>
 8002b22:	bf00      	nop
 8002b24:	40010400 	.word	0x40010400
 8002b28:	48000400 	.word	0x48000400
 8002b2c:	40021000 	.word	0x40021000

08002b30 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002b30:	6903      	ldr	r3, [r0, #16]
 8002b32:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002b34:	bf14      	ite	ne
 8002b36:	2001      	movne	r0, #1
 8002b38:	2000      	moveq	r0, #0
 8002b3a:	4770      	bx	lr

08002b3c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b3c:	b10a      	cbz	r2, 8002b42 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b3e:	6181      	str	r1, [r0, #24]
 8002b40:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b42:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002b44:	4770      	bx	lr
	...

08002b48 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b48:	4a04      	ldr	r2, [pc, #16]	; (8002b5c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8002b4a:	6951      	ldr	r1, [r2, #20]
 8002b4c:	4201      	tst	r1, r0
{
 8002b4e:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b50:	d002      	beq.n	8002b58 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b52:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b54:	f7ff fd2e 	bl	80025b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b58:	bd08      	pop	{r3, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40010400 	.word	0x40010400

08002b60 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b60:	4a02      	ldr	r2, [pc, #8]	; (8002b6c <HAL_PWR_EnableBkUpAccess+0xc>)
 8002b62:	6813      	ldr	r3, [r2, #0]
 8002b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b68:	6013      	str	r3, [r2, #0]
}
 8002b6a:	4770      	bx	lr
 8002b6c:	40007000 	.word	0x40007000

08002b70 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b70:	4b02      	ldr	r3, [pc, #8]	; (8002b7c <HAL_PWREx_GetVoltageRange+0xc>)
 8002b72:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002b74:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40007000 	.word	0x40007000

08002b80 <HAL_PWREx_EnableSRAM2ContentRetention>:
  {
    CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
  }
  else if (SRAM2Size == PWR_FULL_SRAM2_RETENTION)
  {
    MODIFY_REG(PWR->CR3, PWR_CR3_RRS, PWR_FULL_SRAM2_RETENTION);
 8002b80:	4a02      	ldr	r2, [pc, #8]	; (8002b8c <HAL_PWREx_EnableSRAM2ContentRetention+0xc>)
 8002b82:	6893      	ldr	r3, [r2, #8]
 8002b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b88:	6093      	str	r3, [r2, #8]
}
 8002b8a:	4770      	bx	lr
 8002b8c:	40007000 	.word	0x40007000

08002b90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b92:	4d1e      	ldr	r5, [pc, #120]	; (8002c0c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002b94:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002b96:	00da      	lsls	r2, r3, #3
{
 8002b98:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b9a:	d518      	bpl.n	8002bce <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b9c:	f7ff ffe8 	bl	8002b70 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ba0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002ba4:	d123      	bne.n	8002bee <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002ba6:	2c80      	cmp	r4, #128	; 0x80
 8002ba8:	d929      	bls.n	8002bfe <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002baa:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bac:	bf8c      	ite	hi
 8002bae:	2402      	movhi	r4, #2
 8002bb0:	2401      	movls	r4, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002bb2:	4917      	ldr	r1, [pc, #92]	; (8002c10 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002bb4:	680a      	ldr	r2, [r1, #0]
 8002bb6:	f022 0207 	bic.w	r2, r2, #7
 8002bba:	4322      	orrs	r2, r4
 8002bbc:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bbe:	6808      	ldr	r0, [r1, #0]
 8002bc0:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002bc4:	1b00      	subs	r0, r0, r4
 8002bc6:	bf18      	it	ne
 8002bc8:	2001      	movne	r0, #1
 8002bca:	b003      	add	sp, #12
 8002bcc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bce:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	65ab      	str	r3, [r5, #88]	; 0x58
 8002bd6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bdc:	9301      	str	r3, [sp, #4]
 8002bde:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002be0:	f7ff ffc6 	bl	8002b70 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002be4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002be6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bea:	65ab      	str	r3, [r5, #88]	; 0x58
 8002bec:	e7d8      	b.n	8002ba0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8002bee:	2c80      	cmp	r4, #128	; 0x80
 8002bf0:	d807      	bhi.n	8002c02 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002bf2:	d008      	beq.n	8002c06 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002bf4:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002bf8:	425c      	negs	r4, r3
 8002bfa:	415c      	adcs	r4, r3
 8002bfc:	e7d9      	b.n	8002bb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bfe:	2400      	movs	r4, #0
 8002c00:	e7d7      	b.n	8002bb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c02:	2403      	movs	r4, #3
 8002c04:	e7d5      	b.n	8002bb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c06:	2402      	movs	r4, #2
 8002c08:	e7d3      	b.n	8002bb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	40022000 	.word	0x40022000

08002c14 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c14:	4b22      	ldr	r3, [pc, #136]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002c16:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c18:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c1a:	f012 020c 	ands.w	r2, r2, #12
 8002c1e:	d005      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x18>
 8002c20:	2a0c      	cmp	r2, #12
 8002c22:	d115      	bne.n	8002c50 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c24:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c28:	2901      	cmp	r1, #1
 8002c2a:	d118      	bne.n	8002c5e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c2c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8002c2e:	481d      	ldr	r0, [pc, #116]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c30:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c32:	bf55      	itete	pl
 8002c34:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c38:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c3a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c3e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8002c42:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c46:	b34a      	cbz	r2, 8002c9c <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c48:	2a0c      	cmp	r2, #12
 8002c4a:	d009      	beq.n	8002c60 <HAL_RCC_GetSysClockFreq+0x4c>
 8002c4c:	2000      	movs	r0, #0
  return sysclockfreq;
 8002c4e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c50:	2a04      	cmp	r2, #4
 8002c52:	d022      	beq.n	8002c9a <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c54:	2a08      	cmp	r2, #8
 8002c56:	4814      	ldr	r0, [pc, #80]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c58:	bf18      	it	ne
 8002c5a:	2000      	movne	r0, #0
 8002c5c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c5e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8002c66:	2a02      	cmp	r2, #2
 8002c68:	d015      	beq.n	8002c96 <HAL_RCC_GetSysClockFreq+0x82>
 8002c6a:	490f      	ldr	r1, [pc, #60]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c6c:	2a03      	cmp	r2, #3
 8002c6e:	bf08      	it	eq
 8002c70:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c72:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c74:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c7c:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c80:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c84:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c86:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c88:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c8a:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c8c:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8002c90:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c94:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8002c96:	4805      	ldr	r0, [pc, #20]	; (8002cac <HAL_RCC_GetSysClockFreq+0x98>)
 8002c98:	e7eb      	b.n	8002c72 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8002c9a:	4804      	ldr	r0, [pc, #16]	; (8002cac <HAL_RCC_GetSysClockFreq+0x98>)
}
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	080035ec 	.word	0x080035ec
 8002ca8:	007a1200 	.word	0x007a1200
 8002cac:	00f42400 	.word	0x00f42400

08002cb0 <HAL_RCC_OscConfig>:
{
 8002cb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002cb4:	4605      	mov	r5, r0
 8002cb6:	b918      	cbnz	r0, 8002cc0 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002cb8:	2001      	movs	r0, #1
}
 8002cba:	b003      	add	sp, #12
 8002cbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc0:	4ca7      	ldr	r4, [pc, #668]	; (8002f60 <HAL_RCC_OscConfig+0x2b0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cc2:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc4:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cc6:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cc8:	06d8      	lsls	r0, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cca:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cce:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cd2:	d53d      	bpl.n	8002d50 <HAL_RCC_OscConfig+0xa0>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cd4:	b11e      	cbz	r6, 8002cde <HAL_RCC_OscConfig+0x2e>
 8002cd6:	2e0c      	cmp	r6, #12
 8002cd8:	d166      	bne.n	8002da8 <HAL_RCC_OscConfig+0xf8>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002cda:	2f01      	cmp	r7, #1
 8002cdc:	d164      	bne.n	8002da8 <HAL_RCC_OscConfig+0xf8>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	0799      	lsls	r1, r3, #30
 8002ce2:	d502      	bpl.n	8002cea <HAL_RCC_OscConfig+0x3a>
 8002ce4:	69ab      	ldr	r3, [r5, #24]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d0e6      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	6a28      	ldr	r0, [r5, #32]
 8002cee:	071a      	lsls	r2, r3, #28
 8002cf0:	bf56      	itet	pl
 8002cf2:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002cf6:	6823      	ldrmi	r3, [r4, #0]
 8002cf8:	091b      	lsrpl	r3, r3, #4
 8002cfa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cfe:	4298      	cmp	r0, r3
 8002d00:	d93b      	bls.n	8002d7a <HAL_RCC_OscConfig+0xca>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d02:	f7ff ff45 	bl	8002b90 <RCC_SetFlashLatencyFromMSIRange>
 8002d06:	2800      	cmp	r0, #0
 8002d08:	d1d6      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d0a:	6823      	ldr	r3, [r4, #0]
 8002d0c:	f043 0308 	orr.w	r3, r3, #8
 8002d10:	6023      	str	r3, [r4, #0]
 8002d12:	6823      	ldr	r3, [r4, #0]
 8002d14:	6a2a      	ldr	r2, [r5, #32]
 8002d16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d1e:	6863      	ldr	r3, [r4, #4]
 8002d20:	69ea      	ldr	r2, [r5, #28]
 8002d22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002d2a:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d2c:	f7ff ff72 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8002d30:	68a3      	ldr	r3, [r4, #8]
 8002d32:	4a8c      	ldr	r2, [pc, #560]	; (8002f64 <HAL_RCC_OscConfig+0x2b4>)
 8002d34:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d38:	5cd3      	ldrb	r3, [r2, r3]
 8002d3a:	f003 031f 	and.w	r3, r3, #31
 8002d3e:	40d8      	lsrs	r0, r3
 8002d40:	4b89      	ldr	r3, [pc, #548]	; (8002f68 <HAL_RCC_OscConfig+0x2b8>)
 8002d42:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002d44:	4b89      	ldr	r3, [pc, #548]	; (8002f6c <HAL_RCC_OscConfig+0x2bc>)
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	f7ff fc54 	bl	80025f4 <HAL_InitTick>
        if(status != HAL_OK)
 8002d4c:	2800      	cmp	r0, #0
 8002d4e:	d1b4      	bne.n	8002cba <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d50:	682b      	ldr	r3, [r5, #0]
 8002d52:	07d9      	lsls	r1, r3, #31
 8002d54:	d45f      	bmi.n	8002e16 <HAL_RCC_OscConfig+0x166>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d56:	682b      	ldr	r3, [r5, #0]
 8002d58:	079a      	lsls	r2, r3, #30
 8002d5a:	f100 809e 	bmi.w	8002e9a <HAL_RCC_OscConfig+0x1ea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d5e:	682b      	ldr	r3, [r5, #0]
 8002d60:	0719      	lsls	r1, r3, #28
 8002d62:	f100 80d2 	bmi.w	8002f0a <HAL_RCC_OscConfig+0x25a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d66:	682b      	ldr	r3, [r5, #0]
 8002d68:	075a      	lsls	r2, r3, #29
 8002d6a:	f100 8101 	bmi.w	8002f70 <HAL_RCC_OscConfig+0x2c0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d6e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f040 816a 	bne.w	800304a <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8002d76:	2000      	movs	r0, #0
 8002d78:	e79f      	b.n	8002cba <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	f043 0308 	orr.w	r3, r3, #8
 8002d80:	6023      	str	r3, [r4, #0]
 8002d82:	6823      	ldr	r3, [r4, #0]
 8002d84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d88:	4303      	orrs	r3, r0
 8002d8a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d8c:	6863      	ldr	r3, [r4, #4]
 8002d8e:	69ea      	ldr	r2, [r5, #28]
 8002d90:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002d98:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d9a:	2e00      	cmp	r6, #0
 8002d9c:	d1c6      	bne.n	8002d2c <HAL_RCC_OscConfig+0x7c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d9e:	f7ff fef7 	bl	8002b90 <RCC_SetFlashLatencyFromMSIRange>
 8002da2:	2800      	cmp	r0, #0
 8002da4:	d0c2      	beq.n	8002d2c <HAL_RCC_OscConfig+0x7c>
 8002da6:	e787      	b.n	8002cb8 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002da8:	69ab      	ldr	r3, [r5, #24]
 8002daa:	b31b      	cbz	r3, 8002df4 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_MSI_ENABLE();
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002db4:	f7ff fcd0 	bl	8002758 <HAL_GetTick>
 8002db8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	079b      	lsls	r3, r3, #30
 8002dbe:	d511      	bpl.n	8002de4 <HAL_RCC_OscConfig+0x134>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	f043 0308 	orr.w	r3, r3, #8
 8002dc6:	6023      	str	r3, [r4, #0]
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	6a2a      	ldr	r2, [r5, #32]
 8002dcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dd4:	6863      	ldr	r3, [r4, #4]
 8002dd6:	69ea      	ldr	r2, [r5, #28]
 8002dd8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ddc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002de0:	6063      	str	r3, [r4, #4]
 8002de2:	e7b5      	b.n	8002d50 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002de4:	f7ff fcb8 	bl	8002758 <HAL_GetTick>
 8002de8:	eba0 0008 	sub.w	r0, r0, r8
 8002dec:	2802      	cmp	r0, #2
 8002dee:	d9e4      	bls.n	8002dba <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 8002df0:	2003      	movs	r0, #3
 8002df2:	e762      	b.n	8002cba <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8002df4:	6823      	ldr	r3, [r4, #0]
 8002df6:	f023 0301 	bic.w	r3, r3, #1
 8002dfa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002dfc:	f7ff fcac 	bl	8002758 <HAL_GetTick>
 8002e00:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e02:	6823      	ldr	r3, [r4, #0]
 8002e04:	0798      	lsls	r0, r3, #30
 8002e06:	d5a3      	bpl.n	8002d50 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e08:	f7ff fca6 	bl	8002758 <HAL_GetTick>
 8002e0c:	eba0 0008 	sub.w	r0, r0, r8
 8002e10:	2802      	cmp	r0, #2
 8002e12:	d9f6      	bls.n	8002e02 <HAL_RCC_OscConfig+0x152>
 8002e14:	e7ec      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e16:	2e08      	cmp	r6, #8
 8002e18:	d003      	beq.n	8002e22 <HAL_RCC_OscConfig+0x172>
 8002e1a:	2e0c      	cmp	r6, #12
 8002e1c:	d108      	bne.n	8002e30 <HAL_RCC_OscConfig+0x180>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e1e:	2f03      	cmp	r7, #3
 8002e20:	d106      	bne.n	8002e30 <HAL_RCC_OscConfig+0x180>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	039b      	lsls	r3, r3, #14
 8002e26:	d596      	bpl.n	8002d56 <HAL_RCC_OscConfig+0xa6>
 8002e28:	686b      	ldr	r3, [r5, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d193      	bne.n	8002d56 <HAL_RCC_OscConfig+0xa6>
 8002e2e:	e743      	b.n	8002cb8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e30:	686b      	ldr	r3, [r5, #4]
 8002e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e36:	d110      	bne.n	8002e5a <HAL_RCC_OscConfig+0x1aa>
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e3e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e40:	f7ff fc8a 	bl	8002758 <HAL_GetTick>
 8002e44:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	0398      	lsls	r0, r3, #14
 8002e4a:	d484      	bmi.n	8002d56 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e4c:	f7ff fc84 	bl	8002758 <HAL_GetTick>
 8002e50:	eba0 0008 	sub.w	r0, r0, r8
 8002e54:	2864      	cmp	r0, #100	; 0x64
 8002e56:	d9f6      	bls.n	8002e46 <HAL_RCC_OscConfig+0x196>
 8002e58:	e7ca      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e5e:	d104      	bne.n	8002e6a <HAL_RCC_OscConfig+0x1ba>
 8002e60:	6823      	ldr	r3, [r4, #0]
 8002e62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e66:	6023      	str	r3, [r4, #0]
 8002e68:	e7e6      	b.n	8002e38 <HAL_RCC_OscConfig+0x188>
 8002e6a:	6822      	ldr	r2, [r4, #0]
 8002e6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e70:	6022      	str	r2, [r4, #0]
 8002e72:	6822      	ldr	r2, [r4, #0]
 8002e74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e78:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1e0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x190>
        tickstart = HAL_GetTick();
 8002e7e:	f7ff fc6b 	bl	8002758 <HAL_GetTick>
 8002e82:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e84:	6823      	ldr	r3, [r4, #0]
 8002e86:	0399      	lsls	r1, r3, #14
 8002e88:	f57f af65 	bpl.w	8002d56 <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8c:	f7ff fc64 	bl	8002758 <HAL_GetTick>
 8002e90:	eba0 0008 	sub.w	r0, r0, r8
 8002e94:	2864      	cmp	r0, #100	; 0x64
 8002e96:	d9f5      	bls.n	8002e84 <HAL_RCC_OscConfig+0x1d4>
 8002e98:	e7aa      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e9a:	2e04      	cmp	r6, #4
 8002e9c:	d003      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x1f6>
 8002e9e:	2e0c      	cmp	r6, #12
 8002ea0:	d110      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x214>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ea2:	2f02      	cmp	r7, #2
 8002ea4:	d10e      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x214>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	055a      	lsls	r2, r3, #21
 8002eaa:	d503      	bpl.n	8002eb4 <HAL_RCC_OscConfig+0x204>
 8002eac:	68eb      	ldr	r3, [r5, #12]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f43f af02 	beq.w	8002cb8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb4:	6863      	ldr	r3, [r4, #4]
 8002eb6:	692a      	ldr	r2, [r5, #16]
 8002eb8:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002ebc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002ec0:	6063      	str	r3, [r4, #4]
 8002ec2:	e74c      	b.n	8002d5e <HAL_RCC_OscConfig+0xae>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ec4:	68eb      	ldr	r3, [r5, #12]
 8002ec6:	b17b      	cbz	r3, 8002ee8 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_HSI_ENABLE();
 8002ec8:	6823      	ldr	r3, [r4, #0]
 8002eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ece:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ed0:	f7ff fc42 	bl	8002758 <HAL_GetTick>
 8002ed4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	055b      	lsls	r3, r3, #21
 8002eda:	d4eb      	bmi.n	8002eb4 <HAL_RCC_OscConfig+0x204>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002edc:	f7ff fc3c 	bl	8002758 <HAL_GetTick>
 8002ee0:	1bc0      	subs	r0, r0, r7
 8002ee2:	2802      	cmp	r0, #2
 8002ee4:	d9f7      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x226>
 8002ee6:	e783      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8002ee8:	6823      	ldr	r3, [r4, #0]
 8002eea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002eee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002ef0:	f7ff fc32 	bl	8002758 <HAL_GetTick>
 8002ef4:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef6:	6823      	ldr	r3, [r4, #0]
 8002ef8:	0558      	lsls	r0, r3, #21
 8002efa:	f57f af30 	bpl.w	8002d5e <HAL_RCC_OscConfig+0xae>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002efe:	f7ff fc2b 	bl	8002758 <HAL_GetTick>
 8002f02:	1bc0      	subs	r0, r0, r7
 8002f04:	2802      	cmp	r0, #2
 8002f06:	d9f6      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x246>
 8002f08:	e772      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f0a:	696b      	ldr	r3, [r5, #20]
 8002f0c:	b19b      	cbz	r3, 8002f36 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSI_ENABLE();
 8002f0e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002f12:	f043 0301 	orr.w	r3, r3, #1
 8002f16:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002f1a:	f7ff fc1d 	bl	8002758 <HAL_GetTick>
 8002f1e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f20:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002f24:	079b      	lsls	r3, r3, #30
 8002f26:	f53f af1e 	bmi.w	8002d66 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f2a:	f7ff fc15 	bl	8002758 <HAL_GetTick>
 8002f2e:	1bc0      	subs	r0, r0, r7
 8002f30:	2802      	cmp	r0, #2
 8002f32:	d9f5      	bls.n	8002f20 <HAL_RCC_OscConfig+0x270>
 8002f34:	e75c      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_LSI_DISABLE();
 8002f36:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002f3a:	f023 0301 	bic.w	r3, r3, #1
 8002f3e:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002f42:	f7ff fc09 	bl	8002758 <HAL_GetTick>
 8002f46:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f48:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002f4c:	0798      	lsls	r0, r3, #30
 8002f4e:	f57f af0a 	bpl.w	8002d66 <HAL_RCC_OscConfig+0xb6>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f52:	f7ff fc01 	bl	8002758 <HAL_GetTick>
 8002f56:	1bc0      	subs	r0, r0, r7
 8002f58:	2802      	cmp	r0, #2
 8002f5a:	d9f5      	bls.n	8002f48 <HAL_RCC_OscConfig+0x298>
 8002f5c:	e748      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
 8002f5e:	bf00      	nop
 8002f60:	40021000 	.word	0x40021000
 8002f64:	0800361c 	.word	0x0800361c
 8002f68:	20000004 	.word	0x20000004
 8002f6c:	2000000c 	.word	0x2000000c
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f72:	00d9      	lsls	r1, r3, #3
 8002f74:	d429      	bmi.n	8002fca <HAL_RCC_OscConfig+0x31a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f7c:	65a3      	str	r3, [r4, #88]	; 0x58
 8002f7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f84:	9301      	str	r3, [sp, #4]
 8002f86:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002f88:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f8c:	4f89      	ldr	r7, [pc, #548]	; (80031b4 <HAL_RCC_OscConfig+0x504>)
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	05da      	lsls	r2, r3, #23
 8002f92:	d51d      	bpl.n	8002fd0 <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f94:	68ab      	ldr	r3, [r5, #8]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d12b      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x342>
 8002f9a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002fa6:	f7ff fbd7 	bl	8002758 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002faa:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002fae:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002fb4:	0798      	lsls	r0, r3, #30
 8002fb6:	d542      	bpl.n	800303e <HAL_RCC_OscConfig+0x38e>
    if(pwrclkchanged == SET)
 8002fb8:	f1b8 0f00 	cmp.w	r8, #0
 8002fbc:	f43f aed7 	beq.w	8002d6e <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	65a3      	str	r3, [r4, #88]	; 0x58
 8002fc8:	e6d1      	b.n	8002d6e <HAL_RCC_OscConfig+0xbe>
    FlagStatus       pwrclkchanged = RESET;
 8002fca:	f04f 0800 	mov.w	r8, #0
 8002fce:	e7dd      	b.n	8002f8c <HAL_RCC_OscConfig+0x2dc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002fd8:	f7ff fbbe 	bl	8002758 <HAL_GetTick>
 8002fdc:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	05db      	lsls	r3, r3, #23
 8002fe2:	d4d7      	bmi.n	8002f94 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe4:	f7ff fbb8 	bl	8002758 <HAL_GetTick>
 8002fe8:	eba0 0009 	sub.w	r0, r0, r9
 8002fec:	2802      	cmp	r0, #2
 8002fee:	d9f6      	bls.n	8002fde <HAL_RCC_OscConfig+0x32e>
 8002ff0:	e6fe      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ff2:	2b05      	cmp	r3, #5
 8002ff4:	d106      	bne.n	8003004 <HAL_RCC_OscConfig+0x354>
 8002ff6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002ffa:	f043 0304 	orr.w	r3, r3, #4
 8002ffe:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8003002:	e7ca      	b.n	8002f9a <HAL_RCC_OscConfig+0x2ea>
 8003004:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8003008:	f022 0201 	bic.w	r2, r2, #1
 800300c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8003010:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8003014:	f022 0204 	bic.w	r2, r2, #4
 8003018:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1c2      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x2f6>
      tickstart = HAL_GetTick();
 8003020:	f7ff fb9a 	bl	8002758 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003024:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003028:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800302a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800302e:	0799      	lsls	r1, r3, #30
 8003030:	d5c2      	bpl.n	8002fb8 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003032:	f7ff fb91 	bl	8002758 <HAL_GetTick>
 8003036:	1bc0      	subs	r0, r0, r7
 8003038:	4548      	cmp	r0, r9
 800303a:	d9f6      	bls.n	800302a <HAL_RCC_OscConfig+0x37a>
 800303c:	e6d8      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800303e:	f7ff fb8b 	bl	8002758 <HAL_GetTick>
 8003042:	1bc0      	subs	r0, r0, r7
 8003044:	4548      	cmp	r0, r9
 8003046:	d9b3      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x300>
 8003048:	e6d2      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800304a:	2b02      	cmp	r3, #2
 800304c:	f040 808f 	bne.w	800316e <HAL_RCC_OscConfig+0x4be>
      pll_config = RCC->PLLCFGR;
 8003050:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003052:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003054:	f003 0103 	and.w	r1, r3, #3
 8003058:	4291      	cmp	r1, r2
 800305a:	d124      	bne.n	80030a6 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800305c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800305e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003062:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003064:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003068:	d11d      	bne.n	80030a6 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800306a:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800306c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003070:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003074:	d117      	bne.n	80030a6 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003076:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8003078:	3a07      	subs	r2, #7
 800307a:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 800307e:	bf18      	it	ne
 8003080:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003082:	4291      	cmp	r1, r2
 8003084:	d10f      	bne.n	80030a6 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003086:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8003088:	0852      	lsrs	r2, r2, #1
 800308a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 800308e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003090:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8003094:	d107      	bne.n	80030a6 <HAL_RCC_OscConfig+0x3f6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003096:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003098:	0852      	lsrs	r2, r2, #1
 800309a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800309e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030a0:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80030a4:	d04a      	beq.n	800313c <HAL_RCC_OscConfig+0x48c>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030a6:	2e0c      	cmp	r6, #12
 80030a8:	f43f ae06 	beq.w	8002cb8 <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	015a      	lsls	r2, r3, #5
 80030b0:	f53f ae02 	bmi.w	8002cb8 <HAL_RCC_OscConfig+0x8>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	f53f adfe 	bmi.w	8002cb8 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030c2:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 80030c4:	f7ff fb48 	bl	8002758 <HAL_GetTick>
 80030c8:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030ca:	6823      	ldr	r3, [r4, #0]
 80030cc:	019f      	lsls	r7, r3, #6
 80030ce:	d42f      	bmi.n	8003130 <HAL_RCC_OscConfig+0x480>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030d0:	68e2      	ldr	r2, [r4, #12]
 80030d2:	4b39      	ldr	r3, [pc, #228]	; (80031b8 <HAL_RCC_OscConfig+0x508>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80030d8:	4313      	orrs	r3, r2
 80030da:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80030dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80030e0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80030e2:	3a01      	subs	r2, #1
 80030e4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80030e8:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80030ea:	0912      	lsrs	r2, r2, #4
 80030ec:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80030f0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80030f2:	0852      	lsrs	r2, r2, #1
 80030f4:	3a01      	subs	r2, #1
 80030f6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80030fa:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80030fc:	0852      	lsrs	r2, r2, #1
 80030fe:	3a01      	subs	r2, #1
 8003100:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003104:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800310c:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800310e:	68e3      	ldr	r3, [r4, #12]
 8003110:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003114:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8003116:	f7ff fb1f 	bl	8002758 <HAL_GetTick>
 800311a:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	0198      	lsls	r0, r3, #6
 8003120:	f53f ae29 	bmi.w	8002d76 <HAL_RCC_OscConfig+0xc6>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003124:	f7ff fb18 	bl	8002758 <HAL_GetTick>
 8003128:	1b40      	subs	r0, r0, r5
 800312a:	2802      	cmp	r0, #2
 800312c:	d9f6      	bls.n	800311c <HAL_RCC_OscConfig+0x46c>
 800312e:	e65f      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003130:	f7ff fb12 	bl	8002758 <HAL_GetTick>
 8003134:	1b80      	subs	r0, r0, r6
 8003136:	2802      	cmp	r0, #2
 8003138:	d9c7      	bls.n	80030ca <HAL_RCC_OscConfig+0x41a>
 800313a:	e659      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800313c:	6823      	ldr	r3, [r4, #0]
 800313e:	0199      	lsls	r1, r3, #6
 8003140:	f53f ae19 	bmi.w	8002d76 <HAL_RCC_OscConfig+0xc6>
          __HAL_RCC_PLL_ENABLE();
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800314a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800314c:	68e3      	ldr	r3, [r4, #12]
 800314e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003152:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8003154:	f7ff fb00 	bl	8002758 <HAL_GetTick>
 8003158:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	019a      	lsls	r2, r3, #6
 800315e:	f53f ae0a 	bmi.w	8002d76 <HAL_RCC_OscConfig+0xc6>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003162:	f7ff faf9 	bl	8002758 <HAL_GetTick>
 8003166:	1b40      	subs	r0, r0, r5
 8003168:	2802      	cmp	r0, #2
 800316a:	d9f6      	bls.n	800315a <HAL_RCC_OscConfig+0x4aa>
 800316c:	e640      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800316e:	2e0c      	cmp	r6, #12
 8003170:	f43f ada2 	beq.w	8002cb8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800317a:	6023      	str	r3, [r4, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003182:	bf02      	ittt	eq
 8003184:	68e3      	ldreq	r3, [r4, #12]
 8003186:	f023 0303 	biceq.w	r3, r3, #3
 800318a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800318c:	68e3      	ldr	r3, [r4, #12]
 800318e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003196:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8003198:	f7ff fade 	bl	8002758 <HAL_GetTick>
 800319c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	019b      	lsls	r3, r3, #6
 80031a2:	f57f ade8 	bpl.w	8002d76 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a6:	f7ff fad7 	bl	8002758 <HAL_GetTick>
 80031aa:	1b40      	subs	r0, r0, r5
 80031ac:	2802      	cmp	r0, #2
 80031ae:	d9f6      	bls.n	800319e <HAL_RCC_OscConfig+0x4ee>
 80031b0:	e61e      	b.n	8002df0 <HAL_RCC_OscConfig+0x140>
 80031b2:	bf00      	nop
 80031b4:	40007000 	.word	0x40007000
 80031b8:	f99d808c 	.word	0xf99d808c

080031bc <HAL_RCC_ClockConfig>:
{
 80031bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031c0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80031c2:	4604      	mov	r4, r0
 80031c4:	b910      	cbnz	r0, 80031cc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80031c6:	2001      	movs	r0, #1
}
 80031c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031cc:	4a40      	ldr	r2, [pc, #256]	; (80032d0 <HAL_RCC_ClockConfig+0x114>)
 80031ce:	6813      	ldr	r3, [r2, #0]
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	428b      	cmp	r3, r1
 80031d6:	d32a      	bcc.n	800322e <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	07d9      	lsls	r1, r3, #31
 80031dc:	d432      	bmi.n	8003244 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	078a      	lsls	r2, r1, #30
 80031e2:	d45b      	bmi.n	800329c <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031e4:	4a3a      	ldr	r2, [pc, #232]	; (80032d0 <HAL_RCC_ClockConfig+0x114>)
 80031e6:	6813      	ldr	r3, [r2, #0]
 80031e8:	f003 0307 	and.w	r3, r3, #7
 80031ec:	42ab      	cmp	r3, r5
 80031ee:	d85d      	bhi.n	80032ac <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f0:	f011 0f04 	tst.w	r1, #4
 80031f4:	4d37      	ldr	r5, [pc, #220]	; (80032d4 <HAL_RCC_ClockConfig+0x118>)
 80031f6:	d164      	bne.n	80032c2 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f8:	070b      	lsls	r3, r1, #28
 80031fa:	d506      	bpl.n	800320a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031fc:	68ab      	ldr	r3, [r5, #8]
 80031fe:	6922      	ldr	r2, [r4, #16]
 8003200:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003204:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003208:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800320a:	f7ff fd03 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 800320e:	68ab      	ldr	r3, [r5, #8]
 8003210:	4a31      	ldr	r2, [pc, #196]	; (80032d8 <HAL_RCC_ClockConfig+0x11c>)
 8003212:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8003216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800321a:	5cd3      	ldrb	r3, [r2, r3]
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	40d8      	lsrs	r0, r3
 8003222:	4b2e      	ldr	r3, [pc, #184]	; (80032dc <HAL_RCC_ClockConfig+0x120>)
 8003224:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003226:	4b2e      	ldr	r3, [pc, #184]	; (80032e0 <HAL_RCC_ClockConfig+0x124>)
 8003228:	6818      	ldr	r0, [r3, #0]
 800322a:	f7ff b9e3 	b.w	80025f4 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	6813      	ldr	r3, [r2, #0]
 8003230:	f023 0307 	bic.w	r3, r3, #7
 8003234:	430b      	orrs	r3, r1
 8003236:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003238:	6813      	ldr	r3, [r2, #0]
 800323a:	f003 0307 	and.w	r3, r3, #7
 800323e:	428b      	cmp	r3, r1
 8003240:	d1c1      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xa>
 8003242:	e7c9      	b.n	80031d8 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003244:	6862      	ldr	r2, [r4, #4]
 8003246:	4e23      	ldr	r6, [pc, #140]	; (80032d4 <HAL_RCC_ClockConfig+0x118>)
 8003248:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324a:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800324c:	d11a      	bne.n	8003284 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800324e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003252:	d0b8      	beq.n	80031c6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003254:	68b3      	ldr	r3, [r6, #8]
 8003256:	f023 0303 	bic.w	r3, r3, #3
 800325a:	4313      	orrs	r3, r2
 800325c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800325e:	f7ff fa7b 	bl	8002758 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003262:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003266:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003268:	68b3      	ldr	r3, [r6, #8]
 800326a:	6862      	ldr	r2, [r4, #4]
 800326c:	f003 030c 	and.w	r3, r3, #12
 8003270:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003274:	d0b3      	beq.n	80031de <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003276:	f7ff fa6f 	bl	8002758 <HAL_GetTick>
 800327a:	1bc0      	subs	r0, r0, r7
 800327c:	4540      	cmp	r0, r8
 800327e:	d9f3      	bls.n	8003268 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 8003280:	2003      	movs	r0, #3
 8003282:	e7a1      	b.n	80031c8 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003284:	2a02      	cmp	r2, #2
 8003286:	d102      	bne.n	800328e <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003288:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800328c:	e7e1      	b.n	8003252 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800328e:	b912      	cbnz	r2, 8003296 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003290:	f013 0f02 	tst.w	r3, #2
 8003294:	e7dd      	b.n	8003252 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003296:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800329a:	e7da      	b.n	8003252 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800329c:	4a0d      	ldr	r2, [pc, #52]	; (80032d4 <HAL_RCC_ClockConfig+0x118>)
 800329e:	68a0      	ldr	r0, [r4, #8]
 80032a0:	6893      	ldr	r3, [r2, #8]
 80032a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032a6:	4303      	orrs	r3, r0
 80032a8:	6093      	str	r3, [r2, #8]
 80032aa:	e79b      	b.n	80031e4 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ac:	6813      	ldr	r3, [r2, #0]
 80032ae:	f023 0307 	bic.w	r3, r3, #7
 80032b2:	432b      	orrs	r3, r5
 80032b4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b6:	6813      	ldr	r3, [r2, #0]
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	42ab      	cmp	r3, r5
 80032be:	d182      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xa>
 80032c0:	e796      	b.n	80031f0 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032c2:	68ab      	ldr	r3, [r5, #8]
 80032c4:	68e2      	ldr	r2, [r4, #12]
 80032c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60ab      	str	r3, [r5, #8]
 80032ce:	e793      	b.n	80031f8 <HAL_RCC_ClockConfig+0x3c>
 80032d0:	40022000 	.word	0x40022000
 80032d4:	40021000 	.word	0x40021000
 80032d8:	0800361c 	.word	0x0800361c
 80032dc:	20000004 	.word	0x20000004
 80032e0:	2000000c 	.word	0x2000000c

080032e4 <HAL_RTC_MspInit>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */
}
 80032e4:	4770      	bx	lr

080032e6 <HAL_RTC_WaitForSynchro>:

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80032e6:	6802      	ldr	r2, [r0, #0]
{
 80032e8:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80032ea:	68d3      	ldr	r3, [r2, #12]
 80032ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032f0:	60d3      	str	r3, [r2, #12]
{
 80032f2:	4604      	mov	r4, r0
#endif

  tickstart = HAL_GetTick();
 80032f4:	f7ff fa30 	bl	8002758 <HAL_GetTick>
 80032f8:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80032fa:	6823      	ldr	r3, [r4, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	069b      	lsls	r3, r3, #26
 8003300:	d501      	bpl.n	8003306 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8003302:	2000      	movs	r0, #0
}
 8003304:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003306:	f7ff fa27 	bl	8002758 <HAL_GetTick>
 800330a:	1b40      	subs	r0, r0, r5
 800330c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003310:	d9f3      	bls.n	80032fa <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8003312:	2003      	movs	r0, #3
 8003314:	e7f6      	b.n	8003304 <HAL_RTC_WaitForSynchro+0x1e>

08003316 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003318:	6803      	ldr	r3, [r0, #0]
 800331a:	68dc      	ldr	r4, [r3, #12]
 800331c:	f014 0440 	ands.w	r4, r4, #64	; 0x40
{
 8003320:	4605      	mov	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003322:	d118      	bne.n	8003356 <RTC_EnterInitMode+0x40>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003324:	f04f 32ff 	mov.w	r2, #4294967295
 8003328:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800332a:	f7ff fa15 	bl	8002758 <HAL_GetTick>
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
      {
        status = HAL_TIMEOUT;
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800332e:	2703      	movs	r7, #3
    tickstart = HAL_GetTick();
 8003330:	4606      	mov	r6, r0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003332:	682b      	ldr	r3, [r5, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	065b      	lsls	r3, r3, #25
 8003338:	d401      	bmi.n	800333e <RTC_EnterInitMode+0x28>
 800333a:	2c03      	cmp	r4, #3
 800333c:	d101      	bne.n	8003342 <RTC_EnterInitMode+0x2c>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
}
 800333e:	4620      	mov	r0, r4
 8003340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003342:	f7ff fa09 	bl	8002758 <HAL_GetTick>
 8003346:	1b80      	subs	r0, r0, r6
 8003348:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800334c:	bf84      	itt	hi
 800334e:	f885 7021 	strbhi.w	r7, [r5, #33]	; 0x21
        status = HAL_TIMEOUT;
 8003352:	2403      	movhi	r4, #3
 8003354:	e7ed      	b.n	8003332 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8003356:	2400      	movs	r4, #0
 8003358:	e7f1      	b.n	800333e <RTC_EnterInitMode+0x28>
	...

0800335c <RTC_ExitInitMode>:
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800335c:	4b10      	ldr	r3, [pc, #64]	; (80033a0 <RTC_ExitInitMode+0x44>)
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	f022 0280 	bic.w	r2, r2, #128	; 0x80
{
 8003364:	b510      	push	{r4, lr}
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003366:	60da      	str	r2, [r3, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	0692      	lsls	r2, r2, #26
{
 800336c:	4604      	mov	r4, r0
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800336e:	d406      	bmi.n	800337e <RTC_ExitInitMode+0x22>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003370:	f7ff ffb9 	bl	80032e6 <HAL_RTC_WaitForSynchro>
 8003374:	b110      	cbz	r0, 800337c <RTC_ExitInitMode+0x20>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003376:	2003      	movs	r0, #3
 8003378:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
  }

  return status;
}
 800337c:	bd10      	pop	{r4, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	f022 0220 	bic.w	r2, r2, #32
 8003384:	609a      	str	r2, [r3, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003386:	f7ff ffae 	bl	80032e6 <HAL_RTC_WaitForSynchro>
 800338a:	b110      	cbz	r0, 8003392 <RTC_ExitInitMode+0x36>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800338c:	2003      	movs	r0, #3
 800338e:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003392:	4a03      	ldr	r2, [pc, #12]	; (80033a0 <RTC_ExitInitMode+0x44>)
 8003394:	6893      	ldr	r3, [r2, #8]
 8003396:	f043 0320 	orr.w	r3, r3, #32
 800339a:	6093      	str	r3, [r2, #8]
  return status;
 800339c:	e7ee      	b.n	800337c <RTC_ExitInitMode+0x20>
 800339e:	bf00      	nop
 80033a0:	40002800 	.word	0x40002800

080033a4 <HAL_RTC_Init>:
{
 80033a4:	b538      	push	{r3, r4, r5, lr}
  if (hrtc != NULL)
 80033a6:	4604      	mov	r4, r0
 80033a8:	2800      	cmp	r0, #0
 80033aa:	d03f      	beq.n	800342c <HAL_RTC_Init+0x88>
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80033ac:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80033b0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80033b4:	b91b      	cbnz	r3, 80033be <HAL_RTC_Init+0x1a>
      hrtc->Lock = HAL_UNLOCKED;
 80033b6:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 80033ba:	f7ff ff93 	bl	80032e4 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 80033be:	2302      	movs	r3, #2
 80033c0:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	22ca      	movs	r2, #202	; 0xca
 80033c8:	625a      	str	r2, [r3, #36]	; 0x24
 80033ca:	2253      	movs	r2, #83	; 0x53
 80033cc:	625a      	str	r2, [r3, #36]	; 0x24
    status = RTC_EnterInitMode(hrtc);
 80033ce:	4620      	mov	r0, r4
 80033d0:	f7ff ffa1 	bl	8003316 <RTC_EnterInitMode>
    if (status == HAL_OK)
 80033d4:	bb48      	cbnz	r0, 800342a <HAL_RTC_Init+0x86>
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80033d6:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80033d8:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 80033e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033e4:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80033e6:	6862      	ldr	r2, [r4, #4]
 80033e8:	6899      	ldr	r1, [r3, #8]
 80033ea:	4302      	orrs	r2, r0
 80033ec:	69a0      	ldr	r0, [r4, #24]
 80033ee:	4302      	orrs	r2, r0
 80033f0:	430a      	orrs	r2, r1
 80033f2:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80033f4:	68e2      	ldr	r2, [r4, #12]
 80033f6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80033f8:	691a      	ldr	r2, [r3, #16]
 80033fa:	68a1      	ldr	r1, [r4, #8]
 80033fc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003400:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8003402:	4620      	mov	r0, r4
 8003404:	f7ff ffaa 	bl	800335c <RTC_ExitInitMode>
      if (status == HAL_OK)
 8003408:	b978      	cbnz	r0, 800342a <HAL_RTC_Init+0x86>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800340a:	6823      	ldr	r3, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800340c:	6965      	ldr	r5, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800340e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003410:	f022 0203 	bic.w	r2, r2, #3
 8003414:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003416:	69e2      	ldr	r2, [r4, #28]
 8003418:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800341a:	432a      	orrs	r2, r5
 800341c:	430a      	orrs	r2, r1
 800341e:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003420:	22ff      	movs	r2, #255	; 0xff
 8003422:	625a      	str	r2, [r3, #36]	; 0x24
          hrtc->State = HAL_RTC_STATE_READY;
 8003424:	2301      	movs	r3, #1
 8003426:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 800342a:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_ERROR;
 800342c:	2001      	movs	r0, #1
 800342e:	e7fc      	b.n	800342a <HAL_RTC_Init+0x86>

08003430 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003430:	f890 3020 	ldrb.w	r3, [r0, #32]
 8003434:	2b01      	cmp	r3, #1
 8003436:	f04f 0302 	mov.w	r3, #2
 800343a:	d012      	beq.n	8003462 <HAL_RTCEx_EnableBypassShadow+0x32>

  hrtc->State = HAL_RTC_STATE_BUSY;
 800343c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003440:	6803      	ldr	r3, [r0, #0]
 8003442:	22ca      	movs	r2, #202	; 0xca
 8003444:	625a      	str	r2, [r3, #36]	; 0x24
 8003446:	2253      	movs	r2, #83	; 0x53
 8003448:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	f042 0220 	orr.w	r2, r2, #32
 8003450:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003452:	22ff      	movs	r2, #255	; 0xff
 8003454:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003456:	2301      	movs	r3, #1
 8003458:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800345c:	2300      	movs	r3, #0
 800345e:	f880 3020 	strb.w	r3, [r0, #32]
  __HAL_LOCK(hrtc);
 8003462:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003464:	4770      	bx	lr

08003466 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003466:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003468:	4604      	mov	r4, r0
 800346a:	2800      	cmp	r0, #0
 800346c:	d05f      	beq.n	800352e <HAL_SPI_Init+0xc8>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800346e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003470:	2b00      	cmp	r3, #0
 8003472:	d158      	bne.n	8003526 <HAL_SPI_Init+0xc0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003474:	6842      	ldr	r2, [r0, #4]
 8003476:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800347a:	d000      	beq.n	800347e <HAL_SPI_Init+0x18>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800347c:	61c3      	str	r3, [r0, #28]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800347e:	2300      	movs	r3, #0
 8003480:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003482:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8003486:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800348a:	b923      	cbnz	r3, 8003496 <HAL_SPI_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800348c:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003490:	4620      	mov	r0, r4
 8003492:	f7fd fc5b 	bl	8000d4c <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003496:	6825      	ldr	r5, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003498:	68e1      	ldr	r1, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800349a:	2302      	movs	r3, #2
 800349c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80034a0:	682b      	ldr	r3, [r5, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034a2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80034a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034aa:	602b      	str	r3, [r5, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	d83f      	bhi.n	8003532 <HAL_SPI_Init+0xcc>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034b2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034b6:	d000      	beq.n	80034ba <HAL_SPI_Init+0x54>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034b8:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034ba:	6863      	ldr	r3, [r4, #4]
 80034bc:	68a6      	ldr	r6, [r4, #8]
 80034be:	69a2      	ldr	r2, [r4, #24]
 80034c0:	f406 4604 	and.w	r6, r6, #33792	; 0x8400
 80034c4:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80034c8:	4333      	orrs	r3, r6
 80034ca:	6926      	ldr	r6, [r4, #16]
 80034cc:	f006 0602 	and.w	r6, r6, #2
 80034d0:	4333      	orrs	r3, r6
 80034d2:	6966      	ldr	r6, [r4, #20]
 80034d4:	f006 0601 	and.w	r6, r6, #1
 80034d8:	4333      	orrs	r3, r6
 80034da:	f402 7600 	and.w	r6, r2, #512	; 0x200
 80034de:	4333      	orrs	r3, r6
 80034e0:	69e6      	ldr	r6, [r4, #28]
 80034e2:	f006 0638 	and.w	r6, r6, #56	; 0x38
 80034e6:	4333      	orrs	r3, r6
 80034e8:	6a26      	ldr	r6, [r4, #32]
 80034ea:	f006 0680 	and.w	r6, r6, #128	; 0x80
 80034ee:	4333      	orrs	r3, r6
 80034f0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80034f2:	f406 5600 	and.w	r6, r6, #8192	; 0x2000
 80034f6:	4333      	orrs	r3, r6
 80034f8:	602b      	str	r3, [r5, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80034fa:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80034fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034fe:	f006 0608 	and.w	r6, r6, #8
 8003502:	f003 0310 	and.w	r3, r3, #16
 8003506:	4333      	orrs	r3, r6
 8003508:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 800350c:	0c12      	lsrs	r2, r2, #16
 800350e:	4319      	orrs	r1, r3
 8003510:	f002 0204 	and.w	r2, r2, #4
 8003514:	430a      	orrs	r2, r1
 8003516:	4310      	orrs	r0, r2
 8003518:	6068      	str	r0, [r5, #4]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 800351a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800351c:	2000      	movs	r0, #0
 800351e:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003520:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8003524:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003526:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003528:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800352c:	e7a7      	b.n	800347e <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 800352e:	2001      	movs	r0, #1
 8003530:	e7f8      	b.n	8003524 <HAL_SPI_Init+0xbe>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003532:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003534:	f5b1 6f70 	cmp.w	r1, #3840	; 0xf00
 8003538:	e7bd      	b.n	80034b6 <HAL_SPI_Init+0x50>
	...

0800353c <__libc_init_array>:
 800353c:	b570      	push	{r4, r5, r6, lr}
 800353e:	4d0d      	ldr	r5, [pc, #52]	; (8003574 <__libc_init_array+0x38>)
 8003540:	4c0d      	ldr	r4, [pc, #52]	; (8003578 <__libc_init_array+0x3c>)
 8003542:	1b64      	subs	r4, r4, r5
 8003544:	10a4      	asrs	r4, r4, #2
 8003546:	2600      	movs	r6, #0
 8003548:	42a6      	cmp	r6, r4
 800354a:	d109      	bne.n	8003560 <__libc_init_array+0x24>
 800354c:	4d0b      	ldr	r5, [pc, #44]	; (800357c <__libc_init_array+0x40>)
 800354e:	4c0c      	ldr	r4, [pc, #48]	; (8003580 <__libc_init_array+0x44>)
 8003550:	f000 f82e 	bl	80035b0 <_init>
 8003554:	1b64      	subs	r4, r4, r5
 8003556:	10a4      	asrs	r4, r4, #2
 8003558:	2600      	movs	r6, #0
 800355a:	42a6      	cmp	r6, r4
 800355c:	d105      	bne.n	800356a <__libc_init_array+0x2e>
 800355e:	bd70      	pop	{r4, r5, r6, pc}
 8003560:	f855 3b04 	ldr.w	r3, [r5], #4
 8003564:	4798      	blx	r3
 8003566:	3601      	adds	r6, #1
 8003568:	e7ee      	b.n	8003548 <__libc_init_array+0xc>
 800356a:	f855 3b04 	ldr.w	r3, [r5], #4
 800356e:	4798      	blx	r3
 8003570:	3601      	adds	r6, #1
 8003572:	e7f2      	b.n	800355a <__libc_init_array+0x1e>
 8003574:	08003640 	.word	0x08003640
 8003578:	08003640 	.word	0x08003640
 800357c:	08003640 	.word	0x08003640
 8003580:	08003644 	.word	0x08003644

08003584 <memcpy>:
 8003584:	440a      	add	r2, r1
 8003586:	4291      	cmp	r1, r2
 8003588:	f100 33ff 	add.w	r3, r0, #4294967295
 800358c:	d100      	bne.n	8003590 <memcpy+0xc>
 800358e:	4770      	bx	lr
 8003590:	b510      	push	{r4, lr}
 8003592:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003596:	f803 4f01 	strb.w	r4, [r3, #1]!
 800359a:	4291      	cmp	r1, r2
 800359c:	d1f9      	bne.n	8003592 <memcpy+0xe>
 800359e:	bd10      	pop	{r4, pc}

080035a0 <memset>:
 80035a0:	4402      	add	r2, r0
 80035a2:	4603      	mov	r3, r0
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d100      	bne.n	80035aa <memset+0xa>
 80035a8:	4770      	bx	lr
 80035aa:	f803 1b01 	strb.w	r1, [r3], #1
 80035ae:	e7f9      	b.n	80035a4 <memset+0x4>

080035b0 <_init>:
 80035b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035b2:	bf00      	nop
 80035b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035b6:	bc08      	pop	{r3}
 80035b8:	469e      	mov	lr, r3
 80035ba:	4770      	bx	lr

080035bc <_fini>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	bf00      	nop
 80035c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c2:	bc08      	pop	{r3}
 80035c4:	469e      	mov	lr, r3
 80035c6:	4770      	bx	lr
