#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 18 20:31:40 2021
# Process ID: 19092
# Current directory: E:/190110717/CPU_SingleCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22272 E:\190110717\CPU_SingleCycle\CPU_SingleCycle.xpr
# Log file: E:/190110717/CPU_SingleCycle/vivado.log
# Journal file: E:/190110717/CPU_SingleCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/190110717/CPU_SingleCycle/CPU_SingleCycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'dataRam' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'dataRam' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'cpuclk' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'cpuclk' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'prgrom' is locked:
* Current project part 'xc7a100tfgg484-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'prgrom' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v w ]
add_files -fileset sim_1 E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v
update_compile_order -fileset sim_1
set_property top stupid_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stupid_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stupid_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stupid_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stupid_test_behav xil_defaultlib.stupid_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stupid_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot stupid_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/xsim.dir/stupid_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 18 20:34:24 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stupid_test_behav -key {Behavioral:sim_1:Functional:stupid_test} -tclbatch {stupid_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stupid_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stupid_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 844.910 ; gain = 10.895
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stupid_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stupid_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stupid_test
INFO: [VRFC 10-2458] undeclared symbol signal, assumed default net type wire [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stupid_test_behav xil_defaultlib.stupid_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stupid_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot stupid_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 856.102 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stupid_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stupid_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stupid_test_behav xil_defaultlib.stupid_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stupid_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stupid_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stupid_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stupid_test_behav xil_defaultlib.stupid_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stupid_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot stupid_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stupid_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stupid_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stupid_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stupid_test_behav xil_defaultlib.stupid_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stupid_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot stupid_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top cpu_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCsel_selected
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Top_PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Regs
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CTRL_Unit
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.ID_EXE_Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCsel_selected
Compiling module xil_defaultlib.EXE_MEM_Regs
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.dataRam
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB_Regs
Compiling module xil_defaultlib.Ctrl_Hazard_Detector
Compiling module xil_defaultlib.Data_Hazard_Detector
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
CRITICAL WARNING: [IP_Flow 19-4309] IP 'prgrom' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
set_property top stupid_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stupid_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stupid_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stupid_test
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/stupid_test.v:33]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stupid_test_behav xil_defaultlib.stupid_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stupid_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot stupid_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stupid_test_behav -key {Behavioral:sim_1:Functional:stupid_test} -tclbatch {stupid_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source stupid_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stupid_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top cpu_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_sim/mycpu/CHD}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_sim/mycpu/DHD}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
CRITICAL WARNING: [IP_Flow 19-4309] IP 'prgrom' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/CHD}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/DHD}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
CRITICAL WARNING: [IP_Flow 19-4309] IP 'prgrom' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/mem_wb_regs/mem_alu_value}} {{/cpu_sim/mycpu/mem_wb_regs/mem_dram_value}} {{/cpu_sim/mycpu/mem_wb_regs/mem_PC}} {{/cpu_sim/mycpu/mem_wb_regs/mem_rd}} {{/cpu_sim/mycpu/mem_wb_regs/mem_Memsel}} {{/cpu_sim/mycpu/mem_wb_regs/mem_RegWE}} {{/cpu_sim/mycpu/mem_wb_regs/mem_WDataSel}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCsel_selected
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Top_PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Regs
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CTRL_Unit
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.ID_EXE_Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCsel_selected
Compiling module xil_defaultlib.EXE_MEM_Regs
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.dataRam
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB_Regs
Compiling module xil_defaultlib.Ctrl_Hazard_Detector
Compiling module xil_defaultlib.Data_Hazard_Detector
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.090 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCsel_selected
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Top_PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Regs
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CTRL_Unit
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.ID_EXE_Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCsel_selected
Compiling module xil_defaultlib.EXE_MEM_Regs
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.dataRam
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB_Regs
Compiling module xil_defaultlib.Ctrl_Hazard_Detector
Compiling module xil_defaultlib.Data_Hazard_Detector
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.090 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCsel_selected
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Top_PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Regs
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CTRL_Unit
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.ID_EXE_Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCsel_selected
Compiling module xil_defaultlib.EXE_MEM_Regs
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.dataRam
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB_Regs
Compiling module xil_defaultlib.Ctrl_Hazard_Detector
Compiling module xil_defaultlib.Data_Hazard_Detector
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.090 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/DHD/if_id_stop}} {{/cpu_sim/mycpu/DHD/id_exe_stop}} {{/cpu_sim/mycpu/DHD/exe_mem_stop}} {{/cpu_sim/mycpu/DHD/mem_wb_stop}} {{/cpu_sim/mycpu/DHD/PC_stop}} {{/cpu_sim/mycpu/DHD/if_id_flush}} {{/cpu_sim/mycpu/DHD/id_exe_flush}} {{/cpu_sim/mycpu/DHD/exe_mem_flush}} {{/cpu_sim/mycpu/DHD/mem_wb_flush}} {{/cpu_sim/mycpu/DHD/rs1_en}} {{/cpu_sim/mycpu/DHD/rs2_en}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/module_alu/PC_out}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCsel_selected
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Top_PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Regs
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CTRL_Unit
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.ID_EXE_Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCsel_selected
Compiling module xil_defaultlib.EXE_MEM_Regs
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.dataRam
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB_Regs
Compiling module xil_defaultlib.Ctrl_Hazard_Detector
Compiling module xil_defaultlib.Data_Hazard_Detector
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/CHD/select_pc}} {{/cpu_sim/mycpu/CHD/if_id_flush}} {{/cpu_sim/mycpu/CHD/id_exe_flush}} {{/cpu_sim/mycpu/CHD/exe_mem_flush}} {{/cpu_sim/mycpu/CHD/mem_wb_flush}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/dataRam/sim/dataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CTRL_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Ctrl_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Data_Hazard_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Hazard_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/EXE_MEM_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ID_EXE_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IF_ID_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/ImmGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/MEM_WB_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/PCsel_selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCsel_selected
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/Top_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Top_PC
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Regs
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CTRL_Unit
Compiling module xil_defaultlib.ImmGenerator
Compiling module xil_defaultlib.ID_EXE_Regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCsel_selected
Compiling module xil_defaultlib.EXE_MEM_Regs
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.dataRam
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.MEM_WB_Regs
Compiling module xil_defaultlib.Ctrl_Hazard_Detector
Compiling module xil_defaultlib.Data_Hazard_Detector
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 938.504 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_sim/mycpu/DHD/if_id_stop}} {{/cpu_sim/mycpu/DHD/id_exe_stop}} {{/cpu_sim/mycpu/DHD/exe_mem_stop}} {{/cpu_sim/mycpu/DHD/mem_wb_stop}} {{/cpu_sim/mycpu/DHD/PC_stop}} {{/cpu_sim/mycpu/DHD/if_id_flush}} {{/cpu_sim/mycpu/DHD/id_exe_flush}} {{/cpu_sim/mycpu/DHD/exe_mem_flush}} {{/cpu_sim/mycpu/DHD/mem_wb_flush}} {{/cpu_sim/mycpu/DHD/rs1_en}} {{/cpu_sim/mycpu/DHD/rs2_en}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/190110717/CPU_SingleCycle/CPU_SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa4775e7da3f48cfa5eda8aa863867d0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [E:/190110717/CPU_SingleCycle/CPU_SingleCycle.srcs/sources_1/new/CPU.v:139]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 18 22:38:07 2021...
