Reading OpenROAD database at '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-15-20/39-openroad-repairantennas/1-diodeinsertion/comp32.odb'…
Reading library file at '/home/erwann/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/6kwxhhp4vfqxi9qpnqnwc7xg02y8ymv6-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   comp32
Die area:                 ( 0 0 ) ( 54765 65485 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     239
Number of terminals:      68
Number of snets:          2
Number of nets:           245

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 81.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3895.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 520.
[INFO DRT-0033] via shape region query size = 85.
[INFO DRT-0033] met2 shape region query size = 81.
[INFO DRT-0033] via2 shape region query size = 68.
[INFO DRT-0033] met3 shape region query size = 87.
[INFO DRT-0033] via3 shape region query size = 68.
[INFO DRT-0033] met4 shape region query size = 21.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 289 pins.
[INFO DRT-0081]   Complete 75 unique inst patterns.
[INFO DRT-0084]   Complete 84 groups.
#scanned instances     = 239
#unique  instances     = 81
#stdCellGenAp          = 2070
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1723
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 545
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 119.28 (MB), peak = 119.28 (MB)

Number of guides:     1178

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 408.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 304.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 174.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 44.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 585 vertical wires in 1 frboxes and 348 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 40 vertical wires in 1 frboxes and 69 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.03 (MB), peak = 122.03 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.03 (MB), peak = 122.03 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 132.00 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 134.38 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2   met3
Metal Spacing        2      1      6
Short               15      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 495.93 (MB), peak = 495.93 (MB)
Total wire length = 2459 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1017 um.
Total wire length on LAYER met2 = 1125 um.
Total wire length on LAYER met3 = 285 um.
Total wire length on LAYER met4 = 31 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1035.
Up-via summary (total 1035):.

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     438
           met2      46
           met3       6
           met4       0
-----------------------
                   1035


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 507.14 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 515.62 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 515.62 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:00, memory = 515.62 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met3
Metal Spacing        7      3
Short               17      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 516.71 (MB), peak = 516.71 (MB)
Total wire length = 2428 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1009 um.
Total wire length on LAYER met2 = 1120 um.
Total wire length on LAYER met3 = 284 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1026.
Up-via summary (total 1026):.

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     433
           met2      46
           met3       2
           met4       0
-----------------------
                   1026


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 516.71 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 516.71 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 516.71 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:01, memory = 542.35 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1   met3
Metal Spacing        8      6
Short               16      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 542.61 (MB), peak = 542.61 (MB)
Total wire length = 2407 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1003 um.
Total wire length on LAYER met2 = 1124 um.
Total wire length on LAYER met3 = 266 um.
Total wire length on LAYER met4 = 13 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1027.
Up-via summary (total 1027):.

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     434
           met2      46
           met3       2
           met4       0
-----------------------
                   1027


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 542.61 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:01, memory = 542.61 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 542.61 (MB), peak = 542.61 (MB)
Total wire length = 2417 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 974 um.
Total wire length on LAYER met2 = 1135 um.
Total wire length on LAYER met3 = 292 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1041.
Up-via summary (total 1041):.

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     444
           met2      48
           met3       4
           met4       0
-----------------------
                   1041


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 559.62 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 559.62 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 559.62 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 559.62 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 559.62 (MB), peak = 559.62 (MB)
Total wire length = 2417 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 974 um.
Total wire length on LAYER met2 = 1135 um.
Total wire length on LAYER met3 = 292 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1041.
Up-via summary (total 1041):.

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     444
           met2      48
           met3       4
           met4       0
-----------------------
                   1041


[INFO DRT-0198] Complete detail routing.
Total wire length = 2417 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 974 um.
Total wire length on LAYER met2 = 1135 um.
Total wire length on LAYER met3 = 292 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1041.
Up-via summary (total 1041):.

-----------------------
 FR_MASTERSLICE       0
            li1     545
           met1     444
           met2      48
           met3       4
           met4       0
-----------------------
                   1041


[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:05, memory = 559.62 (MB), peak = 559.62 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-15-20/41-openroad-detailedrouting/comp32.odb'…
Writing netlist to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-15-20/41-openroad-detailedrouting/comp32.nl.v'…
Writing powered netlist to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-15-20/41-openroad-detailedrouting/comp32.pnl.v'…
Writing layout to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-15-20/41-openroad-detailedrouting/comp32.def'…
Writing timing constraints to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-04-29_20-15-20/41-openroad-detailedrouting/comp32.sdc'…
