// Seed: 1094239944
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  supply0 id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
  id_4 :
  assert property (@(posedge 1 or posedge id_3) 1)
  else;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1 * id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  assign id_8 = id_1;
endmodule
