and r1, r1, r2, lsl 4
ror r2, r1, 2
