Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 21 17:33:53 2023
| Host         : DESKTOP-M1LA9CM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file srrc_fir_wrapper_timing_summary_routed.rpt -pb srrc_fir_wrapper_timing_summary_routed.pb -rpx srrc_fir_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : srrc_fir_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.081        0.000                      0                  788        0.092        0.000                      0                  788       11.520        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.081        0.000                      0                  788        0.092        0.000                      0                  788       11.520        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    26.397 r  filter/result__8/PCOUT[0]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_153
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    26.397 r  filter/result__8/PCOUT[10]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_143
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    26.397 r  filter/result__8/PCOUT[11]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_142
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    26.397 r  filter/result__8/PCOUT[12]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_141
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    26.397 r  filter/result__8/PCOUT[13]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_140
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    26.397 r  filter/result__8/PCOUT[14]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_139
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    26.397 r  filter/result__8/PCOUT[15]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_138
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    26.397 r  filter/result__8/PCOUT[16]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_137
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    26.397 r  filter/result__8/PCOUT[17]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_136
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 filter/mul_out[11]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__9/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        21.412ns  (logic 21.336ns (99.646%)  route 0.076ns (0.354%))
  Logic Levels:           10  (DSP48E1=10)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 29.461 - 25.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.765     4.987    filter/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  filter/mul_out[11]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.193 r  filter/mul_out[11]/PCOUT[47]
                         net (fo=1, routed)           0.002     9.195    filter/mul_out_n_106_[11]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.908 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002    10.910    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.623 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.625    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.338 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.340    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.053 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    16.055    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.768 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.770    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.483 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.485    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.198 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    21.200    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.913 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.915    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.628 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    24.684    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    26.397 r  filter/result__8/PCOUT[18]
                         net (fo=1, routed)           0.002    26.399    filter/result__8_n_135
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    U14                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    25.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    27.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578    29.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
                         clock pessimism              0.455    29.915    
                         clock uncertainty           -0.035    29.880    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    28.480    filter/result__9
  -------------------------------------------------------------------
                         required time                         28.480    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.880%)  route 0.146ns (47.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.563     1.490    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[0]/Q
                         net (fo=2, routed)           0.146     1.800    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/Q[0]
    SLICE_X30Y5          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     2.007    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X30Y5          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/CLK
                         clock pessimism             -0.482     1.525    
    SLICE_X30Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.708    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[8]_srl7___filter_DFF_MAP_r_5/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.240%)  route 0.132ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.563     1.490    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     1.618 r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[8]/Q
                         net (fo=2, routed)           0.132     1.750    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/Q[8]
    SLICE_X34Y4          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[8]_srl7___filter_DFF_MAP_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     2.008    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X34Y4          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[8]_srl7___filter_DFF_MAP_r_5/CLK
                         clock pessimism             -0.482     1.526    
    SLICE_X34Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.656    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[8]_srl7___filter_DFF_MAP_r_5
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[1].GENERIC_DFF.DFF_i/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/DFF_MAP[2].GENERIC_DFF.DFF_i/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.556     1.483    filter/DFF_MAP[1].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  filter/DFF_MAP[1].GENERIC_DFF.DFF_i/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  filter/DFF_MAP[1].GENERIC_DFF.DFF_i/q_reg[1]/Q
                         net (fo=2, routed)           0.068     1.692    filter/DFF_MAP[2].GENERIC_DFF.DFF_i/D[1]
    SLICE_X32Y18         FDRE                                         r  filter/DFF_MAP[2].GENERIC_DFF.DFF_i/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.822     1.998    filter/DFF_MAP[2].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  filter/DFF_MAP[2].GENERIC_DFF.DFF_i/q_reg[1]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.075     1.571    filter/DFF_MAP[2].GENERIC_DFF.DFF_i/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.491    filter/DFF_MAP[19].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[1]/Q
                         net (fo=1, routed)           0.187     1.819    filter/DFF_MAP[19].GENERIC_DFF.DFF_i_n_14
    DSP48_X1Y1           DSP48E1                                      r  filter/result/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.921     2.096    filter/clk_IBUF_BUFG
    DSP48_X1Y1           DSP48E1                                      r  filter/result/CLK
                         clock pessimism             -0.501     1.595    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     1.661    filter/result
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.491    filter/DFF_MAP[19].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[2]/Q
                         net (fo=1, routed)           0.187     1.819    filter/DFF_MAP[19].GENERIC_DFF.DFF_i_n_13
    DSP48_X1Y1           DSP48E1                                      r  filter/result/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.921     2.096    filter/clk_IBUF_BUFG
    DSP48_X1Y1           DSP48E1                                      r  filter/result/CLK
                         clock pessimism             -0.501     1.595    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     1.661    filter/result
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[9]_srl7___filter_DFF_MAP_r_5/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.504%)  route 0.196ns (60.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.563     1.490    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     1.618 r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[9]/Q
                         net (fo=2, routed)           0.196     1.814    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/Q[9]
    SLICE_X34Y5          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[9]_srl7___filter_DFF_MAP_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     2.008    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X34Y5          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[9]_srl7___filter_DFF_MAP_r_5/CLK
                         clock pessimism             -0.482     1.526    
    SLICE_X34Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.656    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[9]_srl7___filter_DFF_MAP_r_5
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.896%)  route 0.188ns (57.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.491    filter/DFF_MAP[19].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  filter/DFF_MAP[19].GENERIC_DFF.DFF_i/q_reg[0]/Q
                         net (fo=1, routed)           0.188     1.819    filter/DFF_MAP[19].GENERIC_DFF.DFF_i_n_15
    DSP48_X1Y1           DSP48E1                                      r  filter/result/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.921     2.096    filter/clk_IBUF_BUFG
    DSP48_X1Y1           DSP48E1                                      r  filter/result/CLK
                         clock pessimism             -0.501     1.595    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.661    filter/result
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[15]_srl7___filter_DFF_MAP_r_5/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.740%)  route 0.183ns (55.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.489    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.148     1.637 r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[15]/Q
                         net (fo=16, routed)          0.183     1.820    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/Q[15]
    SLICE_X34Y7          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[15]_srl7___filter_DFF_MAP_r_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     2.007    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X34Y7          SRL16E                                       r  filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[15]_srl7___filter_DFF_MAP_r_5/CLK
                         clock pessimism             -0.482     1.525    
    SLICE_X34Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.654    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[15]_srl7___filter_DFF_MAP_r_5
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/result__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.218%)  route 0.201ns (58.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.563     1.490    filter/DFF_MAP[9].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  filter/DFF_MAP[9].GENERIC_DFF.DFF_i/q_reg[10]/Q
                         net (fo=2, routed)           0.201     1.832    filter/DFF_MAP[9].GENERIC_DFF.DFF_i_n_5
    DSP48_X1Y2           DSP48E1                                      r  filter/result__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.921     2.096    filter/clk_IBUF_BUFG
    DSP48_X1Y2           DSP48E1                                      r  filter/result__0/CLK
                         clock pessimism             -0.501     1.595    
    DSP48_X1Y2           DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.066     1.661    filter/result__0
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 filter/DFF_MAP[7].GENERIC_DFF.DFF_i/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            filter/DFF_MAP[8].GENERIC_DFF.DFF_i/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.100%)  route 0.125ns (46.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.489    filter/DFF_MAP[7].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  filter/DFF_MAP[7].GENERIC_DFF.DFF_i/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  filter/DFF_MAP[7].GENERIC_DFF.DFF_i/q_reg[0]/Q
                         net (fo=2, routed)           0.125     1.754    filter/DFF_MAP[8].GENERIC_DFF.DFF_i/D[0]
    SLICE_X32Y5          FDRE                                         r  filter/DFF_MAP[8].GENERIC_DFF.DFF_i/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.831     2.007    filter/DFF_MAP[8].GENERIC_DFF.DFF_i/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  filter/DFF_MAP[8].GENERIC_DFF.DFF_i/q_reg[0]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.076     1.582    filter/DFF_MAP[8].GENERIC_DFF.DFF_i/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            5.244         25.000      19.756     DSP48_X1Y11    filter/result__9/CLK
Min Period        n/a     BUFG/I       n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         25.000      22.846     DSP48_X1Y0     filter/mul_out[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         25.000      22.846     DSP48_X1Y1     filter/result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         25.000      22.846     DSP48_X1Y2     filter/result__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         25.000      22.846     DSP48_X1Y10    filter/result__8/CLK
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X35Y6    filter/DFF_MAP_r/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X35Y6    filter/DFF_MAP_r_0/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X35Y6    filter/DFF_MAP_r_1/C
Min Period        n/a     FDRE/C       n/a            1.000         25.000      24.000     SLICE_X35Y6    filter/DFF_MAP_r_2/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X30Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X30Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[10]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[10]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[11]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[11]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[12]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[12]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[13]_srl7___filter_DFF_MAP_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[13]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X30Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X30Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[0]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[10]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[10]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[11]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y5    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[11]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[12]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[12]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[13]_srl7___filter_DFF_MAP_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         12.500      11.520     SLICE_X34Y7    filter/DFF_MAP[16].GENERIC_DFF.DFF_i/q_reg[13]_srl7___filter_DFF_MAP_r_5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 3.074ns (53.201%)  route 2.704ns (46.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     5.406 r  filter/result__9/P[16]
                         net (fo=1, routed)           2.704     8.110    y_OBUF[0]
    W20                  OBUF (Prop_obuf_I_O)         2.640    10.750 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.750    y[0]
    W20                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.072ns (54.592%)  route 2.555ns (45.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.406 r  filter/result__9/P[17]
                         net (fo=1, routed)           2.555     7.961    y_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         2.638    10.599 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.599    y[1]
    V20                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.602ns  (logic 3.064ns (54.698%)  route 2.538ns (45.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.434     5.406 r  filter/result__9/P[19]
                         net (fo=1, routed)           2.538     7.944    y_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         2.630    10.575 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.575    y[3]
    T20                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.600ns  (logic 3.060ns (54.656%)  route 2.539ns (45.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     5.406 r  filter/result__9/P[18]
                         net (fo=1, routed)           2.539     7.946    y_OBUF[2]
    U20                  OBUF (Prop_obuf_I_O)         2.626    10.572 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.572    y[2]
    U20                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.566ns  (logic 3.151ns (56.614%)  route 2.415ns (43.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434     5.406 r  filter/result__9/P[28]
                         net (fo=1, routed)           2.415     7.821    y_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         2.717    10.538 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.538    y[12]
    V15                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 3.167ns (57.454%)  route 2.345ns (42.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.434     5.406 r  filter/result__9/P[31]
                         net (fo=1, routed)           2.345     7.752    y_OBUF[15]
    Y14                  OBUF (Prop_obuf_I_O)         2.733    10.485 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.485    y[15]
    Y14                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.481ns  (logic 3.144ns (57.372%)  route 2.336ns (42.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434     5.406 r  filter/result__9/P[27]
                         net (fo=1, routed)           2.336     7.743    y_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         2.710    10.453 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.453    y[11]
    W15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.449ns  (logic 3.110ns (57.070%)  route 2.339ns (42.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.434     5.406 r  filter/result__9/P[30]
                         net (fo=1, routed)           2.339     7.746    y_OBUF[14]
    T16                  OBUF (Prop_obuf_I_O)         2.676    10.422 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.422    y[14]
    T16                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.448ns  (logic 3.076ns (56.459%)  route 2.372ns (43.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     5.406 r  filter/result__9/P[20]
                         net (fo=1, routed)           2.372     7.779    y_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         2.642    10.421 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.421    y[4]
    P20                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.446ns  (logic 3.110ns (57.107%)  route 2.336ns (42.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.750     4.972    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.434     5.406 r  filter/result__9/P[24]
                         net (fo=1, routed)           2.336     7.742    y_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         2.676    10.418 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.418    y[8]
    U19                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.283ns (67.488%)  route 0.618ns (32.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     1.695 r  filter/result__9/P[23]
                         net (fo=1, routed)           0.618     2.313    y_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         1.157     3.470 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.470    y[7]
    N18                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.320ns (69.121%)  route 0.590ns (30.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126     1.695 r  filter/result__9/P[25]
                         net (fo=1, routed)           0.590     2.285    y_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         1.194     3.479 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.479    y[9]
    U18                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.285ns (67.020%)  route 0.632ns (32.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     1.695 r  filter/result__9/P[22]
                         net (fo=1, routed)           0.632     2.327    y_OBUF[6]
    P19                  OBUF (Prop_obuf_I_O)         1.159     3.486 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.486    y[6]
    P19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.318ns (68.654%)  route 0.602ns (31.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[24])
                                                      0.126     1.695 r  filter/result__9/P[24]
                         net (fo=1, routed)           0.602     2.297    y_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         1.192     3.490 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.490    y[8]
    U19                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.285ns (66.287%)  route 0.653ns (33.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.126     1.695 r  filter/result__9/P[21]
                         net (fo=1, routed)           0.653     2.349    y_OBUF[5]
    N20                  OBUF (Prop_obuf_I_O)         1.159     3.507 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.507    y[5]
    N20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.347ns (69.467%)  route 0.592ns (30.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     1.695 r  filter/result__9/P[26]
                         net (fo=1, routed)           0.592     2.287    y_OBUF[10]
    U15                  OBUF (Prop_obuf_I_O)         1.221     3.508 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.508    y[10]
    U15                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.315ns (67.579%)  route 0.631ns (32.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.126     1.695 r  filter/result__9/P[29]
                         net (fo=1, routed)           0.631     2.326    y_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         1.189     3.515 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.515    y[13]
    U17                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.285ns (65.718%)  route 0.670ns (34.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126     1.695 r  filter/result__9/P[20]
                         net (fo=1, routed)           0.670     2.365    y_OBUF[4]
    P20                  OBUF (Prop_obuf_I_O)         1.159     3.524 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.524    y[4]
    P20                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.318ns (67.340%)  route 0.639ns (32.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     1.695 r  filter/result__9/P[30]
                         net (fo=1, routed)           0.639     2.335    y_OBUF[14]
    T16                  OBUF (Prop_obuf_I_O)         1.192     3.527 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.527    y[14]
    T16                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter/result__9/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.352ns (68.037%)  route 0.635ns (31.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.642     1.569    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.126     1.695 r  filter/result__9/P[27]
                         net (fo=1, routed)           0.635     2.331    y_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         1.226     3.557 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.557    y[11]
    W15                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           372 Endpoints
Min Delay           372 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    24.159 r  filter/result__8/PCOUT[0]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_153
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    24.159 r  filter/result__8/PCOUT[10]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_143
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    24.159 r  filter/result__8/PCOUT[11]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_142
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    24.159 r  filter/result__8/PCOUT[12]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_141
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    24.159 r  filter/result__8/PCOUT[13]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_140
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    24.159 r  filter/result__8/PCOUT[14]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_139
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    24.159 r  filter/result__8/PCOUT[15]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_138
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    24.159 r  filter/result__8/PCOUT[16]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_137
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    24.159 r  filter/result__8/PCOUT[17]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_136
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            filter/result__9/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.161ns  (logic 21.424ns (88.674%)  route 2.737ns (11.326%))
  Logic Levels:           11  (DSP48E1=10 IBUF=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    W16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  x_IBUF[13]_inst/O
                         net (fo=4, routed)           2.663     3.624    filter/q_reg[15][13]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_D[13]_PCOUT[47])
                                                      5.046     8.670 r  filter/result/PCOUT[47]
                         net (fo=1, routed)           0.002     8.672    filter/result_n_106
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.385 r  filter/result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.387    filter/result__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.100 r  filter/result__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.102    filter/result__1_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.815 r  filter/result__2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.817    filter/result__2_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.530 r  filter/result__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.532    filter/result__3_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.245 r  filter/result__4/PCOUT[47]
                         net (fo=1, routed)           0.002    17.247    filter/result__4_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.960 r  filter/result__5/PCOUT[47]
                         net (fo=1, routed)           0.002    18.962    filter/result__5_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.675 r  filter/result__6/PCOUT[47]
                         net (fo=1, routed)           0.002    20.677    filter/result__6_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.390 r  filter/result__7/PCOUT[47]
                         net (fo=1, routed)           0.056    22.446    filter/result__7_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    24.159 r  filter/result__8/PCOUT[18]
                         net (fo=1, routed)           0.002    24.161    filter/result__8_n_135
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.578     4.461    filter/clk_IBUF_BUFG
    DSP48_X1Y11          DSP48E1                                      r  filter/result__9/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/result__0/ACOUT[0]
                            (internal pin)
  Destination:            filter/result__1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_53
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[10]
                            (internal pin)
  Destination:            filter/result__1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_43
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[11]
                            (internal pin)
  Destination:            filter/result__1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_42
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[12]
                            (internal pin)
  Destination:            filter/result__1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_41
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[13]
                            (internal pin)
  Destination:            filter/result__1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_40
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[14]
                            (internal pin)
  Destination:            filter/result__1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_39
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[15]
                            (internal pin)
  Destination:            filter/result__1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_38
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[16]
                            (internal pin)
  Destination:            filter/result__1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_37
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[17]
                            (internal pin)
  Destination:            filter/result__1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_36
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK

Slack:                    inf
  Source:                 filter/result__0/ACOUT[18]
                            (internal pin)
  Destination:            filter/result__1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1                      0.000     0.000 r  filter/result__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    filter/result__0_n_35
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.763     4.985    filter/clk_IBUF_BUFG
    DSP48_X1Y3           DSP48E1                                      r  filter/result__1/CLK





