

================================================================
== Vivado HLS Report for 'cnn_pool_d12x12_p2x2'
================================================================
* Date:           Wed Apr 07 17:36:03 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d12x12_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  172|  172|  173|  173|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |   12|   12|         2|          1|          1|    12|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  146|  146|         4|          1|          1|   144|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 4, States = { 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_16 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !65

ST_1: StgValue_17 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !69

ST_1: StgValue_18 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !73

ST_1: StgValue_19 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !77

ST_1: StgValue_20 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !81

ST_1: StgValue_21 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !85

ST_1: StgValue_22 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !89

ST_1: StgValue_23 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !93

ST_1: StgValue_24 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !97

ST_1: StgValue_25 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !101

ST_1: StgValue_26 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !105

ST_1: StgValue_27 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !109

ST_1: StgValue_28 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !113

ST_1: StgValue_29 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !117

ST_1: StgValue_30 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !121

ST_1: StgValue_31 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_pool_d12x12_p2x2_1) nounwind

ST_1: ctrl_read (32)  [1/1] 1.00ns
:16  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (33)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:95
:17  %lineBuffer_0 = alloca [12 x i32], align 4

ST_1: lineBuffer_1 (34)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:95
:18  %lineBuffer_1 = alloca [12 x i32], align 4

ST_1: StgValue_35 (35)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:90
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_36 (36)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:91
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:92
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_38 (38)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:93
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_39 (39)  [1/1] 1.57ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:23  br label %1


 <State 2>: 3.25ns
ST_2: x (41)  [1/1] 0.00ns
:0  %x = phi i4 [ -6, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (42)  [1/1] 1.88ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:1  %exitcond1 = icmp eq i4 %x, -4

ST_2: StgValue_42 (43)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (49)  [2/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:105
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (54)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:9  %x_1 = add i4 %x, 1


 <State 3>: 2.39ns
ST_3: x_cast (45)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:0  %x_cast = zext i4 %x to i32

ST_3: empty (46)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp_1 (47)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_48 (48)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:104
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (49)  [1/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:105
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (50)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:105
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (51)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:6  %lineBuffer_0_addr = getelementptr [12 x i32]* %lineBuffer_0, i32 0, i32 %x_cast

ST_3: StgValue_52 (52)  [1/1] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:106
:7  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (53)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:107
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)

ST_3: StgValue_54 (55)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:103
:10  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_55 (57)  [1/1] 1.57ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 3.25ns
ST_5: x1 (59)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
.preheader86.0:0  %x1 = phi i4 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (60)  [1/1] 1.88ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
.preheader86.0:1  %exitcond4 = icmp eq i4 %x1, -4

ST_5: x_2 (61)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
.preheader86.0:2  %x_2 = add i4 %x1, 1

ST_5: StgValue_59 (62)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (68)  [2/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:113
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.39ns
ST_6: x1_cast (64)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
:0  %x1_cast = zext i4 %x1 to i32

ST_6: empty_7 (65)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

ST_6: tmp_2 (66)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_64 (67)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:112
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (68)  [1/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:113
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (69)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:113
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (70)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
:6  %lineBuffer_1_addr = getelementptr [12 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_68 (71)  [1/1] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:114
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (72)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:115
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)

ST_6: StgValue_70 (73)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:111
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: StgValue_71 (75)  [1/1] 1.57ns
.preheader84.preheader:0  br label %.preheader84


 <State 8>: 5.92ns
ST_8: indvar_flatten (77)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (78)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader84:1  %y3 = phi i2 [ %tmp_3_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_1_2_1 (79)  [1/1] 0.00ns
.preheader84:2  %window_1_2_1 = phi i32 [ %window_2_2_4, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (80)  [1/1] 0.00ns
.preheader84:3  %window_1_1_1 = phi i32 [ %window_2_2_5, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (81)  [1/1] 0.00ns
.preheader84:4  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (82)  [1/1] 1.62ns
.preheader84:5  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (83)  [1/1] 0.80ns
.preheader84:6  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_79 (84)  [1/1] 0.00ns
.preheader84:7  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (87)  [1/1] 1.36ns  loc: cnn_pool_d12x12_p2x2/core.cpp:123
.preheader85:1  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (88)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:123
.preheader85:2  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (89)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:122
.preheader85:3  %y9 = add i2 1, %y3

ST_8: tmp_3_mid2_v (90)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:4  %tmp_3_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_10 (91)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:5  %tmp_10 = trunc i2 %tmp_3_mid2_v to i1

ST_8: cond_mid1 (92)  [1/1] 1.36ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:6  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (93)  [1/1] 1.36ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:7  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (94)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:8  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast9 (95)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:123
.preheader85:9  %x4_cast9 = zext i2 %x4_mid2 to i4

ST_8: tmp_5 (98)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:12  %tmp_5 = add i4 -5, %x4_cast9

ST_8: tmp_5_cast (99)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:13  %tmp_5_cast = zext i4 %tmp_5 to i32

ST_8: lineBuffer_0_addr_1 (100)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:14  %lineBuffer_0_addr_1 = getelementptr [12 x i32]* %lineBuffer_0, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_1_addr_1 (101)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:15  %lineBuffer_1_addr_1 = getelementptr [12 x i32]* %lineBuffer_1, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_0_load (102)  [2/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:16  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (103)  [2/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:17  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (105)  [1/1] 1.36ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:19  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (111)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:123
.preheader85:25  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.13ns
ST_9: empty_10 (86)  [1/1] 0.00ns
.preheader85:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (96)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:123
.preheader85:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_99 (97)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:124
.preheader85:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (102)  [1/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:16  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (103)  [1/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:17  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_2_2_7 (104)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader85:18  %window_2_2_7 = select i1 %tmp_10, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2 (106)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_4)
.preheader85:20  %window_2_2 = select i1 %cond1, i32 %window_1_2_1, i32 %window_2_2_7

ST_9: window_2_2_1 (107)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_5)
.preheader85:21  %window_2_2_1 = select i1 %cond1, i32 %window_2_2_7, i32 %window_1_1_1

ST_9: window_2_2_4 (108)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:22  %window_2_2_4 = select i1 %cond_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_9: window_2_2_5 (109)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:23  %window_2_2_5 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_9: empty_11 (110)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:126
.preheader85:24  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_108 (112)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:123
.preheader85:26  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (114)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (115)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (116)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (117)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: writeCount_1 (118)  [1/1] 0.00ns
.preheader83.preheader:4  %writeCount_1 = alloca i32

ST_10: readCount_1 (119)  [1/1] 0.00ns
.preheader83.preheader:5  %readCount_1 = alloca i32

ST_10: window_2_2_2 (120)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_2_2 = alloca i32

ST_10: tmp_9 (121)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:141
.preheader83.preheader:7  %tmp_9 = trunc i32 %ctrl_read to i1

ST_10: StgValue_117 (122)  [1/1] 1.57ns
.preheader83.preheader:8  store i32 14, i32* %readCount_1

ST_10: StgValue_118 (123)  [1/1] 1.57ns
.preheader83.preheader:9  store i32 0, i32* %writeCount_1

ST_10: StgValue_119 (124)  [1/1] 1.57ns  loc: cnn_pool_d12x12_p2x2/core.cpp:130
.preheader83.preheader:10  br label %.preheader82


 <State 11>: 5.64ns
ST_11: indvar_flatten6 (126)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i8 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (127)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:130
.preheader82:1  %y_assign = phi i4 [ 0, %.preheader83.preheader ], [ %y_assign_cast7_mid2_s, %._crit_edge88 ]

ST_11: x_assign (130)  [1/1] 0.00ns
.preheader82:4  %x_assign = phi i4 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (135)  [1/1] 2.00ns
.preheader82:9  %exitcond_flatten8 = icmp eq i8 %indvar_flatten6, -112

ST_11: indvar_flatten_next7 (136)  [1/1] 1.72ns
.preheader82:10  %indvar_flatten_next7 = add i8 %indvar_flatten6, 1

ST_11: empty_14 (142)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

ST_11: exitcond2 (143)  [1/1] 1.88ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
.preheader83:1  %exitcond2 = icmp eq i4 %x_assign, -4

ST_11: x_assign_mid2 (144)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i4 0, i4 %x_assign

ST_11: y_s (145)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:130
.preheader83:3  %y_s = add i4 1, %y_assign

ST_11: y_assign_cast7_mid2_s (146)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:130
.preheader83:4  %y_assign_cast7_mid2_s = select i1 %exitcond2, i4 %y_s, i4 %y_assign

ST_11: tmp_11 (147)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:130
.preheader83:5  %tmp_11 = trunc i4 %y_assign_cast7_mid2_s to i1

ST_11: tmp_12 (148)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
.preheader83:6  %tmp_12 = trunc i4 %x_assign_mid2 to i1

ST_11: x_assign_cast5 (149)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
.preheader83:7  %x_assign_cast5 = zext i4 %x_assign_mid2 to i32

ST_11: tmp_8 (150)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
.preheader83:8  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_134 (151)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:132
.preheader83:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp (152)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:47->cnn_pool_d12x12_p2x2/core.cpp:135
.preheader83:10  %tmp = and i1 %tmp_11, %tmp_12

ST_11: StgValue_136 (153)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:47->cnn_pool_d12x12_p2x2/core.cpp:135
.preheader83:11  br i1 %tmp, label %_ifconv1, label %._crit_edge

ST_11: readCount_1_load (181)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:160
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (182)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [12 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_0 (183)  [2/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:153
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (184)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [12 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_1 (185)  [2/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:155
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_7 (187)  [1/1] 2.52ns  loc: cnn_pool_d12x12_p2x2/core.cpp:160
._crit_edge:6  %tmp_7 = icmp slt i32 %readCount_1_load, 144

ST_11: StgValue_143 (189)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:160
._crit_edge:8  br i1 %tmp_7, label %4, label %._crit_edge88

ST_11: empty_12 (191)  [2/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:161
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (193)  [1/1] 2.44ns  loc: cnn_pool_d12x12_p2x2/core.cpp:162
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_146 (195)  [1/1] 1.57ns  loc: cnn_pool_d12x12_p2x2/core.cpp:162
:4  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (201)  [1/1] 0.80ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
._crit_edge88:3  %x_4 = add i4 %x_assign_mid2, 1


 <State 12>: 8.22ns
ST_12: window_1_1 (128)  [1/1] 0.00ns
.preheader82:2  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (129)  [1/1] 0.00ns
.preheader82:3  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (131)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
.preheader82:5  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (132)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
.preheader82:6  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (133)  [1/1] 0.00ns
.preheader82:7  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (134)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
.preheader82:8  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: StgValue_154 (137)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:125
.preheader82:11  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_155 (138)  [1/1] 0.00ns
.preheader82:12  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_156 (139)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
.preheader82:13  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_157 (140)  [1/1] 0.00ns
.preheader82:14  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: tmp_4_0_1_i (157)  [1/1] 2.52ns  loc: cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:2  %tmp_4_0_1_i = icmp ugt i32 %window_0_0_load, %window_0_0_read_as_1

ST_12: maxValue_0_1_maxVal (158)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:3  %maxValue_0_1_maxVal = select i1 %tmp_4_0_1_i, i32 %window_0_0_load, i32 %window_0_0_read_as_1

ST_12: tmp_4_1_i (159)  [1/1] 2.52ns  loc: cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:4  %tmp_4_1_i = icmp ult i32 %maxValue_0_1_maxVal, %window_1_0_read_as_1

ST_12: maxValue_17_0_maxVal (160)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:5  %maxValue_17_0_maxVal = select i1 %tmp_4_1_i, i32 %window_1_0_read_as_1, i32 %maxValue_0_1_maxVal

ST_12: tmp3 (163)  [1/1] 1.97ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:8  %tmp3 = add i32 %window_0_0_read_as_1, %window_1_0_read_as_1

ST_12: tmp4 (164)  [1/1] 2.44ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:9  %tmp4 = add i32 %window_0_0_load, %window_1_0

ST_12: a_assign (165)  [1/1] 1.97ns  loc: cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:10  %a_assign = add i32 %tmp4, %tmp3

ST_12: tmp_13 (166)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:74->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:11  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign, i32 31)

ST_12: tmp_1_i_i (167)  [1/1] 2.44ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:74->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:12  %tmp_1_i_i = sub i32 0, %a_assign

ST_12: tmp_3 (168)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:77->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:13  %tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_1_i_i, i32 2, i32 21)

ST_12: tmp_6 (169)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:77->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:14  %tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %a_assign, i32 2, i32 21)

ST_12: result (170)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:74->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:15  %result = select i1 %tmp_13, i20 %tmp_3, i20 %tmp_6

ST_12: windowRightCol_0 (183)  [1/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:153
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (185)  [1/2] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:155
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_172 (186)  [1/1] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:155
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_173 (188)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:153
._crit_edge:7  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (191)  [1/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:161
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (192)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:161
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_176 (194)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:161
:3  store i32 %tmp_data_V_4, i32* %window_2_2_2

ST_12: StgValue_177 (196)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:163
:5  br label %._crit_edge88


 <State 13>: 5.26ns
ST_13: writeCount_1_load (155)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:139
_ifconv1:0  %writeCount_1_load = load i32* %writeCount_1

ST_13: writeCount (156)  [1/1] 2.44ns  loc: cnn_pool_d12x12_p2x2/core.cpp:139
_ifconv1:1  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_13: tmp_4_1_1_i (161)  [1/1] 2.52ns  loc: cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:6  %tmp_4_1_1_i = icmp ult i32 %maxValue_17_0_maxVal, %window_1_0

ST_13: sel_SEBB_i (162)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141 (out node of the LUT)
_ifconv1:7  %sel_SEBB_i = select i1 %tmp_4_1_1_i, i32 %window_1_0, i32 %maxValue_17_0_maxVal

ST_13: result_cast (171)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:77->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:16  %result_cast = zext i20 %result to i21

ST_13: tmp_4_i_i (172)  [1/1] 2.08ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:79->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141
_ifconv1:17  %tmp_4_i_i = sub i21 0, %result_cast

ST_13: result_1 (173)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:79->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:18  %result_1 = select i1 %tmp_13, i21 %tmp_4_i_i, i21 %result_cast

ST_13: result_1_cast (174)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/fixed_point.h:79->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:19  %result_1_cast = sext i21 %result_1 to i32

ST_13: tmp_data_V_2 (175)  [1/1] 1.37ns  loc: cnn_pool_d12x12_p2x2/core.cpp:149 (out node of the LUT)
_ifconv1:20  %tmp_data_V_2 = select i1 %tmp_9, i32 %result_1_cast, i32 %sel_SEBB_i

ST_13: tmp_last_V (176)  [1/1] 2.52ns  loc: cnn_pool_d12x12_p2x2/core.cpp:76->cnn_pool_d12x12_p2x2/core.cpp:147
_ifconv1:21  %tmp_last_V = icmp eq i32 %writeCount, 36

ST_13: StgValue_188 (177)  [2/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:149
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_13: StgValue_189 (178)  [1/1] 1.57ns  loc: cnn_pool_d12x12_p2x2/core.cpp:75->cnn_pool_d12x12_p2x2/core.cpp:147
_ifconv1:23  store i32 %writeCount, i32* %writeCount_1

ST_13: window_2_2_6 (198)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_6 = load i32* %window_2_2_2

ST_13: StgValue_191 (199)  [1/1] 2.39ns  loc: cnn_pool_d12x12_p2x2/core.cpp:164
._crit_edge88:1  store i32 %window_2_2_6, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (200)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:177
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8)

ST_13: StgValue_193 (202)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:131
._crit_edge88:4  br label %.preheader82


 <State 14>: 0.00ns
ST_14: StgValue_194 (177)  [1/2] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:149
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_14: StgValue_195 (179)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:150
_ifconv1:24  br label %._crit_edge


 <State 15>: 0.00ns
ST_15: StgValue_196 (204)  [1/1] 0.00ns  loc: cnn_pool_d12x12_p2x2/core.cpp:179
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', cnn_pool_d12x12_p2x2/core.cpp:103) [41]  (1.57 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', cnn_pool_d12x12_p2x2/core.cpp:103) [42]  (1.88 ns)
	blocking operation 1.37 ns on control path)

 <State 3>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('lineBuffer_0_addr', cnn_pool_d12x12_p2x2/core.cpp:103) [51]  (0 ns)
	'store' operation (cnn_pool_d12x12_p2x2/core.cpp:106) of variable 'tmp.data.V', cnn_pool_d12x12_p2x2/core.cpp:105 on array 'lineBuffer[0]', cnn_pool_d12x12_p2x2/core.cpp:95 [52]  (2.39 ns)

 <State 4>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x1', cnn_pool_d12x12_p2x2/core.cpp:111) with incoming values : ('x_2', cnn_pool_d12x12_p2x2/core.cpp:111) [59]  (1.57 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', cnn_pool_d12x12_p2x2/core.cpp:111) [60]  (1.88 ns)
	blocking operation 1.37 ns on control path)

 <State 6>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('lineBuffer_1_addr', cnn_pool_d12x12_p2x2/core.cpp:111) [70]  (0 ns)
	'store' operation (cnn_pool_d12x12_p2x2/core.cpp:114) of variable 'tmp.data.V', cnn_pool_d12x12_p2x2/core.cpp:113 on array 'lineBuffer[1]', cnn_pool_d12x12_p2x2/core.cpp:95 [71]  (2.39 ns)

 <State 7>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [77]  (1.57 ns)

 <State 8>: 5.92ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', cnn_pool_d12x12_p2x2/core.cpp:123) [81]  (0 ns)
	'icmp' operation ('exitcond', cnn_pool_d12x12_p2x2/core.cpp:123) [87]  (1.36 ns)
	'select' operation ('x4_mid2', cnn_pool_d12x12_p2x2/core.cpp:123) [88]  (1.37 ns)
	'add' operation ('tmp_5', cnn_pool_d12x12_p2x2/core.cpp:125) [98]  (0.8 ns)
	'getelementptr' operation ('lineBuffer_1_addr_1', cnn_pool_d12x12_p2x2/core.cpp:125) [101]  (0 ns)
	'load' operation ('lineBuffer_1_load', cnn_pool_d12x12_p2x2/core.cpp:125) on array 'lineBuffer[1]', cnn_pool_d12x12_p2x2/core.cpp:95 [103]  (2.39 ns)

 <State 9>: 5.13ns
The critical path consists of the following:
	'load' operation ('lineBuffer_0_load', cnn_pool_d12x12_p2x2/core.cpp:125) on array 'lineBuffer[0]', cnn_pool_d12x12_p2x2/core.cpp:95 [102]  (2.39 ns)
	'select' operation ('window[2][2]', cnn_pool_d12x12_p2x2/core.cpp:125) [104]  (1.37 ns)
	'select' operation ('window[2][2]', cnn_pool_d12x12_p2x2/core.cpp:125) [106]  (0 ns)
	'select' operation ('window[2][2]', cnn_pool_d12x12_p2x2/core.cpp:125) [108]  (1.37 ns)

 <State 10>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('writeCount') [118]  (0 ns)
	'store' operation of constant 0 on local variable 'writeCount' [123]  (1.57 ns)

 <State 11>: 5.64ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', cnn_pool_d12x12_p2x2/core.cpp:131) [130]  (0 ns)
	'icmp' operation ('exitcond2', cnn_pool_d12x12_p2x2/core.cpp:131) [143]  (1.88 ns)
	'select' operation ('x_assign_mid2', cnn_pool_d12x12_p2x2/core.cpp:131) [144]  (1.37 ns)
	'getelementptr' operation ('lineBuffer_0_addr_2', cnn_pool_d12x12_p2x2/core.cpp:131) [182]  (0 ns)
	'load' operation ('windowRightCol[0]', cnn_pool_d12x12_p2x2/core.cpp:153) on array 'lineBuffer[0]', cnn_pool_d12x12_p2x2/core.cpp:95 [183]  (2.39 ns)

 <State 12>: 8.22ns
The critical path consists of the following:
	'phi' operation ('window[1][1]') with incoming values : ('window[2][2]', cnn_pool_d12x12_p2x2/core.cpp:125) ('windowRightCol[1]', cnn_pool_d12x12_p2x2/core.cpp:155) [129]  (0 ns)
	'add' operation ('tmp4', cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141) [164]  (2.44 ns)
	'add' operation ('a', cnn_pool_d12x12_p2x2/core.cpp:62->cnn_pool_d12x12_p2x2/core.cpp:141) [165]  (1.97 ns)
	'sub' operation ('tmp_1_i_i', cnn_pool_d12x12_p2x2/fixed_point.h:74->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141) [167]  (2.44 ns)
	'select' operation ('result', cnn_pool_d12x12_p2x2/fixed_point.h:74->cnn_pool_d12x12_p2x2/core.cpp:69->cnn_pool_d12x12_p2x2/core.cpp:141) [170]  (1.37 ns)

 <State 13>: 5.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_4_1_1_i', cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141) [161]  (2.52 ns)
	'select' operation ('sel_SEBB_i', cnn_pool_d12x12_p2x2/core.cpp:59->cnn_pool_d12x12_p2x2/core.cpp:141) [162]  (1.37 ns)
	'select' operation ('val', cnn_pool_d12x12_p2x2/core.cpp:149) [175]  (1.37 ns)
	axis write on port 'outStream_V_data_V' (cnn_pool_d12x12_p2x2/core.cpp:149) [177]  (0 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
