###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        15240   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10701   # Number of read row buffer hits
num_read_cmds                  =        15240   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4549   # Number of ACT commands
num_pre_cmds                   =         4539   # Number of PRE commands
num_ondemand_pres              =          630   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2963719   # Cyles of rank active rank.0
rank_active_cycles.1           =      2163118   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7036281   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7836882   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13737   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          127   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           40   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           18   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1273   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5520   # Read request latency (cycles)
read_latency[40-59]            =         4325   # Read request latency (cycles)
read_latency[60-79]            =         1393   # Read request latency (cycles)
read_latency[80-99]            =          607   # Read request latency (cycles)
read_latency[100-119]          =          420   # Read request latency (cycles)
read_latency[120-139]          =          353   # Read request latency (cycles)
read_latency[140-159]          =          231   # Read request latency (cycles)
read_latency[160-179]          =          194   # Read request latency (cycles)
read_latency[180-199]          =          133   # Read request latency (cycles)
read_latency[200-]             =         2064   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.14477e+07   # Read energy
act_energy                     =  1.24461e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.37741e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7617e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.84936e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.34979e+09   # Active standby energy rank.1
average_read_latency           =      119.935   # Average read request latency (cycles)
average_interarrival           =      656.116   # Average request interarrival latency (cycles)
total_energy                   =  1.11168e+10   # Total energy (pJ)
average_power                  =      1111.68   # Average power (mW)
average_bandwidth              =     0.130048   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        14138   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10083   # Number of read row buffer hits
num_read_cmds                  =        14138   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4061   # Number of ACT commands
num_pre_cmds                   =         4053   # Number of PRE commands
num_ondemand_pres              =           51   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2447989   # Cyles of rank active rank.0
rank_active_cycles.1           =      2356151   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7552011   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7643849   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        12640   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          149   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           22   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1233   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5497   # Read request latency (cycles)
read_latency[40-59]            =         4411   # Read request latency (cycles)
read_latency[60-79]            =         1181   # Read request latency (cycles)
read_latency[80-99]            =          441   # Read request latency (cycles)
read_latency[100-119]          =          315   # Read request latency (cycles)
read_latency[120-139]          =          228   # Read request latency (cycles)
read_latency[140-159]          =          180   # Read request latency (cycles)
read_latency[160-179]          =          155   # Read request latency (cycles)
read_latency[180-199]          =          148   # Read request latency (cycles)
read_latency[200-]             =         1582   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  5.70044e+07   # Read energy
act_energy                     =  1.11109e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.62497e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66905e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.52755e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.47024e+09   # Active standby energy rank.1
average_read_latency           =      94.1053   # Average read request latency (cycles)
average_interarrival           =      707.258   # Average request interarrival latency (cycles)
total_energy                   =  1.10646e+10   # Total energy (pJ)
average_power                  =      1106.46   # Average power (mW)
average_bandwidth              =     0.120644   # Average bandwidth
