<stg><name>gemm</name>


<trans_list>

<trans id="1710" from="1" to="2">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="2" to="269">
<condition id="361">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="2" to="3">
<condition id="628">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="3" to="4">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="4" to="5">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="5" to="6">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="6" to="7">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="7" to="8">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="8" to="9">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="9" to="10">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="10" to="11">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="11" to="12">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="12" to="13">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="13" to="14">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="14" to="15">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="15" to="16">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="16" to="17">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="17" to="18">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="18" to="19">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="19" to="20">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="20" to="21">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="21" to="22">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="22" to="23">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="23" to="24">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="24" to="25">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="25" to="26">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="26" to="27">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="27" to="28">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="28" to="29">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="29" to="30">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="30" to="31">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="31" to="32">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="32" to="33">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="33" to="34">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="34" to="35">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="35" to="36">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="36" to="37">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="37" to="38">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="38" to="39">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="39" to="40">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="40" to="41">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="41" to="42">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="42" to="43">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="43" to="44">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="44" to="45">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="45" to="46">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="46" to="47">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="47" to="48">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="48" to="49">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="49" to="50">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="50" to="51">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="51" to="52">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="52" to="53">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="53" to="54">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="54" to="55">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="55" to="56">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="56" to="57">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="57" to="58">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="58" to="59">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="59" to="60">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="60" to="61">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="61" to="62">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="62" to="63">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="63" to="64">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="64" to="65">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="65" to="66">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="66" to="67">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="67" to="68">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="68" to="69">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="69" to="70">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="70" to="71">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="71" to="72">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="72" to="73">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="73" to="74">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="74" to="75">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="75" to="76">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="76" to="77">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="77" to="78">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="78" to="79">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="79" to="80">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="80" to="81">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="81" to="82">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="82" to="83">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="83" to="84">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="84" to="85">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="85" to="86">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="86" to="87">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="87" to="88">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="88" to="89">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="89" to="90">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="90" to="91">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="91" to="92">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="92" to="93">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="93" to="94">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="94" to="95">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="95" to="96">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="96" to="97">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="97" to="98">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="98" to="99">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="99" to="100">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="100" to="101">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="101" to="102">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="102" to="103">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="103" to="104">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="104" to="105">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="105" to="106">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="106" to="107">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="107" to="108">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="108" to="109">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="109" to="110">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="110" to="111">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="111" to="112">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="112" to="113">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="113" to="114">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="114" to="115">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="115" to="116">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="116" to="117">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="117" to="118">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="118" to="119">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="119" to="120">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="120" to="121">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="121" to="122">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="122" to="123">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="123" to="124">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="124" to="125">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="125" to="126">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="126" to="127">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="127" to="128">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="128" to="129">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="129" to="130">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="130" to="131">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="131" to="132">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="132" to="133">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="133" to="134">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="134" to="135">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="135" to="136">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="136" to="137">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="137" to="138">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="138" to="139">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="139" to="140">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="140" to="141">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="141" to="142">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="142" to="143">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="143" to="144">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="144" to="145">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="145" to="146">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="146" to="147">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="147" to="148">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="148" to="149">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="149" to="150">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="150" to="151">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="151" to="152">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="152" to="153">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="153" to="154">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="154" to="155">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="155" to="156">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="156" to="157">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="157" to="158">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="158" to="159">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="159" to="160">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="160" to="161">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="161" to="162">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="162" to="163">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="163" to="164">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="164" to="165">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="165" to="166">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="166" to="167">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="167" to="168">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="168" to="169">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="169" to="170">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="170" to="171">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="171" to="172">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="172" to="173">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="173" to="174">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="174" to="175">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="175" to="176">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="176" to="177">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="177" to="178">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="178" to="179">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="179" to="180">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="180" to="181">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="181" to="182">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="182" to="183">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="183" to="184">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="184" to="185">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="185" to="186">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="186" to="187">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="187" to="188">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="188" to="189">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="189" to="190">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="190" to="191">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="191" to="192">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="192" to="193">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="193" to="194">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="194" to="195">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="195" to="196">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="196" to="197">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="197" to="198">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="198" to="199">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="199" to="200">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="200" to="201">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="201" to="202">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="202" to="203">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="203" to="204">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="204" to="205">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="205" to="206">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="206" to="207">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="207" to="208">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="208" to="209">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="209" to="210">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="210" to="211">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="211" to="212">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="212" to="213">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="213" to="214">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="214" to="215">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="215" to="216">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="216" to="217">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="217" to="218">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="218" to="219">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="219" to="220">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="220" to="221">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="221" to="222">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="222" to="223">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="223" to="224">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="224" to="225">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="225" to="226">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="226" to="227">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="227" to="228">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="228" to="229">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="229" to="230">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="230" to="231">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="231" to="232">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="232" to="233">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="233" to="234">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="234" to="235">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="235" to="236">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="236" to="237">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="237" to="238">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="238" to="239">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="239" to="240">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="240" to="241">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="241" to="242">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="242" to="243">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="243" to="244">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="244" to="245">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="245" to="246">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="246" to="247">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="247" to="248">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="248" to="249">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="249" to="250">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="250" to="251">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="251" to="252">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="252" to="253">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="253" to="254">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="254" to="255">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="255" to="256">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="256" to="257">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="257" to="258">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="258" to="259">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="259" to="260">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="260" to="261">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="261" to="262">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="262" to="263">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="263" to="264">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="264" to="265">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="265" to="266">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="266" to="267">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="267" to="268">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="268" to="2">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4096 x double]* %m1) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4096 x double]* %m2) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x double]* %prod) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @gemm_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %i = phi i7 [ 0, %0 ], [ %i_col_mid2_v_v, %.reset ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %j = phi i7 [ 0, %0 ], [ %j_1, %.reset ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -4096

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:2  %exitcond = icmp eq i7 %j, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset:3  %j_mid2 = select i1 %exitcond, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:4  %i_s = add i7 1, %i

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset:5  %i_col_mid2_v_v = select i1 %exitcond, i7 %i_s, i7 %i

]]></Node>
<StgValue><ssdm name="i_col_mid2_v_v"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="7">
<![CDATA[
.reset:6  %tmp_2 = trunc i7 %i_col_mid2_v_v to i6

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:7  %i_col_mid2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_2, i6 0)

]]></Node>
<StgValue><ssdm name="i_col_mid2"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="12">
<![CDATA[
.reset:8  %tmp_mid2 = zext i12 %i_col_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:9  %tmp_4_1_mid2_v = or i12 %i_col_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_4_1_mid2_v"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="12">
<![CDATA[
.reset:10  %tmp_4_1_mid2 = zext i12 %tmp_4_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_1_mid2"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:143  %m1_addr = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="m1_addr"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="12">
<![CDATA[
.reset:144  %m1_load = load double* %m1_addr, align 8

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="7">
<![CDATA[
.reset:145  %tmp_6 = zext i7 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:146  %m2_addr = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="m2_addr"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
.reset:147  %m2_load = load double* %m2_addr, align 8

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:153  %m1_addr_1 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_1_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
.reset:154  %m1_load_1 = load double* %m1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="m1_load_1"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:155  %tmp_5_1 = xor i7 %j_mid2, -64

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="7">
<![CDATA[
.reset:156  %tmp_6_1 = zext i7 %tmp_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:157  %m2_addr_1 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_1

]]></Node>
<StgValue><ssdm name="m2_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
.reset:158  %m2_load_1 = load double* %m2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="m2_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:11  %tmp_4_2_mid2_v = or i12 %i_col_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_4_2_mid2_v"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="12">
<![CDATA[
.reset:12  %tmp_4_2_mid2 = zext i12 %tmp_4_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_2_mid2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:13  %tmp_4_3_mid2_v = or i12 %i_col_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_4_3_mid2_v"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
.reset:14  %tmp_4_3_mid2 = zext i12 %tmp_4_3_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_3_mid2"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="12">
<![CDATA[
.reset:144  %m1_load = load double* %m1_addr, align 8

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
.reset:147  %m2_load = load double* %m2_addr, align 8

]]></Node>
<StgValue><ssdm name="m2_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="12">
<![CDATA[
.reset:154  %m1_load_1 = load double* %m1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="m1_load_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
.reset:158  %m2_load_1 = load double* %m2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="m2_load_1"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:164  %m1_addr_2 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_2_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_2"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
.reset:165  %m1_load_2 = load double* %m1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="m1_load_2"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.reset:166  %tmp_5_s = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
.reset:167  %tmp_6_2 = zext i8 %tmp_5_s to i64

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:168  %m2_addr_2 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_2

]]></Node>
<StgValue><ssdm name="m2_addr_2"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
.reset:169  %m2_load_2 = load double* %m2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="m2_load_2"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:175  %m1_addr_3 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_3_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_3"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
.reset:176  %m1_load_3 = load double* %m1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="m1_load_3"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="7">
<![CDATA[
.reset:177  %tmp_5_3_cast = sext i7 %tmp_5_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_5_3_cast"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
.reset:178  %tmp_6_3 = zext i8 %tmp_5_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:179  %m2_addr_3 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_3

]]></Node>
<StgValue><ssdm name="m2_addr_3"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.reset:180  %m2_load_3 = load double* %m2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="m2_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:15  %tmp_4_4_mid2_v = or i12 %i_col_mid2, 4

]]></Node>
<StgValue><ssdm name="tmp_4_4_mid2_v"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="12">
<![CDATA[
.reset:16  %tmp_4_4_mid2 = zext i12 %tmp_4_4_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_4_mid2"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:17  %tmp_4_5_mid2_v = or i12 %i_col_mid2, 5

]]></Node>
<StgValue><ssdm name="tmp_4_5_mid2_v"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
.reset:18  %tmp_4_5_mid2 = zext i12 %tmp_4_5_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_5_mid2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="7">
<![CDATA[
.reset:136  %j_cast5_cast2 = zext i7 %j_mid2 to i9

]]></Node>
<StgValue><ssdm name="j_cast5_cast2"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:148  %mult = fmul double %m1_load, %m2_load

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:159  %mult_1 = fmul double %m1_load_1, %m2_load_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
.reset:165  %m1_load_2 = load double* %m1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="m1_load_2"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
.reset:169  %m2_load_2 = load double* %m2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="m2_load_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
.reset:176  %m1_load_3 = load double* %m1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="m1_load_3"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.reset:180  %m2_load_3 = load double* %m2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="m2_load_3"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:186  %m1_addr_4 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_4_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_4"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
.reset:187  %m1_load_4 = load double* %m1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="m1_load_4"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.reset:188  %tmp_5_2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 -2, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="9">
<![CDATA[
.reset:189  %tmp_6_4 = zext i9 %tmp_5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:190  %m2_addr_4 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_4

]]></Node>
<StgValue><ssdm name="m2_addr_4"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
.reset:191  %m2_load_4 = load double* %m2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="m2_load_4"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:197  %m1_addr_5 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_5_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
.reset:198  %m1_load_5 = load double* %m1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="m1_load_5"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:199  %tmp_5_5 = add i9 -192, %j_cast5_cast2

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
.reset:200  %tmp_6_5 = zext i9 %tmp_5_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:201  %m2_addr_5 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_5

]]></Node>
<StgValue><ssdm name="m2_addr_5"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
.reset:202  %m2_load_5 = load double* %m2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="m2_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:19  %tmp_4_6_mid2_v = or i12 %i_col_mid2, 6

]]></Node>
<StgValue><ssdm name="tmp_4_6_mid2_v"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
.reset:20  %tmp_4_6_mid2 = zext i12 %tmp_4_6_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_6_mid2"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:21  %tmp_4_7_mid2_v = or i12 %i_col_mid2, 7

]]></Node>
<StgValue><ssdm name="tmp_4_7_mid2_v"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
.reset:22  %tmp_4_7_mid2 = zext i12 %tmp_4_7_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_7_mid2"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:148  %mult = fmul double %m1_load, %m2_load

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:159  %mult_1 = fmul double %m1_load_1, %m2_load_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:170  %mult_2 = fmul double %m1_load_2, %m2_load_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:181  %mult_3 = fmul double %m1_load_3, %m2_load_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
.reset:187  %m1_load_4 = load double* %m1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="m1_load_4"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
.reset:191  %m2_load_4 = load double* %m2_addr_4, align 8

]]></Node>
<StgValue><ssdm name="m2_load_4"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
.reset:198  %m1_load_5 = load double* %m1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="m1_load_5"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
.reset:202  %m2_load_5 = load double* %m2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="m2_load_5"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:208  %m1_addr_6 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_6_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_6"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
.reset:209  %m1_load_6 = load double* %m1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="m1_load_6"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
.reset:210  %tmp_5_6_cast = sext i8 %tmp_5_s to i9

]]></Node>
<StgValue><ssdm name="tmp_5_6_cast"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="9">
<![CDATA[
.reset:211  %tmp_6_6 = zext i9 %tmp_5_6_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:212  %m2_addr_6 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_6

]]></Node>
<StgValue><ssdm name="m2_addr_6"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
.reset:213  %m2_load_6 = load double* %m2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="m2_load_6"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:219  %m1_addr_7 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_7_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_7"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
.reset:220  %m1_load_7 = load double* %m1_addr_7, align 8

]]></Node>
<StgValue><ssdm name="m1_load_7"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="7">
<![CDATA[
.reset:221  %tmp_5_7_cast = sext i7 %tmp_5_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_5_7_cast"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
.reset:222  %tmp_6_7 = zext i9 %tmp_5_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:223  %m2_addr_7 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_7

]]></Node>
<StgValue><ssdm name="m2_addr_7"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
.reset:224  %m2_load_7 = load double* %m2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="m2_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:23  %tmp_4_8_mid2_v = or i12 %i_col_mid2, 8

]]></Node>
<StgValue><ssdm name="tmp_4_8_mid2_v"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
.reset:24  %tmp_4_8_mid2 = zext i12 %tmp_4_8_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_8_mid2"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:25  %tmp_4_9_mid2_v = or i12 %i_col_mid2, 9

]]></Node>
<StgValue><ssdm name="tmp_4_9_mid2_v"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
.reset:26  %tmp_4_9_mid2 = zext i12 %tmp_4_9_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_9_mid2"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="7">
<![CDATA[
.reset:137  %j_cast5_cast3 = zext i7 %j_mid2 to i10

]]></Node>
<StgValue><ssdm name="j_cast5_cast3"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:148  %mult = fmul double %m1_load, %m2_load

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:159  %mult_1 = fmul double %m1_load_1, %m2_load_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:170  %mult_2 = fmul double %m1_load_2, %m2_load_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:181  %mult_3 = fmul double %m1_load_3, %m2_load_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:192  %mult_4 = fmul double %m1_load_4, %m2_load_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:203  %mult_5 = fmul double %m1_load_5, %m2_load_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
.reset:209  %m1_load_6 = load double* %m1_addr_6, align 8

]]></Node>
<StgValue><ssdm name="m1_load_6"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
.reset:213  %m2_load_6 = load double* %m2_addr_6, align 8

]]></Node>
<StgValue><ssdm name="m2_load_6"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
.reset:220  %m1_load_7 = load double* %m1_addr_7, align 8

]]></Node>
<StgValue><ssdm name="m1_load_7"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
.reset:224  %m2_load_7 = load double* %m2_addr_7, align 8

]]></Node>
<StgValue><ssdm name="m2_load_7"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:230  %m1_addr_8 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_8_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_8"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
.reset:231  %m1_load_8 = load double* %m1_addr_8, align 8

]]></Node>
<StgValue><ssdm name="m1_load_8"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.reset:232  %tmp_5_6 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
.reset:233  %tmp_6_8 = zext i10 %tmp_5_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:234  %m2_addr_8 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_8

]]></Node>
<StgValue><ssdm name="m2_addr_8"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="12">
<![CDATA[
.reset:235  %m2_load_8 = load double* %m2_addr_8, align 8

]]></Node>
<StgValue><ssdm name="m2_load_8"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:241  %m1_addr_9 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_9_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_9"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
.reset:242  %m1_load_9 = load double* %m1_addr_9, align 8

]]></Node>
<StgValue><ssdm name="m1_load_9"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:243  %tmp_5_9 = add i10 -448, %j_cast5_cast3

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
.reset:244  %tmp_6_9 = zext i10 %tmp_5_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:245  %m2_addr_9 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_9

]]></Node>
<StgValue><ssdm name="m2_addr_9"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
.reset:246  %m2_load_9 = load double* %m2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="m2_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:27  %tmp_4_mid2_v = or i12 %i_col_mid2, 10

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_v"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
.reset:28  %tmp_4_mid2 = zext i12 %tmp_4_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_mid2"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:29  %tmp_4_10_mid2_v = or i12 %i_col_mid2, 11

]]></Node>
<StgValue><ssdm name="tmp_4_10_mid2_v"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
.reset:30  %tmp_4_10_mid2 = zext i12 %tmp_4_10_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_10_mid2"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:148  %mult = fmul double %m1_load, %m2_load

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:159  %mult_1 = fmul double %m1_load_1, %m2_load_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:170  %mult_2 = fmul double %m1_load_2, %m2_load_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:181  %mult_3 = fmul double %m1_load_3, %m2_load_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:192  %mult_4 = fmul double %m1_load_4, %m2_load_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:203  %mult_5 = fmul double %m1_load_5, %m2_load_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:214  %mult_6 = fmul double %m1_load_6, %m2_load_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:225  %mult_7 = fmul double %m1_load_7, %m2_load_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="12">
<![CDATA[
.reset:231  %m1_load_8 = load double* %m1_addr_8, align 8

]]></Node>
<StgValue><ssdm name="m1_load_8"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="12">
<![CDATA[
.reset:235  %m2_load_8 = load double* %m2_addr_8, align 8

]]></Node>
<StgValue><ssdm name="m2_load_8"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
.reset:242  %m1_load_9 = load double* %m1_addr_9, align 8

]]></Node>
<StgValue><ssdm name="m1_load_9"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="12">
<![CDATA[
.reset:246  %m2_load_9 = load double* %m2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="m2_load_9"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:252  %m1_addr_10 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_10"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
.reset:253  %m1_load_10 = load double* %m1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="m1_load_10"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.reset:254  %tmp_5_8 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -3, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="10">
<![CDATA[
.reset:255  %tmp_6_s = zext i10 %tmp_5_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:256  %m2_addr_10 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_s

]]></Node>
<StgValue><ssdm name="m2_addr_10"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
.reset:257  %m2_load_10 = load double* %m2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="m2_load_10"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:263  %m1_addr_11 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_10_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_11"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
.reset:264  %m1_load_11 = load double* %m1_addr_11, align 8

]]></Node>
<StgValue><ssdm name="m1_load_11"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:265  %tmp_5_3 = add i10 -320, %j_cast5_cast3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
.reset:266  %tmp_6_10 = zext i10 %tmp_5_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:267  %m2_addr_11 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_10

]]></Node>
<StgValue><ssdm name="m2_addr_11"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
.reset:268  %m2_load_11 = load double* %m2_addr_11, align 8

]]></Node>
<StgValue><ssdm name="m2_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:31  %tmp_4_11_mid2_v = or i12 %i_col_mid2, 12

]]></Node>
<StgValue><ssdm name="tmp_4_11_mid2_v"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
.reset:32  %tmp_4_11_mid2 = zext i12 %tmp_4_11_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_11_mid2"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:33  %tmp_4_12_mid2_v = or i12 %i_col_mid2, 13

]]></Node>
<StgValue><ssdm name="tmp_4_12_mid2_v"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="12">
<![CDATA[
.reset:34  %tmp_4_12_mid2 = zext i12 %tmp_4_12_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_12_mid2"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:148  %mult = fmul double %m1_load, %m2_load

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:159  %mult_1 = fmul double %m1_load_1, %m2_load_1

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:170  %mult_2 = fmul double %m1_load_2, %m2_load_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:181  %mult_3 = fmul double %m1_load_3, %m2_load_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:192  %mult_4 = fmul double %m1_load_4, %m2_load_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:203  %mult_5 = fmul double %m1_load_5, %m2_load_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:214  %mult_6 = fmul double %m1_load_6, %m2_load_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:225  %mult_7 = fmul double %m1_load_7, %m2_load_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:236  %mult_8 = fmul double %m1_load_8, %m2_load_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:247  %mult_9 = fmul double %m1_load_9, %m2_load_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
.reset:253  %m1_load_10 = load double* %m1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="m1_load_10"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
.reset:257  %m2_load_10 = load double* %m2_addr_10, align 8

]]></Node>
<StgValue><ssdm name="m2_load_10"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
.reset:264  %m1_load_11 = load double* %m1_addr_11, align 8

]]></Node>
<StgValue><ssdm name="m1_load_11"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
.reset:268  %m2_load_11 = load double* %m2_addr_11, align 8

]]></Node>
<StgValue><ssdm name="m2_load_11"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:274  %m1_addr_12 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_11_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_12"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
.reset:275  %m1_load_12 = load double* %m1_addr_12, align 8

]]></Node>
<StgValue><ssdm name="m1_load_12"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="9">
<![CDATA[
.reset:276  %tmp_5_11_cast = sext i9 %tmp_5_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_5_11_cast"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="10">
<![CDATA[
.reset:277  %tmp_6_11 = zext i10 %tmp_5_11_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:278  %m2_addr_12 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_11

]]></Node>
<StgValue><ssdm name="m2_addr_12"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
.reset:279  %m2_load_12 = load double* %m2_addr_12, align 8

]]></Node>
<StgValue><ssdm name="m2_load_12"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:285  %m1_addr_13 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_12_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_13"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
.reset:286  %m1_load_13 = load double* %m1_addr_13, align 8

]]></Node>
<StgValue><ssdm name="m1_load_13"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="9">
<![CDATA[
.reset:287  %tmp_5_12_cast = sext i9 %tmp_5_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_5_12_cast"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="10">
<![CDATA[
.reset:288  %tmp_6_12 = zext i10 %tmp_5_12_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:289  %m2_addr_13 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_12

]]></Node>
<StgValue><ssdm name="m2_addr_13"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
.reset:290  %m2_load_13 = load double* %m2_addr_13, align 8

]]></Node>
<StgValue><ssdm name="m2_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:35  %tmp_4_13_mid2_v = or i12 %i_col_mid2, 14

]]></Node>
<StgValue><ssdm name="tmp_4_13_mid2_v"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
.reset:36  %tmp_4_13_mid2 = zext i12 %tmp_4_13_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_13_mid2"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:37  %tmp_4_14_mid2_v = or i12 %i_col_mid2, 15

]]></Node>
<StgValue><ssdm name="tmp_4_14_mid2_v"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="12">
<![CDATA[
.reset:38  %tmp_4_14_mid2 = zext i12 %tmp_4_14_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_14_mid2"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:149  call void (...)* @_ssdm_op_SpecFUCore(double %mult, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="9" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:151  %sum_1 = fadd double %mult, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:170  %mult_2 = fmul double %m1_load_2, %m2_load_2

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:181  %mult_3 = fmul double %m1_load_3, %m2_load_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:192  %mult_4 = fmul double %m1_load_4, %m2_load_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:203  %mult_5 = fmul double %m1_load_5, %m2_load_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:214  %mult_6 = fmul double %m1_load_6, %m2_load_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:225  %mult_7 = fmul double %m1_load_7, %m2_load_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:236  %mult_8 = fmul double %m1_load_8, %m2_load_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:247  %mult_9 = fmul double %m1_load_9, %m2_load_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:258  %mult_s = fmul double %m1_load_10, %m2_load_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:269  %mult_10 = fmul double %m1_load_11, %m2_load_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
.reset:275  %m1_load_12 = load double* %m1_addr_12, align 8

]]></Node>
<StgValue><ssdm name="m1_load_12"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
.reset:279  %m2_load_12 = load double* %m2_addr_12, align 8

]]></Node>
<StgValue><ssdm name="m2_load_12"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="12">
<![CDATA[
.reset:286  %m1_load_13 = load double* %m1_addr_13, align 8

]]></Node>
<StgValue><ssdm name="m1_load_13"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="12">
<![CDATA[
.reset:290  %m2_load_13 = load double* %m2_addr_13, align 8

]]></Node>
<StgValue><ssdm name="m2_load_13"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:296  %m1_addr_14 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_13_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_14"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="12">
<![CDATA[
.reset:297  %m1_load_14 = load double* %m1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="m1_load_14"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="8">
<![CDATA[
.reset:298  %tmp_5_13_cast = sext i8 %tmp_5_s to i10

]]></Node>
<StgValue><ssdm name="tmp_5_13_cast"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="10">
<![CDATA[
.reset:299  %tmp_6_13 = zext i10 %tmp_5_13_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:300  %m2_addr_14 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_13

]]></Node>
<StgValue><ssdm name="m2_addr_14"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
.reset:301  %m2_load_14 = load double* %m2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="m2_load_14"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:307  %m1_addr_15 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_14_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_15"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
.reset:308  %m1_load_15 = load double* %m1_addr_15, align 8

]]></Node>
<StgValue><ssdm name="m1_load_15"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="7">
<![CDATA[
.reset:309  %tmp_5_14_cast = sext i7 %tmp_5_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_5_14_cast"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="10">
<![CDATA[
.reset:310  %tmp_6_14 = zext i10 %tmp_5_14_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:311  %m2_addr_15 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_14

]]></Node>
<StgValue><ssdm name="m2_addr_15"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
.reset:312  %m2_load_15 = load double* %m2_addr_15, align 8

]]></Node>
<StgValue><ssdm name="m2_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="485" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:39  %tmp_4_15_mid2_v = or i12 %i_col_mid2, 16

]]></Node>
<StgValue><ssdm name="tmp_4_15_mid2_v"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
.reset:40  %tmp_4_15_mid2 = zext i12 %tmp_4_15_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_15_mid2"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:41  %tmp_4_16_mid2_v = or i12 %i_col_mid2, 17

]]></Node>
<StgValue><ssdm name="tmp_4_16_mid2_v"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
.reset:42  %tmp_4_16_mid2 = zext i12 %tmp_4_16_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_16_mid2"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="7">
<![CDATA[
.reset:138  %j_cast5_cast = zext i7 %j_mid2 to i11

]]></Node>
<StgValue><ssdm name="j_cast5_cast"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:151  %sum_1 = fadd double %mult, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:192  %mult_4 = fmul double %m1_load_4, %m2_load_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:203  %mult_5 = fmul double %m1_load_5, %m2_load_5

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:214  %mult_6 = fmul double %m1_load_6, %m2_load_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:225  %mult_7 = fmul double %m1_load_7, %m2_load_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:236  %mult_8 = fmul double %m1_load_8, %m2_load_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:247  %mult_9 = fmul double %m1_load_9, %m2_load_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:258  %mult_s = fmul double %m1_load_10, %m2_load_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:269  %mult_10 = fmul double %m1_load_11, %m2_load_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:280  %mult_11 = fmul double %m1_load_12, %m2_load_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:291  %mult_12 = fmul double %m1_load_13, %m2_load_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="12">
<![CDATA[
.reset:297  %m1_load_14 = load double* %m1_addr_14, align 8

]]></Node>
<StgValue><ssdm name="m1_load_14"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="12">
<![CDATA[
.reset:301  %m2_load_14 = load double* %m2_addr_14, align 8

]]></Node>
<StgValue><ssdm name="m2_load_14"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="12">
<![CDATA[
.reset:308  %m1_load_15 = load double* %m1_addr_15, align 8

]]></Node>
<StgValue><ssdm name="m1_load_15"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
.reset:312  %m2_load_15 = load double* %m2_addr_15, align 8

]]></Node>
<StgValue><ssdm name="m2_load_15"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:318  %m1_addr_16 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_15_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_16"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
.reset:319  %m1_load_16 = load double* %m1_addr_16, align 8

]]></Node>
<StgValue><ssdm name="m1_load_16"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.reset:320  %tmp_5_4 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="11">
<![CDATA[
.reset:321  %tmp_6_15 = zext i11 %tmp_5_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:322  %m2_addr_16 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_15

]]></Node>
<StgValue><ssdm name="m2_addr_16"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="12">
<![CDATA[
.reset:323  %m2_load_16 = load double* %m2_addr_16, align 8

]]></Node>
<StgValue><ssdm name="m2_load_16"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:329  %m1_addr_17 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_16_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_17"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
.reset:330  %m1_load_17 = load double* %m1_addr_17, align 8

]]></Node>
<StgValue><ssdm name="m1_load_17"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:331  %tmp_5_7 = add i11 -960, %j_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="11">
<![CDATA[
.reset:332  %tmp_6_16 = zext i11 %tmp_5_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:333  %m2_addr_17 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_16

]]></Node>
<StgValue><ssdm name="m2_addr_17"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="12">
<![CDATA[
.reset:334  %m2_load_17 = load double* %m2_addr_17, align 8

]]></Node>
<StgValue><ssdm name="m2_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="517" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:43  %tmp_4_17_mid2_v = or i12 %i_col_mid2, 18

]]></Node>
<StgValue><ssdm name="tmp_4_17_mid2_v"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="12">
<![CDATA[
.reset:44  %tmp_4_17_mid2 = zext i12 %tmp_4_17_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_17_mid2"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:45  %tmp_4_18_mid2_v = or i12 %i_col_mid2, 19

]]></Node>
<StgValue><ssdm name="tmp_4_18_mid2_v"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
.reset:46  %tmp_4_18_mid2 = zext i12 %tmp_4_18_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_18_mid2"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:151  %sum_1 = fadd double %mult, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:214  %mult_6 = fmul double %m1_load_6, %m2_load_6

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:225  %mult_7 = fmul double %m1_load_7, %m2_load_7

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:236  %mult_8 = fmul double %m1_load_8, %m2_load_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:247  %mult_9 = fmul double %m1_load_9, %m2_load_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:258  %mult_s = fmul double %m1_load_10, %m2_load_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:269  %mult_10 = fmul double %m1_load_11, %m2_load_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:280  %mult_11 = fmul double %m1_load_12, %m2_load_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:291  %mult_12 = fmul double %m1_load_13, %m2_load_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:302  %mult_13 = fmul double %m1_load_14, %m2_load_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:313  %mult_14 = fmul double %m1_load_15, %m2_load_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="12">
<![CDATA[
.reset:319  %m1_load_16 = load double* %m1_addr_16, align 8

]]></Node>
<StgValue><ssdm name="m1_load_16"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="12">
<![CDATA[
.reset:323  %m2_load_16 = load double* %m2_addr_16, align 8

]]></Node>
<StgValue><ssdm name="m2_load_16"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
.reset:330  %m1_load_17 = load double* %m1_addr_17, align 8

]]></Node>
<StgValue><ssdm name="m1_load_17"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="12">
<![CDATA[
.reset:334  %m2_load_17 = load double* %m2_addr_17, align 8

]]></Node>
<StgValue><ssdm name="m2_load_17"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:340  %m1_addr_18 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_17_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_18"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="12">
<![CDATA[
.reset:341  %m1_load_18 = load double* %m1_addr_18, align 8

]]></Node>
<StgValue><ssdm name="m1_load_18"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.reset:342  %tmp_5_10 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -7, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="11">
<![CDATA[
.reset:343  %tmp_6_17 = zext i11 %tmp_5_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:344  %m2_addr_18 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_17

]]></Node>
<StgValue><ssdm name="m2_addr_18"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="12">
<![CDATA[
.reset:345  %m2_load_18 = load double* %m2_addr_18, align 8

]]></Node>
<StgValue><ssdm name="m2_load_18"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:351  %m1_addr_19 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_18_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_19"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
.reset:352  %m1_load_19 = load double* %m1_addr_19, align 8

]]></Node>
<StgValue><ssdm name="m1_load_19"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:353  %tmp_5_11 = add i11 -832, %j_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="11">
<![CDATA[
.reset:354  %tmp_6_18 = zext i11 %tmp_5_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:355  %m2_addr_19 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_18

]]></Node>
<StgValue><ssdm name="m2_addr_19"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="12">
<![CDATA[
.reset:356  %m2_load_19 = load double* %m2_addr_19, align 8

]]></Node>
<StgValue><ssdm name="m2_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:47  %tmp_4_19_mid2_v = or i12 %i_col_mid2, 20

]]></Node>
<StgValue><ssdm name="tmp_4_19_mid2_v"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
.reset:48  %tmp_4_19_mid2 = zext i12 %tmp_4_19_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_19_mid2"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:49  %tmp_4_20_mid2_v = or i12 %i_col_mid2, 21

]]></Node>
<StgValue><ssdm name="tmp_4_20_mid2_v"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
.reset:50  %tmp_4_20_mid2 = zext i12 %tmp_4_20_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_20_mid2"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:151  %sum_1 = fadd double %mult, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:236  %mult_8 = fmul double %m1_load_8, %m2_load_8

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:247  %mult_9 = fmul double %m1_load_9, %m2_load_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:258  %mult_s = fmul double %m1_load_10, %m2_load_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:269  %mult_10 = fmul double %m1_load_11, %m2_load_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:280  %mult_11 = fmul double %m1_load_12, %m2_load_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:291  %mult_12 = fmul double %m1_load_13, %m2_load_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:302  %mult_13 = fmul double %m1_load_14, %m2_load_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:313  %mult_14 = fmul double %m1_load_15, %m2_load_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:324  %mult_15 = fmul double %m1_load_16, %m2_load_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:335  %mult_16 = fmul double %m1_load_17, %m2_load_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="12">
<![CDATA[
.reset:341  %m1_load_18 = load double* %m1_addr_18, align 8

]]></Node>
<StgValue><ssdm name="m1_load_18"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="12">
<![CDATA[
.reset:345  %m2_load_18 = load double* %m2_addr_18, align 8

]]></Node>
<StgValue><ssdm name="m2_load_18"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
.reset:352  %m1_load_19 = load double* %m1_addr_19, align 8

]]></Node>
<StgValue><ssdm name="m1_load_19"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="12">
<![CDATA[
.reset:356  %m2_load_19 = load double* %m2_addr_19, align 8

]]></Node>
<StgValue><ssdm name="m2_load_19"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:362  %m1_addr_20 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_19_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_20"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="12">
<![CDATA[
.reset:363  %m1_load_20 = load double* %m1_addr_20, align 8

]]></Node>
<StgValue><ssdm name="m1_load_20"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.reset:364  %tmp_5_12 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -6, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="11">
<![CDATA[
.reset:365  %tmp_6_19 = zext i11 %tmp_5_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:366  %m2_addr_20 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_19

]]></Node>
<StgValue><ssdm name="m2_addr_20"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
.reset:367  %m2_load_20 = load double* %m2_addr_20, align 8

]]></Node>
<StgValue><ssdm name="m2_load_20"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:373  %m1_addr_21 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_20_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_21"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
.reset:374  %m1_load_21 = load double* %m1_addr_21, align 8

]]></Node>
<StgValue><ssdm name="m1_load_21"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:375  %tmp_5_13 = add i11 -704, %j_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="11">
<![CDATA[
.reset:376  %tmp_6_20 = zext i11 %tmp_5_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:377  %m2_addr_21 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_20

]]></Node>
<StgValue><ssdm name="m2_addr_21"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="12">
<![CDATA[
.reset:378  %m2_load_21 = load double* %m2_addr_21, align 8

]]></Node>
<StgValue><ssdm name="m2_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:51  %tmp_4_21_mid2_v = or i12 %i_col_mid2, 22

]]></Node>
<StgValue><ssdm name="tmp_4_21_mid2_v"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
.reset:52  %tmp_4_21_mid2 = zext i12 %tmp_4_21_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_21_mid2"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:53  %tmp_4_22_mid2_v = or i12 %i_col_mid2, 23

]]></Node>
<StgValue><ssdm name="tmp_4_22_mid2_v"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
.reset:54  %tmp_4_22_mid2 = zext i12 %tmp_4_22_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_22_mid2"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:160  call void (...)* @_ssdm_op_SpecFUCore(double %mult_1, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="13" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:162  %sum_1_1 = fadd double %sum_1, %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:258  %mult_s = fmul double %m1_load_10, %m2_load_10

]]></Node>
<StgValue><ssdm name="mult_s"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:269  %mult_10 = fmul double %m1_load_11, %m2_load_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:280  %mult_11 = fmul double %m1_load_12, %m2_load_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:291  %mult_12 = fmul double %m1_load_13, %m2_load_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:302  %mult_13 = fmul double %m1_load_14, %m2_load_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:313  %mult_14 = fmul double %m1_load_15, %m2_load_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:324  %mult_15 = fmul double %m1_load_16, %m2_load_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:335  %mult_16 = fmul double %m1_load_17, %m2_load_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:346  %mult_17 = fmul double %m1_load_18, %m2_load_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:357  %mult_18 = fmul double %m1_load_19, %m2_load_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="12">
<![CDATA[
.reset:363  %m1_load_20 = load double* %m1_addr_20, align 8

]]></Node>
<StgValue><ssdm name="m1_load_20"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
.reset:367  %m2_load_20 = load double* %m2_addr_20, align 8

]]></Node>
<StgValue><ssdm name="m2_load_20"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
.reset:374  %m1_load_21 = load double* %m1_addr_21, align 8

]]></Node>
<StgValue><ssdm name="m1_load_21"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="12">
<![CDATA[
.reset:378  %m2_load_21 = load double* %m2_addr_21, align 8

]]></Node>
<StgValue><ssdm name="m2_load_21"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:384  %m1_addr_22 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_21_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_22"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="12">
<![CDATA[
.reset:385  %m1_load_22 = load double* %m1_addr_22, align 8

]]></Node>
<StgValue><ssdm name="m1_load_22"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.reset:386  %tmp_5_14 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -5, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="11">
<![CDATA[
.reset:387  %tmp_6_21 = zext i11 %tmp_5_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:388  %m2_addr_22 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_21

]]></Node>
<StgValue><ssdm name="m2_addr_22"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
.reset:389  %m2_load_22 = load double* %m2_addr_22, align 8

]]></Node>
<StgValue><ssdm name="m2_load_22"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:395  %m1_addr_23 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_22_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_23"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
.reset:396  %m1_load_23 = load double* %m1_addr_23, align 8

]]></Node>
<StgValue><ssdm name="m1_load_23"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:397  %tmp_5_15 = add i11 -576, %j_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="11">
<![CDATA[
.reset:398  %tmp_6_22 = zext i11 %tmp_5_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:399  %m2_addr_23 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_22

]]></Node>
<StgValue><ssdm name="m2_addr_23"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="12">
<![CDATA[
.reset:400  %m2_load_23 = load double* %m2_addr_23, align 8

]]></Node>
<StgValue><ssdm name="m2_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:55  %tmp_4_23_mid2_v = or i12 %i_col_mid2, 24

]]></Node>
<StgValue><ssdm name="tmp_4_23_mid2_v"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="12">
<![CDATA[
.reset:56  %tmp_4_23_mid2 = zext i12 %tmp_4_23_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_23_mid2"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:57  %tmp_4_24_mid2_v = or i12 %i_col_mid2, 25

]]></Node>
<StgValue><ssdm name="tmp_4_24_mid2_v"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
.reset:58  %tmp_4_24_mid2 = zext i12 %tmp_4_24_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_24_mid2"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:162  %sum_1_1 = fadd double %sum_1, %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:280  %mult_11 = fmul double %m1_load_12, %m2_load_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:291  %mult_12 = fmul double %m1_load_13, %m2_load_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:302  %mult_13 = fmul double %m1_load_14, %m2_load_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:313  %mult_14 = fmul double %m1_load_15, %m2_load_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:324  %mult_15 = fmul double %m1_load_16, %m2_load_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:335  %mult_16 = fmul double %m1_load_17, %m2_load_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:346  %mult_17 = fmul double %m1_load_18, %m2_load_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:357  %mult_18 = fmul double %m1_load_19, %m2_load_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:368  %mult_19 = fmul double %m1_load_20, %m2_load_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:379  %mult_20 = fmul double %m1_load_21, %m2_load_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="12">
<![CDATA[
.reset:385  %m1_load_22 = load double* %m1_addr_22, align 8

]]></Node>
<StgValue><ssdm name="m1_load_22"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
.reset:389  %m2_load_22 = load double* %m2_addr_22, align 8

]]></Node>
<StgValue><ssdm name="m2_load_22"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
.reset:396  %m1_load_23 = load double* %m1_addr_23, align 8

]]></Node>
<StgValue><ssdm name="m1_load_23"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="12">
<![CDATA[
.reset:400  %m2_load_23 = load double* %m2_addr_23, align 8

]]></Node>
<StgValue><ssdm name="m2_load_23"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:406  %m1_addr_24 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_23_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_24"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
.reset:407  %m1_load_24 = load double* %m1_addr_24, align 8

]]></Node>
<StgValue><ssdm name="m1_load_24"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="10">
<![CDATA[
.reset:408  %tmp_5_23_cast = sext i10 %tmp_5_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_23_cast"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="11">
<![CDATA[
.reset:409  %tmp_6_23 = zext i11 %tmp_5_23_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:410  %m2_addr_24 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_23

]]></Node>
<StgValue><ssdm name="m2_addr_24"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="12">
<![CDATA[
.reset:411  %m2_load_24 = load double* %m2_addr_24, align 8

]]></Node>
<StgValue><ssdm name="m2_load_24"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:417  %m1_addr_25 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_24_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_25"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="12">
<![CDATA[
.reset:418  %m1_load_25 = load double* %m1_addr_25, align 8

]]></Node>
<StgValue><ssdm name="m1_load_25"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="10">
<![CDATA[
.reset:419  %tmp_5_24_cast = sext i10 %tmp_5_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_24_cast"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="11">
<![CDATA[
.reset:420  %tmp_6_24 = zext i11 %tmp_5_24_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:421  %m2_addr_25 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_24

]]></Node>
<StgValue><ssdm name="m2_addr_25"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
.reset:422  %m2_load_25 = load double* %m2_addr_25, align 8

]]></Node>
<StgValue><ssdm name="m2_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="642" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:59  %tmp_4_25_mid2_v = or i12 %i_col_mid2, 26

]]></Node>
<StgValue><ssdm name="tmp_4_25_mid2_v"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
.reset:60  %tmp_4_25_mid2 = zext i12 %tmp_4_25_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_25_mid2"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:61  %tmp_4_26_mid2_v = or i12 %i_col_mid2, 27

]]></Node>
<StgValue><ssdm name="tmp_4_26_mid2_v"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="12">
<![CDATA[
.reset:62  %tmp_4_26_mid2 = zext i12 %tmp_4_26_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_26_mid2"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:162  %sum_1_1 = fadd double %sum_1, %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:302  %mult_13 = fmul double %m1_load_14, %m2_load_14

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:313  %mult_14 = fmul double %m1_load_15, %m2_load_15

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:324  %mult_15 = fmul double %m1_load_16, %m2_load_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:335  %mult_16 = fmul double %m1_load_17, %m2_load_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:346  %mult_17 = fmul double %m1_load_18, %m2_load_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:357  %mult_18 = fmul double %m1_load_19, %m2_load_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:368  %mult_19 = fmul double %m1_load_20, %m2_load_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:379  %mult_20 = fmul double %m1_load_21, %m2_load_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:390  %mult_21 = fmul double %m1_load_22, %m2_load_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:401  %mult_22 = fmul double %m1_load_23, %m2_load_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
.reset:407  %m1_load_24 = load double* %m1_addr_24, align 8

]]></Node>
<StgValue><ssdm name="m1_load_24"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="12">
<![CDATA[
.reset:411  %m2_load_24 = load double* %m2_addr_24, align 8

]]></Node>
<StgValue><ssdm name="m2_load_24"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="12">
<![CDATA[
.reset:418  %m1_load_25 = load double* %m1_addr_25, align 8

]]></Node>
<StgValue><ssdm name="m1_load_25"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
.reset:422  %m2_load_25 = load double* %m2_addr_25, align 8

]]></Node>
<StgValue><ssdm name="m2_load_25"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:428  %m1_addr_26 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_25_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_26"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="12">
<![CDATA[
.reset:429  %m1_load_26 = load double* %m1_addr_26, align 8

]]></Node>
<StgValue><ssdm name="m1_load_26"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="10">
<![CDATA[
.reset:430  %tmp_5_25_cast = sext i10 %tmp_5_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_25_cast"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="11">
<![CDATA[
.reset:431  %tmp_6_25 = zext i11 %tmp_5_25_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:432  %m2_addr_26 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_25

]]></Node>
<StgValue><ssdm name="m2_addr_26"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="12">
<![CDATA[
.reset:433  %m2_load_26 = load double* %m2_addr_26, align 8

]]></Node>
<StgValue><ssdm name="m2_load_26"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:439  %m1_addr_27 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_26_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_27"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="12">
<![CDATA[
.reset:440  %m1_load_27 = load double* %m1_addr_27, align 8

]]></Node>
<StgValue><ssdm name="m1_load_27"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="10">
<![CDATA[
.reset:441  %tmp_5_26_cast = sext i10 %tmp_5_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_26_cast"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="11">
<![CDATA[
.reset:442  %tmp_6_26 = zext i11 %tmp_5_26_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:443  %m2_addr_27 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_26

]]></Node>
<StgValue><ssdm name="m2_addr_27"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="12">
<![CDATA[
.reset:444  %m2_load_27 = load double* %m2_addr_27, align 8

]]></Node>
<StgValue><ssdm name="m2_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:63  %tmp_4_27_mid2_v = or i12 %i_col_mid2, 28

]]></Node>
<StgValue><ssdm name="tmp_4_27_mid2_v"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="12">
<![CDATA[
.reset:64  %tmp_4_27_mid2 = zext i12 %tmp_4_27_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_27_mid2"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:65  %tmp_4_28_mid2_v = or i12 %i_col_mid2, 29

]]></Node>
<StgValue><ssdm name="tmp_4_28_mid2_v"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
.reset:66  %tmp_4_28_mid2 = zext i12 %tmp_4_28_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_28_mid2"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:162  %sum_1_1 = fadd double %sum_1, %mult_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:324  %mult_15 = fmul double %m1_load_16, %m2_load_16

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:335  %mult_16 = fmul double %m1_load_17, %m2_load_17

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:346  %mult_17 = fmul double %m1_load_18, %m2_load_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:357  %mult_18 = fmul double %m1_load_19, %m2_load_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:368  %mult_19 = fmul double %m1_load_20, %m2_load_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:379  %mult_20 = fmul double %m1_load_21, %m2_load_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:390  %mult_21 = fmul double %m1_load_22, %m2_load_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:401  %mult_22 = fmul double %m1_load_23, %m2_load_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:412  %mult_23 = fmul double %m1_load_24, %m2_load_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:423  %mult_24 = fmul double %m1_load_25, %m2_load_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="12">
<![CDATA[
.reset:429  %m1_load_26 = load double* %m1_addr_26, align 8

]]></Node>
<StgValue><ssdm name="m1_load_26"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="12">
<![CDATA[
.reset:433  %m2_load_26 = load double* %m2_addr_26, align 8

]]></Node>
<StgValue><ssdm name="m2_load_26"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="12">
<![CDATA[
.reset:440  %m1_load_27 = load double* %m1_addr_27, align 8

]]></Node>
<StgValue><ssdm name="m1_load_27"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="12">
<![CDATA[
.reset:444  %m2_load_27 = load double* %m2_addr_27, align 8

]]></Node>
<StgValue><ssdm name="m2_load_27"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:450  %m1_addr_28 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_27_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_28"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="12">
<![CDATA[
.reset:451  %m1_load_28 = load double* %m1_addr_28, align 8

]]></Node>
<StgValue><ssdm name="m1_load_28"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="9">
<![CDATA[
.reset:452  %tmp_5_27_cast = sext i9 %tmp_5_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_27_cast"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="11">
<![CDATA[
.reset:453  %tmp_6_27 = zext i11 %tmp_5_27_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:454  %m2_addr_28 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_27

]]></Node>
<StgValue><ssdm name="m2_addr_28"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="12">
<![CDATA[
.reset:455  %m2_load_28 = load double* %m2_addr_28, align 8

]]></Node>
<StgValue><ssdm name="m2_load_28"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:461  %m1_addr_29 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_28_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_29"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="12">
<![CDATA[
.reset:462  %m1_load_29 = load double* %m1_addr_29, align 8

]]></Node>
<StgValue><ssdm name="m1_load_29"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="9">
<![CDATA[
.reset:463  %tmp_5_28_cast = sext i9 %tmp_5_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_28_cast"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="11">
<![CDATA[
.reset:464  %tmp_6_28 = zext i11 %tmp_5_28_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:465  %m2_addr_29 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_28

]]></Node>
<StgValue><ssdm name="m2_addr_29"/></StgValue>
</operation>

<operation id="703" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="12">
<![CDATA[
.reset:466  %m2_load_29 = load double* %m2_addr_29, align 8

]]></Node>
<StgValue><ssdm name="m2_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:67  %tmp_4_29_mid2_v = or i12 %i_col_mid2, 30

]]></Node>
<StgValue><ssdm name="tmp_4_29_mid2_v"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
.reset:68  %tmp_4_29_mid2 = zext i12 %tmp_4_29_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_29_mid2"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:69  %tmp_4_30_mid2_v = or i12 %i_col_mid2, 31

]]></Node>
<StgValue><ssdm name="tmp_4_30_mid2_v"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
.reset:70  %tmp_4_30_mid2 = zext i12 %tmp_4_30_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_30_mid2"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:171  call void (...)* @_ssdm_op_SpecFUCore(double %mult_2, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="17" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:173  %sum_1_2 = fadd double %sum_1_1, %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:346  %mult_17 = fmul double %m1_load_18, %m2_load_18

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:357  %mult_18 = fmul double %m1_load_19, %m2_load_19

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:368  %mult_19 = fmul double %m1_load_20, %m2_load_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:379  %mult_20 = fmul double %m1_load_21, %m2_load_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:390  %mult_21 = fmul double %m1_load_22, %m2_load_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:401  %mult_22 = fmul double %m1_load_23, %m2_load_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:412  %mult_23 = fmul double %m1_load_24, %m2_load_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:423  %mult_24 = fmul double %m1_load_25, %m2_load_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:434  %mult_25 = fmul double %m1_load_26, %m2_load_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:445  %mult_26 = fmul double %m1_load_27, %m2_load_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="12">
<![CDATA[
.reset:451  %m1_load_28 = load double* %m1_addr_28, align 8

]]></Node>
<StgValue><ssdm name="m1_load_28"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="12">
<![CDATA[
.reset:455  %m2_load_28 = load double* %m2_addr_28, align 8

]]></Node>
<StgValue><ssdm name="m2_load_28"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="12">
<![CDATA[
.reset:462  %m1_load_29 = load double* %m1_addr_29, align 8

]]></Node>
<StgValue><ssdm name="m1_load_29"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="12">
<![CDATA[
.reset:466  %m2_load_29 = load double* %m2_addr_29, align 8

]]></Node>
<StgValue><ssdm name="m2_load_29"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:472  %m1_addr_30 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_29_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_30"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="12">
<![CDATA[
.reset:473  %m1_load_30 = load double* %m1_addr_30, align 8

]]></Node>
<StgValue><ssdm name="m1_load_30"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="8">
<![CDATA[
.reset:474  %tmp_5_29_cast = sext i8 %tmp_5_s to i11

]]></Node>
<StgValue><ssdm name="tmp_5_29_cast"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="11">
<![CDATA[
.reset:475  %tmp_6_29 = zext i11 %tmp_5_29_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:476  %m2_addr_30 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_29

]]></Node>
<StgValue><ssdm name="m2_addr_30"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="12">
<![CDATA[
.reset:477  %m2_load_30 = load double* %m2_addr_30, align 8

]]></Node>
<StgValue><ssdm name="m2_load_30"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:483  %m1_addr_31 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_30_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_31"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="12">
<![CDATA[
.reset:484  %m1_load_31 = load double* %m1_addr_31, align 8

]]></Node>
<StgValue><ssdm name="m1_load_31"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="7">
<![CDATA[
.reset:485  %tmp_5_30_cast = sext i7 %tmp_5_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_5_30_cast"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="11">
<![CDATA[
.reset:486  %tmp_6_30 = zext i11 %tmp_5_30_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:487  %m2_addr_31 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_30

]]></Node>
<StgValue><ssdm name="m2_addr_31"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="12">
<![CDATA[
.reset:488  %m2_load_31 = load double* %m2_addr_31, align 8

]]></Node>
<StgValue><ssdm name="m2_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="736" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:71  %tmp_4_31_mid2_v = or i12 %i_col_mid2, 32

]]></Node>
<StgValue><ssdm name="tmp_4_31_mid2_v"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
.reset:72  %tmp_4_31_mid2 = zext i12 %tmp_4_31_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_31_mid2"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:73  %tmp_4_32_mid2_v = or i12 %i_col_mid2, 33

]]></Node>
<StgValue><ssdm name="tmp_4_32_mid2_v"/></StgValue>
</operation>

<operation id="739" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
.reset:74  %tmp_4_32_mid2 = zext i12 %tmp_4_32_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_32_mid2"/></StgValue>
</operation>

<operation id="740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="7">
<![CDATA[
.reset:135  %j_cast5 = zext i7 %j_mid2 to i12

]]></Node>
<StgValue><ssdm name="j_cast5"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:173  %sum_1_2 = fadd double %sum_1_1, %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:368  %mult_19 = fmul double %m1_load_20, %m2_load_20

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:379  %mult_20 = fmul double %m1_load_21, %m2_load_21

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:390  %mult_21 = fmul double %m1_load_22, %m2_load_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:401  %mult_22 = fmul double %m1_load_23, %m2_load_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:412  %mult_23 = fmul double %m1_load_24, %m2_load_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:423  %mult_24 = fmul double %m1_load_25, %m2_load_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:434  %mult_25 = fmul double %m1_load_26, %m2_load_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:445  %mult_26 = fmul double %m1_load_27, %m2_load_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:456  %mult_27 = fmul double %m1_load_28, %m2_load_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:467  %mult_28 = fmul double %m1_load_29, %m2_load_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="12">
<![CDATA[
.reset:473  %m1_load_30 = load double* %m1_addr_30, align 8

]]></Node>
<StgValue><ssdm name="m1_load_30"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="12">
<![CDATA[
.reset:477  %m2_load_30 = load double* %m2_addr_30, align 8

]]></Node>
<StgValue><ssdm name="m2_load_30"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="12">
<![CDATA[
.reset:484  %m1_load_31 = load double* %m1_addr_31, align 8

]]></Node>
<StgValue><ssdm name="m1_load_31"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="12">
<![CDATA[
.reset:488  %m2_load_31 = load double* %m2_addr_31, align 8

]]></Node>
<StgValue><ssdm name="m2_load_31"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:494  %m1_addr_32 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_31_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_32"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="12">
<![CDATA[
.reset:495  %m1_load_32 = load double* %m1_addr_32, align 8

]]></Node>
<StgValue><ssdm name="m1_load_32"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:496  %tmp_5_16 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -16, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="12">
<![CDATA[
.reset:497  %tmp_6_31 = zext i12 %tmp_5_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:498  %m2_addr_32 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_31

]]></Node>
<StgValue><ssdm name="m2_addr_32"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="12">
<![CDATA[
.reset:499  %m2_load_32 = load double* %m2_addr_32, align 8

]]></Node>
<StgValue><ssdm name="m2_load_32"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:505  %m1_addr_33 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_32_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_33"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
.reset:506  %m1_load_33 = load double* %m1_addr_33, align 8

]]></Node>
<StgValue><ssdm name="m1_load_33"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:507  %tmp_5_17 = add i12 -1984, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="12">
<![CDATA[
.reset:508  %tmp_6_32 = zext i12 %tmp_5_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:509  %m2_addr_33 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_32

]]></Node>
<StgValue><ssdm name="m2_addr_33"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="12">
<![CDATA[
.reset:510  %m2_load_33 = load double* %m2_addr_33, align 8

]]></Node>
<StgValue><ssdm name="m2_load_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="768" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:75  %tmp_4_33_mid2_v = or i12 %i_col_mid2, 34

]]></Node>
<StgValue><ssdm name="tmp_4_33_mid2_v"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="12">
<![CDATA[
.reset:76  %tmp_4_33_mid2 = zext i12 %tmp_4_33_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_33_mid2"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:77  %tmp_4_34_mid2_v = or i12 %i_col_mid2, 35

]]></Node>
<StgValue><ssdm name="tmp_4_34_mid2_v"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
.reset:78  %tmp_4_34_mid2 = zext i12 %tmp_4_34_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_34_mid2"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:173  %sum_1_2 = fadd double %sum_1_1, %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:390  %mult_21 = fmul double %m1_load_22, %m2_load_22

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:401  %mult_22 = fmul double %m1_load_23, %m2_load_23

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:412  %mult_23 = fmul double %m1_load_24, %m2_load_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:423  %mult_24 = fmul double %m1_load_25, %m2_load_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:434  %mult_25 = fmul double %m1_load_26, %m2_load_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:445  %mult_26 = fmul double %m1_load_27, %m2_load_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:456  %mult_27 = fmul double %m1_load_28, %m2_load_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:467  %mult_28 = fmul double %m1_load_29, %m2_load_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:478  %mult_29 = fmul double %m1_load_30, %m2_load_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:489  %mult_30 = fmul double %m1_load_31, %m2_load_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="12">
<![CDATA[
.reset:495  %m1_load_32 = load double* %m1_addr_32, align 8

]]></Node>
<StgValue><ssdm name="m1_load_32"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="12">
<![CDATA[
.reset:499  %m2_load_32 = load double* %m2_addr_32, align 8

]]></Node>
<StgValue><ssdm name="m2_load_32"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="12">
<![CDATA[
.reset:506  %m1_load_33 = load double* %m1_addr_33, align 8

]]></Node>
<StgValue><ssdm name="m1_load_33"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="12">
<![CDATA[
.reset:510  %m2_load_33 = load double* %m2_addr_33, align 8

]]></Node>
<StgValue><ssdm name="m2_load_33"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:516  %m1_addr_34 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_33_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_34"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="12">
<![CDATA[
.reset:517  %m1_load_34 = load double* %m1_addr_34, align 8

]]></Node>
<StgValue><ssdm name="m1_load_34"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:518  %tmp_5_18 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -15, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="12">
<![CDATA[
.reset:519  %tmp_6_33 = zext i12 %tmp_5_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:520  %m2_addr_34 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_33

]]></Node>
<StgValue><ssdm name="m2_addr_34"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="12">
<![CDATA[
.reset:521  %m2_load_34 = load double* %m2_addr_34, align 8

]]></Node>
<StgValue><ssdm name="m2_load_34"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:527  %m1_addr_35 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_34_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_35"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="12">
<![CDATA[
.reset:528  %m1_load_35 = load double* %m1_addr_35, align 8

]]></Node>
<StgValue><ssdm name="m1_load_35"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:529  %tmp_5_19 = add i12 -1856, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="12">
<![CDATA[
.reset:530  %tmp_6_34 = zext i12 %tmp_5_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:531  %m2_addr_35 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_34

]]></Node>
<StgValue><ssdm name="m2_addr_35"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="12">
<![CDATA[
.reset:532  %m2_load_35 = load double* %m2_addr_35, align 8

]]></Node>
<StgValue><ssdm name="m2_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:79  %tmp_4_35_mid2_v = or i12 %i_col_mid2, 36

]]></Node>
<StgValue><ssdm name="tmp_4_35_mid2_v"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
.reset:80  %tmp_4_35_mid2 = zext i12 %tmp_4_35_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_35_mid2"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:81  %tmp_4_36_mid2_v = or i12 %i_col_mid2, 37

]]></Node>
<StgValue><ssdm name="tmp_4_36_mid2_v"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="12">
<![CDATA[
.reset:82  %tmp_4_36_mid2 = zext i12 %tmp_4_36_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_36_mid2"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:173  %sum_1_2 = fadd double %sum_1_1, %mult_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:412  %mult_23 = fmul double %m1_load_24, %m2_load_24

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:423  %mult_24 = fmul double %m1_load_25, %m2_load_25

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:434  %mult_25 = fmul double %m1_load_26, %m2_load_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:445  %mult_26 = fmul double %m1_load_27, %m2_load_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:456  %mult_27 = fmul double %m1_load_28, %m2_load_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:467  %mult_28 = fmul double %m1_load_29, %m2_load_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:478  %mult_29 = fmul double %m1_load_30, %m2_load_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:489  %mult_30 = fmul double %m1_load_31, %m2_load_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:500  %mult_31 = fmul double %m1_load_32, %m2_load_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:511  %mult_32 = fmul double %m1_load_33, %m2_load_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="12">
<![CDATA[
.reset:517  %m1_load_34 = load double* %m1_addr_34, align 8

]]></Node>
<StgValue><ssdm name="m1_load_34"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="12">
<![CDATA[
.reset:521  %m2_load_34 = load double* %m2_addr_34, align 8

]]></Node>
<StgValue><ssdm name="m2_load_34"/></StgValue>
</operation>

<operation id="816" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="12">
<![CDATA[
.reset:528  %m1_load_35 = load double* %m1_addr_35, align 8

]]></Node>
<StgValue><ssdm name="m1_load_35"/></StgValue>
</operation>

<operation id="817" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="12">
<![CDATA[
.reset:532  %m2_load_35 = load double* %m2_addr_35, align 8

]]></Node>
<StgValue><ssdm name="m2_load_35"/></StgValue>
</operation>

<operation id="818" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:538  %m1_addr_36 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_35_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_36"/></StgValue>
</operation>

<operation id="819" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="12">
<![CDATA[
.reset:539  %m1_load_36 = load double* %m1_addr_36, align 8

]]></Node>
<StgValue><ssdm name="m1_load_36"/></StgValue>
</operation>

<operation id="820" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:540  %tmp_5_20 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -14, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="821" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="12">
<![CDATA[
.reset:541  %tmp_6_35 = zext i12 %tmp_5_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="822" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:542  %m2_addr_36 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_35

]]></Node>
<StgValue><ssdm name="m2_addr_36"/></StgValue>
</operation>

<operation id="823" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="12">
<![CDATA[
.reset:543  %m2_load_36 = load double* %m2_addr_36, align 8

]]></Node>
<StgValue><ssdm name="m2_load_36"/></StgValue>
</operation>

<operation id="824" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:549  %m1_addr_37 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_36_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_37"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="12">
<![CDATA[
.reset:550  %m1_load_37 = load double* %m1_addr_37, align 8

]]></Node>
<StgValue><ssdm name="m1_load_37"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:551  %tmp_5_21 = add i12 -1728, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="12">
<![CDATA[
.reset:552  %tmp_6_36 = zext i12 %tmp_5_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:553  %m2_addr_37 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_36

]]></Node>
<StgValue><ssdm name="m2_addr_37"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
.reset:554  %m2_load_37 = load double* %m2_addr_37, align 8

]]></Node>
<StgValue><ssdm name="m2_load_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="830" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:83  %tmp_4_37_mid2_v = or i12 %i_col_mid2, 38

]]></Node>
<StgValue><ssdm name="tmp_4_37_mid2_v"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
.reset:84  %tmp_4_37_mid2 = zext i12 %tmp_4_37_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_37_mid2"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:85  %tmp_4_38_mid2_v = or i12 %i_col_mid2, 39

]]></Node>
<StgValue><ssdm name="tmp_4_38_mid2_v"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
.reset:86  %tmp_4_38_mid2 = zext i12 %tmp_4_38_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_38_mid2"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:182  call void (...)* @_ssdm_op_SpecFUCore(double %mult_3, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="21" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:184  %sum_1_3 = fadd double %sum_1_2, %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:434  %mult_25 = fmul double %m1_load_26, %m2_load_26

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:445  %mult_26 = fmul double %m1_load_27, %m2_load_27

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:456  %mult_27 = fmul double %m1_load_28, %m2_load_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:467  %mult_28 = fmul double %m1_load_29, %m2_load_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:478  %mult_29 = fmul double %m1_load_30, %m2_load_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:489  %mult_30 = fmul double %m1_load_31, %m2_load_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:500  %mult_31 = fmul double %m1_load_32, %m2_load_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:511  %mult_32 = fmul double %m1_load_33, %m2_load_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:522  %mult_33 = fmul double %m1_load_34, %m2_load_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:533  %mult_34 = fmul double %m1_load_35, %m2_load_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="12">
<![CDATA[
.reset:539  %m1_load_36 = load double* %m1_addr_36, align 8

]]></Node>
<StgValue><ssdm name="m1_load_36"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="12">
<![CDATA[
.reset:543  %m2_load_36 = load double* %m2_addr_36, align 8

]]></Node>
<StgValue><ssdm name="m2_load_36"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="12">
<![CDATA[
.reset:550  %m1_load_37 = load double* %m1_addr_37, align 8

]]></Node>
<StgValue><ssdm name="m1_load_37"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
.reset:554  %m2_load_37 = load double* %m2_addr_37, align 8

]]></Node>
<StgValue><ssdm name="m2_load_37"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:560  %m1_addr_38 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_37_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_38"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="12">
<![CDATA[
.reset:561  %m1_load_38 = load double* %m1_addr_38, align 8

]]></Node>
<StgValue><ssdm name="m1_load_38"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:562  %tmp_5_22 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -13, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
.reset:563  %tmp_6_37 = zext i12 %tmp_5_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:564  %m2_addr_38 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_37

]]></Node>
<StgValue><ssdm name="m2_addr_38"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="12">
<![CDATA[
.reset:565  %m2_load_38 = load double* %m2_addr_38, align 8

]]></Node>
<StgValue><ssdm name="m2_load_38"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:571  %m1_addr_39 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_38_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_39"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="12">
<![CDATA[
.reset:572  %m1_load_39 = load double* %m1_addr_39, align 8

]]></Node>
<StgValue><ssdm name="m1_load_39"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:573  %tmp_5_23 = add i12 -1600, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="12">
<![CDATA[
.reset:574  %tmp_6_38 = zext i12 %tmp_5_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:575  %m2_addr_39 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_38

]]></Node>
<StgValue><ssdm name="m2_addr_39"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="12">
<![CDATA[
.reset:576  %m2_load_39 = load double* %m2_addr_39, align 8

]]></Node>
<StgValue><ssdm name="m2_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="862" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:87  %tmp_4_39_mid2_v = or i12 %i_col_mid2, 40

]]></Node>
<StgValue><ssdm name="tmp_4_39_mid2_v"/></StgValue>
</operation>

<operation id="863" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
.reset:88  %tmp_4_39_mid2 = zext i12 %tmp_4_39_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_39_mid2"/></StgValue>
</operation>

<operation id="864" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:89  %tmp_4_40_mid2_v = or i12 %i_col_mid2, 41

]]></Node>
<StgValue><ssdm name="tmp_4_40_mid2_v"/></StgValue>
</operation>

<operation id="865" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
.reset:90  %tmp_4_40_mid2 = zext i12 %tmp_4_40_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_40_mid2"/></StgValue>
</operation>

<operation id="866" st_id="22" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:184  %sum_1_3 = fadd double %sum_1_2, %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="867" st_id="22" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:456  %mult_27 = fmul double %m1_load_28, %m2_load_28

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="868" st_id="22" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:467  %mult_28 = fmul double %m1_load_29, %m2_load_29

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="869" st_id="22" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:478  %mult_29 = fmul double %m1_load_30, %m2_load_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="870" st_id="22" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:489  %mult_30 = fmul double %m1_load_31, %m2_load_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="871" st_id="22" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:500  %mult_31 = fmul double %m1_load_32, %m2_load_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="872" st_id="22" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:511  %mult_32 = fmul double %m1_load_33, %m2_load_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="873" st_id="22" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:522  %mult_33 = fmul double %m1_load_34, %m2_load_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="874" st_id="22" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:533  %mult_34 = fmul double %m1_load_35, %m2_load_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="875" st_id="22" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:544  %mult_35 = fmul double %m1_load_36, %m2_load_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="876" st_id="22" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:555  %mult_36 = fmul double %m1_load_37, %m2_load_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="877" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="12">
<![CDATA[
.reset:561  %m1_load_38 = load double* %m1_addr_38, align 8

]]></Node>
<StgValue><ssdm name="m1_load_38"/></StgValue>
</operation>

<operation id="878" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="12">
<![CDATA[
.reset:565  %m2_load_38 = load double* %m2_addr_38, align 8

]]></Node>
<StgValue><ssdm name="m2_load_38"/></StgValue>
</operation>

<operation id="879" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="12">
<![CDATA[
.reset:572  %m1_load_39 = load double* %m1_addr_39, align 8

]]></Node>
<StgValue><ssdm name="m1_load_39"/></StgValue>
</operation>

<operation id="880" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="12">
<![CDATA[
.reset:576  %m2_load_39 = load double* %m2_addr_39, align 8

]]></Node>
<StgValue><ssdm name="m2_load_39"/></StgValue>
</operation>

<operation id="881" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:582  %m1_addr_40 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_39_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_40"/></StgValue>
</operation>

<operation id="882" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="12">
<![CDATA[
.reset:583  %m1_load_40 = load double* %m1_addr_40, align 8

]]></Node>
<StgValue><ssdm name="m1_load_40"/></StgValue>
</operation>

<operation id="883" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:584  %tmp_5_24 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -12, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="12">
<![CDATA[
.reset:585  %tmp_6_39 = zext i12 %tmp_5_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="885" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:586  %m2_addr_40 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_39

]]></Node>
<StgValue><ssdm name="m2_addr_40"/></StgValue>
</operation>

<operation id="886" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="12">
<![CDATA[
.reset:587  %m2_load_40 = load double* %m2_addr_40, align 8

]]></Node>
<StgValue><ssdm name="m2_load_40"/></StgValue>
</operation>

<operation id="887" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:593  %m1_addr_41 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_40_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_41"/></StgValue>
</operation>

<operation id="888" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="12">
<![CDATA[
.reset:594  %m1_load_41 = load double* %m1_addr_41, align 8

]]></Node>
<StgValue><ssdm name="m1_load_41"/></StgValue>
</operation>

<operation id="889" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:595  %tmp_5_25 = add i12 -1472, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="890" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="12">
<![CDATA[
.reset:596  %tmp_6_40 = zext i12 %tmp_5_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:597  %m2_addr_41 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_40

]]></Node>
<StgValue><ssdm name="m2_addr_41"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="12">
<![CDATA[
.reset:598  %m2_load_41 = load double* %m2_addr_41, align 8

]]></Node>
<StgValue><ssdm name="m2_load_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="893" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:91  %tmp_4_41_mid2_v = or i12 %i_col_mid2, 42

]]></Node>
<StgValue><ssdm name="tmp_4_41_mid2_v"/></StgValue>
</operation>

<operation id="894" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
.reset:92  %tmp_4_41_mid2 = zext i12 %tmp_4_41_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_41_mid2"/></StgValue>
</operation>

<operation id="895" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:93  %tmp_4_42_mid2_v = or i12 %i_col_mid2, 43

]]></Node>
<StgValue><ssdm name="tmp_4_42_mid2_v"/></StgValue>
</operation>

<operation id="896" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
.reset:94  %tmp_4_42_mid2 = zext i12 %tmp_4_42_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_42_mid2"/></StgValue>
</operation>

<operation id="897" st_id="23" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:184  %sum_1_3 = fadd double %sum_1_2, %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="898" st_id="23" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:478  %mult_29 = fmul double %m1_load_30, %m2_load_30

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="899" st_id="23" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:489  %mult_30 = fmul double %m1_load_31, %m2_load_31

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="900" st_id="23" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:500  %mult_31 = fmul double %m1_load_32, %m2_load_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="901" st_id="23" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:511  %mult_32 = fmul double %m1_load_33, %m2_load_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="902" st_id="23" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:522  %mult_33 = fmul double %m1_load_34, %m2_load_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:533  %mult_34 = fmul double %m1_load_35, %m2_load_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:544  %mult_35 = fmul double %m1_load_36, %m2_load_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:555  %mult_36 = fmul double %m1_load_37, %m2_load_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:566  %mult_37 = fmul double %m1_load_38, %m2_load_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="907" st_id="23" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:577  %mult_38 = fmul double %m1_load_39, %m2_load_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="908" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="12">
<![CDATA[
.reset:583  %m1_load_40 = load double* %m1_addr_40, align 8

]]></Node>
<StgValue><ssdm name="m1_load_40"/></StgValue>
</operation>

<operation id="909" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="12">
<![CDATA[
.reset:587  %m2_load_40 = load double* %m2_addr_40, align 8

]]></Node>
<StgValue><ssdm name="m2_load_40"/></StgValue>
</operation>

<operation id="910" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="12">
<![CDATA[
.reset:594  %m1_load_41 = load double* %m1_addr_41, align 8

]]></Node>
<StgValue><ssdm name="m1_load_41"/></StgValue>
</operation>

<operation id="911" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="12">
<![CDATA[
.reset:598  %m2_load_41 = load double* %m2_addr_41, align 8

]]></Node>
<StgValue><ssdm name="m2_load_41"/></StgValue>
</operation>

<operation id="912" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:604  %m1_addr_42 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_41_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_42"/></StgValue>
</operation>

<operation id="913" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="12">
<![CDATA[
.reset:605  %m1_load_42 = load double* %m1_addr_42, align 8

]]></Node>
<StgValue><ssdm name="m1_load_42"/></StgValue>
</operation>

<operation id="914" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:606  %tmp_5_26 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -11, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="915" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="12">
<![CDATA[
.reset:607  %tmp_6_41 = zext i12 %tmp_5_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="916" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:608  %m2_addr_42 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_41

]]></Node>
<StgValue><ssdm name="m2_addr_42"/></StgValue>
</operation>

<operation id="917" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="12">
<![CDATA[
.reset:609  %m2_load_42 = load double* %m2_addr_42, align 8

]]></Node>
<StgValue><ssdm name="m2_load_42"/></StgValue>
</operation>

<operation id="918" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:615  %m1_addr_43 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_42_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_43"/></StgValue>
</operation>

<operation id="919" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="12">
<![CDATA[
.reset:616  %m1_load_43 = load double* %m1_addr_43, align 8

]]></Node>
<StgValue><ssdm name="m1_load_43"/></StgValue>
</operation>

<operation id="920" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:617  %tmp_5_27 = add i12 -1344, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="921" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="12">
<![CDATA[
.reset:618  %tmp_6_42 = zext i12 %tmp_5_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="922" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:619  %m2_addr_43 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_42

]]></Node>
<StgValue><ssdm name="m2_addr_43"/></StgValue>
</operation>

<operation id="923" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="12">
<![CDATA[
.reset:620  %m2_load_43 = load double* %m2_addr_43, align 8

]]></Node>
<StgValue><ssdm name="m2_load_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="924" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:95  %tmp_4_43_mid2_v = or i12 %i_col_mid2, 44

]]></Node>
<StgValue><ssdm name="tmp_4_43_mid2_v"/></StgValue>
</operation>

<operation id="925" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
.reset:96  %tmp_4_43_mid2 = zext i12 %tmp_4_43_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_43_mid2"/></StgValue>
</operation>

<operation id="926" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:97  %tmp_4_44_mid2_v = or i12 %i_col_mid2, 45

]]></Node>
<StgValue><ssdm name="tmp_4_44_mid2_v"/></StgValue>
</operation>

<operation id="927" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="12">
<![CDATA[
.reset:98  %tmp_4_44_mid2 = zext i12 %tmp_4_44_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_44_mid2"/></StgValue>
</operation>

<operation id="928" st_id="24" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:184  %sum_1_3 = fadd double %sum_1_2, %mult_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:500  %mult_31 = fmul double %m1_load_32, %m2_load_32

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:511  %mult_32 = fmul double %m1_load_33, %m2_load_33

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="931" st_id="24" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:522  %mult_33 = fmul double %m1_load_34, %m2_load_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="932" st_id="24" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:533  %mult_34 = fmul double %m1_load_35, %m2_load_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="933" st_id="24" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:544  %mult_35 = fmul double %m1_load_36, %m2_load_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="934" st_id="24" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:555  %mult_36 = fmul double %m1_load_37, %m2_load_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="935" st_id="24" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:566  %mult_37 = fmul double %m1_load_38, %m2_load_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="936" st_id="24" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:577  %mult_38 = fmul double %m1_load_39, %m2_load_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="937" st_id="24" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:588  %mult_39 = fmul double %m1_load_40, %m2_load_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="938" st_id="24" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:599  %mult_40 = fmul double %m1_load_41, %m2_load_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="939" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="12">
<![CDATA[
.reset:605  %m1_load_42 = load double* %m1_addr_42, align 8

]]></Node>
<StgValue><ssdm name="m1_load_42"/></StgValue>
</operation>

<operation id="940" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="12">
<![CDATA[
.reset:609  %m2_load_42 = load double* %m2_addr_42, align 8

]]></Node>
<StgValue><ssdm name="m2_load_42"/></StgValue>
</operation>

<operation id="941" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="12">
<![CDATA[
.reset:616  %m1_load_43 = load double* %m1_addr_43, align 8

]]></Node>
<StgValue><ssdm name="m1_load_43"/></StgValue>
</operation>

<operation id="942" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="12">
<![CDATA[
.reset:620  %m2_load_43 = load double* %m2_addr_43, align 8

]]></Node>
<StgValue><ssdm name="m2_load_43"/></StgValue>
</operation>

<operation id="943" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:626  %m1_addr_44 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_43_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_44"/></StgValue>
</operation>

<operation id="944" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="12">
<![CDATA[
.reset:627  %m1_load_44 = load double* %m1_addr_44, align 8

]]></Node>
<StgValue><ssdm name="m1_load_44"/></StgValue>
</operation>

<operation id="945" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:628  %tmp_5_28 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -10, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>

<operation id="946" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="12">
<![CDATA[
.reset:629  %tmp_6_43 = zext i12 %tmp_5_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="947" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:630  %m2_addr_44 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_43

]]></Node>
<StgValue><ssdm name="m2_addr_44"/></StgValue>
</operation>

<operation id="948" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="12">
<![CDATA[
.reset:631  %m2_load_44 = load double* %m2_addr_44, align 8

]]></Node>
<StgValue><ssdm name="m2_load_44"/></StgValue>
</operation>

<operation id="949" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:637  %m1_addr_45 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_44_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_45"/></StgValue>
</operation>

<operation id="950" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="12">
<![CDATA[
.reset:638  %m1_load_45 = load double* %m1_addr_45, align 8

]]></Node>
<StgValue><ssdm name="m1_load_45"/></StgValue>
</operation>

<operation id="951" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:639  %tmp_5_29 = add i12 -1216, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>

<operation id="952" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="12">
<![CDATA[
.reset:640  %tmp_6_44 = zext i12 %tmp_5_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="953" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:641  %m2_addr_45 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_44

]]></Node>
<StgValue><ssdm name="m2_addr_45"/></StgValue>
</operation>

<operation id="954" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="12">
<![CDATA[
.reset:642  %m2_load_45 = load double* %m2_addr_45, align 8

]]></Node>
<StgValue><ssdm name="m2_load_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="955" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:99  %tmp_4_45_mid2_v = or i12 %i_col_mid2, 46

]]></Node>
<StgValue><ssdm name="tmp_4_45_mid2_v"/></StgValue>
</operation>

<operation id="956" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="12">
<![CDATA[
.reset:100  %tmp_4_45_mid2 = zext i12 %tmp_4_45_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_45_mid2"/></StgValue>
</operation>

<operation id="957" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:101  %tmp_4_46_mid2_v = or i12 %i_col_mid2, 47

]]></Node>
<StgValue><ssdm name="tmp_4_46_mid2_v"/></StgValue>
</operation>

<operation id="958" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
.reset:102  %tmp_4_46_mid2 = zext i12 %tmp_4_46_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_46_mid2"/></StgValue>
</operation>

<operation id="959" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:193  call void (...)* @_ssdm_op_SpecFUCore(double %mult_4, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="25" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:195  %sum_1_4 = fadd double %sum_1_3, %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="961" st_id="25" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:522  %mult_33 = fmul double %m1_load_34, %m2_load_34

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="962" st_id="25" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:533  %mult_34 = fmul double %m1_load_35, %m2_load_35

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="963" st_id="25" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:544  %mult_35 = fmul double %m1_load_36, %m2_load_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="964" st_id="25" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:555  %mult_36 = fmul double %m1_load_37, %m2_load_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="965" st_id="25" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:566  %mult_37 = fmul double %m1_load_38, %m2_load_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="966" st_id="25" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:577  %mult_38 = fmul double %m1_load_39, %m2_load_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="967" st_id="25" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:588  %mult_39 = fmul double %m1_load_40, %m2_load_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="968" st_id="25" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:599  %mult_40 = fmul double %m1_load_41, %m2_load_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="969" st_id="25" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:610  %mult_41 = fmul double %m1_load_42, %m2_load_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="970" st_id="25" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:621  %mult_42 = fmul double %m1_load_43, %m2_load_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="971" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="12">
<![CDATA[
.reset:627  %m1_load_44 = load double* %m1_addr_44, align 8

]]></Node>
<StgValue><ssdm name="m1_load_44"/></StgValue>
</operation>

<operation id="972" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="12">
<![CDATA[
.reset:631  %m2_load_44 = load double* %m2_addr_44, align 8

]]></Node>
<StgValue><ssdm name="m2_load_44"/></StgValue>
</operation>

<operation id="973" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="12">
<![CDATA[
.reset:638  %m1_load_45 = load double* %m1_addr_45, align 8

]]></Node>
<StgValue><ssdm name="m1_load_45"/></StgValue>
</operation>

<operation id="974" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="12">
<![CDATA[
.reset:642  %m2_load_45 = load double* %m2_addr_45, align 8

]]></Node>
<StgValue><ssdm name="m2_load_45"/></StgValue>
</operation>

<operation id="975" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:648  %m1_addr_46 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_45_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_46"/></StgValue>
</operation>

<operation id="976" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="12">
<![CDATA[
.reset:649  %m1_load_46 = load double* %m1_addr_46, align 8

]]></Node>
<StgValue><ssdm name="m1_load_46"/></StgValue>
</operation>

<operation id="977" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.reset:650  %tmp_5_30 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 -9, i7 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>

<operation id="978" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="12">
<![CDATA[
.reset:651  %tmp_6_45 = zext i12 %tmp_5_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="979" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:652  %m2_addr_46 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_45

]]></Node>
<StgValue><ssdm name="m2_addr_46"/></StgValue>
</operation>

<operation id="980" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="12">
<![CDATA[
.reset:653  %m2_load_46 = load double* %m2_addr_46, align 8

]]></Node>
<StgValue><ssdm name="m2_load_46"/></StgValue>
</operation>

<operation id="981" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:659  %m1_addr_47 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_46_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_47"/></StgValue>
</operation>

<operation id="982" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="12">
<![CDATA[
.reset:660  %m1_load_47 = load double* %m1_addr_47, align 8

]]></Node>
<StgValue><ssdm name="m1_load_47"/></StgValue>
</operation>

<operation id="983" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:661  %tmp_5_31 = add i12 -1088, %j_cast5

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>

<operation id="984" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="12">
<![CDATA[
.reset:662  %tmp_6_46 = zext i12 %tmp_5_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="985" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:663  %m2_addr_47 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_46

]]></Node>
<StgValue><ssdm name="m2_addr_47"/></StgValue>
</operation>

<operation id="986" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="12">
<![CDATA[
.reset:664  %m2_load_47 = load double* %m2_addr_47, align 8

]]></Node>
<StgValue><ssdm name="m2_load_47"/></StgValue>
</operation>

<operation id="987" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:850  %j_1 = add i7 1, %j_mid2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="988" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:103  %tmp_4_47_mid2_v = or i12 %i_col_mid2, 48

]]></Node>
<StgValue><ssdm name="tmp_4_47_mid2_v"/></StgValue>
</operation>

<operation id="989" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="12">
<![CDATA[
.reset:104  %tmp_4_47_mid2 = zext i12 %tmp_4_47_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_47_mid2"/></StgValue>
</operation>

<operation id="990" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:105  %tmp_4_48_mid2_v = or i12 %i_col_mid2, 49

]]></Node>
<StgValue><ssdm name="tmp_4_48_mid2_v"/></StgValue>
</operation>

<operation id="991" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="12">
<![CDATA[
.reset:106  %tmp_4_48_mid2 = zext i12 %tmp_4_48_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_48_mid2"/></StgValue>
</operation>

<operation id="992" st_id="26" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:195  %sum_1_4 = fadd double %sum_1_3, %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="993" st_id="26" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:544  %mult_35 = fmul double %m1_load_36, %m2_load_36

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="994" st_id="26" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:555  %mult_36 = fmul double %m1_load_37, %m2_load_37

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="995" st_id="26" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:566  %mult_37 = fmul double %m1_load_38, %m2_load_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="996" st_id="26" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:577  %mult_38 = fmul double %m1_load_39, %m2_load_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="997" st_id="26" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:588  %mult_39 = fmul double %m1_load_40, %m2_load_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="998" st_id="26" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:599  %mult_40 = fmul double %m1_load_41, %m2_load_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="999" st_id="26" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:610  %mult_41 = fmul double %m1_load_42, %m2_load_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1000" st_id="26" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:621  %mult_42 = fmul double %m1_load_43, %m2_load_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1001" st_id="26" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:632  %mult_43 = fmul double %m1_load_44, %m2_load_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1002" st_id="26" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:643  %mult_44 = fmul double %m1_load_45, %m2_load_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1003" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="12">
<![CDATA[
.reset:649  %m1_load_46 = load double* %m1_addr_46, align 8

]]></Node>
<StgValue><ssdm name="m1_load_46"/></StgValue>
</operation>

<operation id="1004" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="12">
<![CDATA[
.reset:653  %m2_load_46 = load double* %m2_addr_46, align 8

]]></Node>
<StgValue><ssdm name="m2_load_46"/></StgValue>
</operation>

<operation id="1005" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="12">
<![CDATA[
.reset:660  %m1_load_47 = load double* %m1_addr_47, align 8

]]></Node>
<StgValue><ssdm name="m1_load_47"/></StgValue>
</operation>

<operation id="1006" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="12">
<![CDATA[
.reset:664  %m2_load_47 = load double* %m2_addr_47, align 8

]]></Node>
<StgValue><ssdm name="m2_load_47"/></StgValue>
</operation>

<operation id="1007" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:670  %m1_addr_48 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_47_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_48"/></StgValue>
</operation>

<operation id="1008" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="12">
<![CDATA[
.reset:671  %m1_load_48 = load double* %m1_addr_48, align 8

]]></Node>
<StgValue><ssdm name="m1_load_48"/></StgValue>
</operation>

<operation id="1009" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="11">
<![CDATA[
.reset:672  %tmp_5_47_cast = sext i11 %tmp_5_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_47_cast"/></StgValue>
</operation>

<operation id="1010" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="12">
<![CDATA[
.reset:673  %tmp_6_47 = zext i12 %tmp_5_47_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:674  %m2_addr_48 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_47

]]></Node>
<StgValue><ssdm name="m2_addr_48"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="12">
<![CDATA[
.reset:675  %m2_load_48 = load double* %m2_addr_48, align 8

]]></Node>
<StgValue><ssdm name="m2_load_48"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:681  %m1_addr_49 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_48_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_49"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="12">
<![CDATA[
.reset:682  %m1_load_49 = load double* %m1_addr_49, align 8

]]></Node>
<StgValue><ssdm name="m1_load_49"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="11">
<![CDATA[
.reset:683  %tmp_5_48_cast = sext i11 %tmp_5_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_48_cast"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="12">
<![CDATA[
.reset:684  %tmp_6_48 = zext i12 %tmp_5_48_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:685  %m2_addr_49 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_48

]]></Node>
<StgValue><ssdm name="m2_addr_49"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
.reset:686  %m2_load_49 = load double* %m2_addr_49, align 8

]]></Node>
<StgValue><ssdm name="m2_load_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1019" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:107  %tmp_4_49_mid2_v = or i12 %i_col_mid2, 50

]]></Node>
<StgValue><ssdm name="tmp_4_49_mid2_v"/></StgValue>
</operation>

<operation id="1020" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
.reset:108  %tmp_4_49_mid2 = zext i12 %tmp_4_49_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_49_mid2"/></StgValue>
</operation>

<operation id="1021" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:109  %tmp_4_50_mid2_v = or i12 %i_col_mid2, 51

]]></Node>
<StgValue><ssdm name="tmp_4_50_mid2_v"/></StgValue>
</operation>

<operation id="1022" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
.reset:110  %tmp_4_50_mid2 = zext i12 %tmp_4_50_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_50_mid2"/></StgValue>
</operation>

<operation id="1023" st_id="27" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:195  %sum_1_4 = fadd double %sum_1_3, %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1024" st_id="27" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:566  %mult_37 = fmul double %m1_load_38, %m2_load_38

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="1025" st_id="27" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:577  %mult_38 = fmul double %m1_load_39, %m2_load_39

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="1026" st_id="27" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:588  %mult_39 = fmul double %m1_load_40, %m2_load_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1027" st_id="27" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:599  %mult_40 = fmul double %m1_load_41, %m2_load_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1028" st_id="27" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:610  %mult_41 = fmul double %m1_load_42, %m2_load_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1029" st_id="27" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:621  %mult_42 = fmul double %m1_load_43, %m2_load_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1030" st_id="27" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:632  %mult_43 = fmul double %m1_load_44, %m2_load_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1031" st_id="27" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:643  %mult_44 = fmul double %m1_load_45, %m2_load_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1032" st_id="27" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:654  %mult_45 = fmul double %m1_load_46, %m2_load_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1033" st_id="27" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:665  %mult_46 = fmul double %m1_load_47, %m2_load_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1034" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="12">
<![CDATA[
.reset:671  %m1_load_48 = load double* %m1_addr_48, align 8

]]></Node>
<StgValue><ssdm name="m1_load_48"/></StgValue>
</operation>

<operation id="1035" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="12">
<![CDATA[
.reset:675  %m2_load_48 = load double* %m2_addr_48, align 8

]]></Node>
<StgValue><ssdm name="m2_load_48"/></StgValue>
</operation>

<operation id="1036" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="12">
<![CDATA[
.reset:682  %m1_load_49 = load double* %m1_addr_49, align 8

]]></Node>
<StgValue><ssdm name="m1_load_49"/></StgValue>
</operation>

<operation id="1037" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
.reset:686  %m2_load_49 = load double* %m2_addr_49, align 8

]]></Node>
<StgValue><ssdm name="m2_load_49"/></StgValue>
</operation>

<operation id="1038" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:692  %m1_addr_50 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_49_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_50"/></StgValue>
</operation>

<operation id="1039" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="12">
<![CDATA[
.reset:693  %m1_load_50 = load double* %m1_addr_50, align 8

]]></Node>
<StgValue><ssdm name="m1_load_50"/></StgValue>
</operation>

<operation id="1040" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="11">
<![CDATA[
.reset:694  %tmp_5_49_cast = sext i11 %tmp_5_10 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_49_cast"/></StgValue>
</operation>

<operation id="1041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="12">
<![CDATA[
.reset:695  %tmp_6_49 = zext i12 %tmp_5_49_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="1042" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:696  %m2_addr_50 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_49

]]></Node>
<StgValue><ssdm name="m2_addr_50"/></StgValue>
</operation>

<operation id="1043" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="12">
<![CDATA[
.reset:697  %m2_load_50 = load double* %m2_addr_50, align 8

]]></Node>
<StgValue><ssdm name="m2_load_50"/></StgValue>
</operation>

<operation id="1044" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:703  %m1_addr_51 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_50_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_51"/></StgValue>
</operation>

<operation id="1045" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="12">
<![CDATA[
.reset:704  %m1_load_51 = load double* %m1_addr_51, align 8

]]></Node>
<StgValue><ssdm name="m1_load_51"/></StgValue>
</operation>

<operation id="1046" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="11">
<![CDATA[
.reset:705  %tmp_5_50_cast = sext i11 %tmp_5_11 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_50_cast"/></StgValue>
</operation>

<operation id="1047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="12">
<![CDATA[
.reset:706  %tmp_6_50 = zext i12 %tmp_5_50_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="1048" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:707  %m2_addr_51 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_50

]]></Node>
<StgValue><ssdm name="m2_addr_51"/></StgValue>
</operation>

<operation id="1049" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="12">
<![CDATA[
.reset:708  %m2_load_51 = load double* %m2_addr_51, align 8

]]></Node>
<StgValue><ssdm name="m2_load_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1050" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:111  %tmp_4_51_mid2_v = or i12 %i_col_mid2, 52

]]></Node>
<StgValue><ssdm name="tmp_4_51_mid2_v"/></StgValue>
</operation>

<operation id="1051" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
.reset:112  %tmp_4_51_mid2 = zext i12 %tmp_4_51_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_51_mid2"/></StgValue>
</operation>

<operation id="1052" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:113  %tmp_4_52_mid2_v = or i12 %i_col_mid2, 53

]]></Node>
<StgValue><ssdm name="tmp_4_52_mid2_v"/></StgValue>
</operation>

<operation id="1053" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="12">
<![CDATA[
.reset:114  %tmp_4_52_mid2 = zext i12 %tmp_4_52_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_52_mid2"/></StgValue>
</operation>

<operation id="1054" st_id="28" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:195  %sum_1_4 = fadd double %sum_1_3, %mult_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="1055" st_id="28" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:588  %mult_39 = fmul double %m1_load_40, %m2_load_40

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="1056" st_id="28" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:599  %mult_40 = fmul double %m1_load_41, %m2_load_41

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="1057" st_id="28" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:610  %mult_41 = fmul double %m1_load_42, %m2_load_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1058" st_id="28" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:621  %mult_42 = fmul double %m1_load_43, %m2_load_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1059" st_id="28" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:632  %mult_43 = fmul double %m1_load_44, %m2_load_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1060" st_id="28" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:643  %mult_44 = fmul double %m1_load_45, %m2_load_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1061" st_id="28" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:654  %mult_45 = fmul double %m1_load_46, %m2_load_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1062" st_id="28" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:665  %mult_46 = fmul double %m1_load_47, %m2_load_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1063" st_id="28" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:676  %mult_47 = fmul double %m1_load_48, %m2_load_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1064" st_id="28" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:687  %mult_48 = fmul double %m1_load_49, %m2_load_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1065" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="12">
<![CDATA[
.reset:693  %m1_load_50 = load double* %m1_addr_50, align 8

]]></Node>
<StgValue><ssdm name="m1_load_50"/></StgValue>
</operation>

<operation id="1066" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="12">
<![CDATA[
.reset:697  %m2_load_50 = load double* %m2_addr_50, align 8

]]></Node>
<StgValue><ssdm name="m2_load_50"/></StgValue>
</operation>

<operation id="1067" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="12">
<![CDATA[
.reset:704  %m1_load_51 = load double* %m1_addr_51, align 8

]]></Node>
<StgValue><ssdm name="m1_load_51"/></StgValue>
</operation>

<operation id="1068" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="12">
<![CDATA[
.reset:708  %m2_load_51 = load double* %m2_addr_51, align 8

]]></Node>
<StgValue><ssdm name="m2_load_51"/></StgValue>
</operation>

<operation id="1069" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:714  %m1_addr_52 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_51_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_52"/></StgValue>
</operation>

<operation id="1070" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="12">
<![CDATA[
.reset:715  %m1_load_52 = load double* %m1_addr_52, align 8

]]></Node>
<StgValue><ssdm name="m1_load_52"/></StgValue>
</operation>

<operation id="1071" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="11">
<![CDATA[
.reset:716  %tmp_5_51_cast = sext i11 %tmp_5_12 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_51_cast"/></StgValue>
</operation>

<operation id="1072" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="12">
<![CDATA[
.reset:717  %tmp_6_51 = zext i12 %tmp_5_51_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="1073" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:718  %m2_addr_52 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_51

]]></Node>
<StgValue><ssdm name="m2_addr_52"/></StgValue>
</operation>

<operation id="1074" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="12">
<![CDATA[
.reset:719  %m2_load_52 = load double* %m2_addr_52, align 8

]]></Node>
<StgValue><ssdm name="m2_load_52"/></StgValue>
</operation>

<operation id="1075" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:725  %m1_addr_53 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_52_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_53"/></StgValue>
</operation>

<operation id="1076" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="12">
<![CDATA[
.reset:726  %m1_load_53 = load double* %m1_addr_53, align 8

]]></Node>
<StgValue><ssdm name="m1_load_53"/></StgValue>
</operation>

<operation id="1077" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="11">
<![CDATA[
.reset:727  %tmp_5_52_cast = sext i11 %tmp_5_13 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_52_cast"/></StgValue>
</operation>

<operation id="1078" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="12">
<![CDATA[
.reset:728  %tmp_6_52 = zext i12 %tmp_5_52_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="1079" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:729  %m2_addr_53 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_52

]]></Node>
<StgValue><ssdm name="m2_addr_53"/></StgValue>
</operation>

<operation id="1080" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="12">
<![CDATA[
.reset:730  %m2_load_53 = load double* %m2_addr_53, align 8

]]></Node>
<StgValue><ssdm name="m2_load_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1081" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:115  %tmp_4_53_mid2_v = or i12 %i_col_mid2, 54

]]></Node>
<StgValue><ssdm name="tmp_4_53_mid2_v"/></StgValue>
</operation>

<operation id="1082" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="12">
<![CDATA[
.reset:116  %tmp_4_53_mid2 = zext i12 %tmp_4_53_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_53_mid2"/></StgValue>
</operation>

<operation id="1083" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:117  %tmp_4_54_mid2_v = or i12 %i_col_mid2, 55

]]></Node>
<StgValue><ssdm name="tmp_4_54_mid2_v"/></StgValue>
</operation>

<operation id="1084" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
.reset:118  %tmp_4_54_mid2 = zext i12 %tmp_4_54_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_54_mid2"/></StgValue>
</operation>

<operation id="1085" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:204  call void (...)* @_ssdm_op_SpecFUCore(double %mult_5, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="29" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:206  %sum_1_5 = fadd double %sum_1_4, %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1087" st_id="29" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:610  %mult_41 = fmul double %m1_load_42, %m2_load_42

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="1088" st_id="29" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:621  %mult_42 = fmul double %m1_load_43, %m2_load_43

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="1089" st_id="29" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:632  %mult_43 = fmul double %m1_load_44, %m2_load_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1090" st_id="29" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:643  %mult_44 = fmul double %m1_load_45, %m2_load_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1091" st_id="29" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:654  %mult_45 = fmul double %m1_load_46, %m2_load_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1092" st_id="29" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:665  %mult_46 = fmul double %m1_load_47, %m2_load_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1093" st_id="29" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:676  %mult_47 = fmul double %m1_load_48, %m2_load_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1094" st_id="29" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:687  %mult_48 = fmul double %m1_load_49, %m2_load_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1095" st_id="29" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:698  %mult_49 = fmul double %m1_load_50, %m2_load_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1096" st_id="29" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:709  %mult_50 = fmul double %m1_load_51, %m2_load_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1097" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="12">
<![CDATA[
.reset:715  %m1_load_52 = load double* %m1_addr_52, align 8

]]></Node>
<StgValue><ssdm name="m1_load_52"/></StgValue>
</operation>

<operation id="1098" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="12">
<![CDATA[
.reset:719  %m2_load_52 = load double* %m2_addr_52, align 8

]]></Node>
<StgValue><ssdm name="m2_load_52"/></StgValue>
</operation>

<operation id="1099" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="12">
<![CDATA[
.reset:726  %m1_load_53 = load double* %m1_addr_53, align 8

]]></Node>
<StgValue><ssdm name="m1_load_53"/></StgValue>
</operation>

<operation id="1100" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="12">
<![CDATA[
.reset:730  %m2_load_53 = load double* %m2_addr_53, align 8

]]></Node>
<StgValue><ssdm name="m2_load_53"/></StgValue>
</operation>

<operation id="1101" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:736  %m1_addr_54 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_53_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_54"/></StgValue>
</operation>

<operation id="1102" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="12">
<![CDATA[
.reset:737  %m1_load_54 = load double* %m1_addr_54, align 8

]]></Node>
<StgValue><ssdm name="m1_load_54"/></StgValue>
</operation>

<operation id="1103" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="11">
<![CDATA[
.reset:738  %tmp_5_53_cast = sext i11 %tmp_5_14 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_53_cast"/></StgValue>
</operation>

<operation id="1104" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="12">
<![CDATA[
.reset:739  %tmp_6_53 = zext i12 %tmp_5_53_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="1105" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:740  %m2_addr_54 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_53

]]></Node>
<StgValue><ssdm name="m2_addr_54"/></StgValue>
</operation>

<operation id="1106" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="12">
<![CDATA[
.reset:741  %m2_load_54 = load double* %m2_addr_54, align 8

]]></Node>
<StgValue><ssdm name="m2_load_54"/></StgValue>
</operation>

<operation id="1107" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:747  %m1_addr_55 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_54_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_55"/></StgValue>
</operation>

<operation id="1108" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="12">
<![CDATA[
.reset:748  %m1_load_55 = load double* %m1_addr_55, align 8

]]></Node>
<StgValue><ssdm name="m1_load_55"/></StgValue>
</operation>

<operation id="1109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="11">
<![CDATA[
.reset:749  %tmp_5_54_cast = sext i11 %tmp_5_15 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_54_cast"/></StgValue>
</operation>

<operation id="1110" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="12">
<![CDATA[
.reset:750  %tmp_6_54 = zext i12 %tmp_5_54_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="1111" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:751  %m2_addr_55 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_54

]]></Node>
<StgValue><ssdm name="m2_addr_55"/></StgValue>
</operation>

<operation id="1112" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="12">
<![CDATA[
.reset:752  %m2_load_55 = load double* %m2_addr_55, align 8

]]></Node>
<StgValue><ssdm name="m2_load_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1113" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:119  %tmp_4_55_mid2_v = or i12 %i_col_mid2, 56

]]></Node>
<StgValue><ssdm name="tmp_4_55_mid2_v"/></StgValue>
</operation>

<operation id="1114" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
.reset:120  %tmp_4_55_mid2 = zext i12 %tmp_4_55_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_55_mid2"/></StgValue>
</operation>

<operation id="1115" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:121  %tmp_4_56_mid2_v = or i12 %i_col_mid2, 57

]]></Node>
<StgValue><ssdm name="tmp_4_56_mid2_v"/></StgValue>
</operation>

<operation id="1116" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="12">
<![CDATA[
.reset:122  %tmp_4_56_mid2 = zext i12 %tmp_4_56_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_56_mid2"/></StgValue>
</operation>

<operation id="1117" st_id="30" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:206  %sum_1_5 = fadd double %sum_1_4, %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1118" st_id="30" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:632  %mult_43 = fmul double %m1_load_44, %m2_load_44

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="1119" st_id="30" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:643  %mult_44 = fmul double %m1_load_45, %m2_load_45

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="1120" st_id="30" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:654  %mult_45 = fmul double %m1_load_46, %m2_load_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1121" st_id="30" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:665  %mult_46 = fmul double %m1_load_47, %m2_load_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1122" st_id="30" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:676  %mult_47 = fmul double %m1_load_48, %m2_load_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1123" st_id="30" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:687  %mult_48 = fmul double %m1_load_49, %m2_load_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1124" st_id="30" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:698  %mult_49 = fmul double %m1_load_50, %m2_load_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1125" st_id="30" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:709  %mult_50 = fmul double %m1_load_51, %m2_load_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1126" st_id="30" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:720  %mult_51 = fmul double %m1_load_52, %m2_load_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1127" st_id="30" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:731  %mult_52 = fmul double %m1_load_53, %m2_load_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1128" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="12">
<![CDATA[
.reset:737  %m1_load_54 = load double* %m1_addr_54, align 8

]]></Node>
<StgValue><ssdm name="m1_load_54"/></StgValue>
</operation>

<operation id="1129" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="12">
<![CDATA[
.reset:741  %m2_load_54 = load double* %m2_addr_54, align 8

]]></Node>
<StgValue><ssdm name="m2_load_54"/></StgValue>
</operation>

<operation id="1130" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="12">
<![CDATA[
.reset:748  %m1_load_55 = load double* %m1_addr_55, align 8

]]></Node>
<StgValue><ssdm name="m1_load_55"/></StgValue>
</operation>

<operation id="1131" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="12">
<![CDATA[
.reset:752  %m2_load_55 = load double* %m2_addr_55, align 8

]]></Node>
<StgValue><ssdm name="m2_load_55"/></StgValue>
</operation>

<operation id="1132" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:758  %m1_addr_56 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_55_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_56"/></StgValue>
</operation>

<operation id="1133" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="12">
<![CDATA[
.reset:759  %m1_load_56 = load double* %m1_addr_56, align 8

]]></Node>
<StgValue><ssdm name="m1_load_56"/></StgValue>
</operation>

<operation id="1134" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="10">
<![CDATA[
.reset:760  %tmp_5_55_cast = sext i10 %tmp_5_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_55_cast"/></StgValue>
</operation>

<operation id="1135" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="12">
<![CDATA[
.reset:761  %tmp_6_55 = zext i12 %tmp_5_55_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="1136" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:762  %m2_addr_56 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_55

]]></Node>
<StgValue><ssdm name="m2_addr_56"/></StgValue>
</operation>

<operation id="1137" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="12">
<![CDATA[
.reset:763  %m2_load_56 = load double* %m2_addr_56, align 8

]]></Node>
<StgValue><ssdm name="m2_load_56"/></StgValue>
</operation>

<operation id="1138" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:769  %m1_addr_57 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_56_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_57"/></StgValue>
</operation>

<operation id="1139" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
.reset:770  %m1_load_57 = load double* %m1_addr_57, align 8

]]></Node>
<StgValue><ssdm name="m1_load_57"/></StgValue>
</operation>

<operation id="1140" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="10">
<![CDATA[
.reset:771  %tmp_5_56_cast = sext i10 %tmp_5_9 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_56_cast"/></StgValue>
</operation>

<operation id="1141" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="12">
<![CDATA[
.reset:772  %tmp_6_56 = zext i12 %tmp_5_56_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="1142" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:773  %m2_addr_57 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_56

]]></Node>
<StgValue><ssdm name="m2_addr_57"/></StgValue>
</operation>

<operation id="1143" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="12">
<![CDATA[
.reset:774  %m2_load_57 = load double* %m2_addr_57, align 8

]]></Node>
<StgValue><ssdm name="m2_load_57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1144" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:123  %tmp_4_57_mid2_v = or i12 %i_col_mid2, 58

]]></Node>
<StgValue><ssdm name="tmp_4_57_mid2_v"/></StgValue>
</operation>

<operation id="1145" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="12">
<![CDATA[
.reset:124  %tmp_4_57_mid2 = zext i12 %tmp_4_57_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_57_mid2"/></StgValue>
</operation>

<operation id="1146" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:125  %tmp_4_58_mid2_v = or i12 %i_col_mid2, 59

]]></Node>
<StgValue><ssdm name="tmp_4_58_mid2_v"/></StgValue>
</operation>

<operation id="1147" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
.reset:126  %tmp_4_58_mid2 = zext i12 %tmp_4_58_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_58_mid2"/></StgValue>
</operation>

<operation id="1148" st_id="31" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:206  %sum_1_5 = fadd double %sum_1_4, %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1149" st_id="31" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:654  %mult_45 = fmul double %m1_load_46, %m2_load_46

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="1150" st_id="31" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:665  %mult_46 = fmul double %m1_load_47, %m2_load_47

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="1151" st_id="31" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:676  %mult_47 = fmul double %m1_load_48, %m2_load_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1152" st_id="31" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:687  %mult_48 = fmul double %m1_load_49, %m2_load_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1153" st_id="31" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:698  %mult_49 = fmul double %m1_load_50, %m2_load_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1154" st_id="31" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:709  %mult_50 = fmul double %m1_load_51, %m2_load_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1155" st_id="31" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:720  %mult_51 = fmul double %m1_load_52, %m2_load_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1156" st_id="31" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:731  %mult_52 = fmul double %m1_load_53, %m2_load_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1157" st_id="31" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:742  %mult_53 = fmul double %m1_load_54, %m2_load_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1158" st_id="31" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:753  %mult_54 = fmul double %m1_load_55, %m2_load_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1159" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="12">
<![CDATA[
.reset:759  %m1_load_56 = load double* %m1_addr_56, align 8

]]></Node>
<StgValue><ssdm name="m1_load_56"/></StgValue>
</operation>

<operation id="1160" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="12">
<![CDATA[
.reset:763  %m2_load_56 = load double* %m2_addr_56, align 8

]]></Node>
<StgValue><ssdm name="m2_load_56"/></StgValue>
</operation>

<operation id="1161" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
.reset:770  %m1_load_57 = load double* %m1_addr_57, align 8

]]></Node>
<StgValue><ssdm name="m1_load_57"/></StgValue>
</operation>

<operation id="1162" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="12">
<![CDATA[
.reset:774  %m2_load_57 = load double* %m2_addr_57, align 8

]]></Node>
<StgValue><ssdm name="m2_load_57"/></StgValue>
</operation>

<operation id="1163" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:780  %m1_addr_58 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_57_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_58"/></StgValue>
</operation>

<operation id="1164" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="12">
<![CDATA[
.reset:781  %m1_load_58 = load double* %m1_addr_58, align 8

]]></Node>
<StgValue><ssdm name="m1_load_58"/></StgValue>
</operation>

<operation id="1165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="10">
<![CDATA[
.reset:782  %tmp_5_57_cast = sext i10 %tmp_5_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_57_cast"/></StgValue>
</operation>

<operation id="1166" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="12">
<![CDATA[
.reset:783  %tmp_6_57 = zext i12 %tmp_5_57_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="1167" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:784  %m2_addr_58 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_57

]]></Node>
<StgValue><ssdm name="m2_addr_58"/></StgValue>
</operation>

<operation id="1168" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="12">
<![CDATA[
.reset:785  %m2_load_58 = load double* %m2_addr_58, align 8

]]></Node>
<StgValue><ssdm name="m2_load_58"/></StgValue>
</operation>

<operation id="1169" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:791  %m1_addr_59 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_58_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_59"/></StgValue>
</operation>

<operation id="1170" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="12">
<![CDATA[
.reset:792  %m1_load_59 = load double* %m1_addr_59, align 8

]]></Node>
<StgValue><ssdm name="m1_load_59"/></StgValue>
</operation>

<operation id="1171" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="10">
<![CDATA[
.reset:793  %tmp_5_58_cast = sext i10 %tmp_5_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_58_cast"/></StgValue>
</operation>

<operation id="1172" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="12">
<![CDATA[
.reset:794  %tmp_6_58 = zext i12 %tmp_5_58_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="1173" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:795  %m2_addr_59 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_58

]]></Node>
<StgValue><ssdm name="m2_addr_59"/></StgValue>
</operation>

<operation id="1174" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="12">
<![CDATA[
.reset:796  %m2_load_59 = load double* %m2_addr_59, align 8

]]></Node>
<StgValue><ssdm name="m2_load_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1175" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:127  %tmp_4_59_mid2_v = or i12 %i_col_mid2, 60

]]></Node>
<StgValue><ssdm name="tmp_4_59_mid2_v"/></StgValue>
</operation>

<operation id="1176" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
.reset:128  %tmp_4_59_mid2 = zext i12 %tmp_4_59_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_59_mid2"/></StgValue>
</operation>

<operation id="1177" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:129  %tmp_4_60_mid2_v = or i12 %i_col_mid2, 61

]]></Node>
<StgValue><ssdm name="tmp_4_60_mid2_v"/></StgValue>
</operation>

<operation id="1178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
.reset:130  %tmp_4_60_mid2 = zext i12 %tmp_4_60_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_60_mid2"/></StgValue>
</operation>

<operation id="1179" st_id="32" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:206  %sum_1_5 = fadd double %sum_1_4, %mult_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="1180" st_id="32" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:676  %mult_47 = fmul double %m1_load_48, %m2_load_48

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="1181" st_id="32" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:687  %mult_48 = fmul double %m1_load_49, %m2_load_49

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="1182" st_id="32" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:698  %mult_49 = fmul double %m1_load_50, %m2_load_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1183" st_id="32" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:709  %mult_50 = fmul double %m1_load_51, %m2_load_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1184" st_id="32" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:720  %mult_51 = fmul double %m1_load_52, %m2_load_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1185" st_id="32" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:731  %mult_52 = fmul double %m1_load_53, %m2_load_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1186" st_id="32" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:742  %mult_53 = fmul double %m1_load_54, %m2_load_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1187" st_id="32" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:753  %mult_54 = fmul double %m1_load_55, %m2_load_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1188" st_id="32" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:764  %mult_55 = fmul double %m1_load_56, %m2_load_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1189" st_id="32" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:775  %mult_56 = fmul double %m1_load_57, %m2_load_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1190" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="12">
<![CDATA[
.reset:781  %m1_load_58 = load double* %m1_addr_58, align 8

]]></Node>
<StgValue><ssdm name="m1_load_58"/></StgValue>
</operation>

<operation id="1191" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="12">
<![CDATA[
.reset:785  %m2_load_58 = load double* %m2_addr_58, align 8

]]></Node>
<StgValue><ssdm name="m2_load_58"/></StgValue>
</operation>

<operation id="1192" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="12">
<![CDATA[
.reset:792  %m1_load_59 = load double* %m1_addr_59, align 8

]]></Node>
<StgValue><ssdm name="m1_load_59"/></StgValue>
</operation>

<operation id="1193" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="12">
<![CDATA[
.reset:796  %m2_load_59 = load double* %m2_addr_59, align 8

]]></Node>
<StgValue><ssdm name="m2_load_59"/></StgValue>
</operation>

<operation id="1194" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:802  %m1_addr_60 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_59_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_60"/></StgValue>
</operation>

<operation id="1195" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="12">
<![CDATA[
.reset:803  %m1_load_60 = load double* %m1_addr_60, align 8

]]></Node>
<StgValue><ssdm name="m1_load_60"/></StgValue>
</operation>

<operation id="1196" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="9">
<![CDATA[
.reset:804  %tmp_5_59_cast = sext i9 %tmp_5_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_59_cast"/></StgValue>
</operation>

<operation id="1197" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="12">
<![CDATA[
.reset:805  %tmp_6_59 = zext i12 %tmp_5_59_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="1198" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:806  %m2_addr_60 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_59

]]></Node>
<StgValue><ssdm name="m2_addr_60"/></StgValue>
</operation>

<operation id="1199" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="12">
<![CDATA[
.reset:807  %m2_load_60 = load double* %m2_addr_60, align 8

]]></Node>
<StgValue><ssdm name="m2_load_60"/></StgValue>
</operation>

<operation id="1200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:813  %m1_addr_61 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_60_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_61"/></StgValue>
</operation>

<operation id="1201" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="12">
<![CDATA[
.reset:814  %m1_load_61 = load double* %m1_addr_61, align 8

]]></Node>
<StgValue><ssdm name="m1_load_61"/></StgValue>
</operation>

<operation id="1202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="9">
<![CDATA[
.reset:815  %tmp_5_60_cast9 = sext i9 %tmp_5_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_60_cast9"/></StgValue>
</operation>

<operation id="1203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="12">
<![CDATA[
.reset:816  %tmp_6_60 = zext i12 %tmp_5_60_cast9 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="1204" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:817  %m2_addr_61 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_60

]]></Node>
<StgValue><ssdm name="m2_addr_61"/></StgValue>
</operation>

<operation id="1205" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="12">
<![CDATA[
.reset:818  %m2_load_61 = load double* %m2_addr_61, align 8

]]></Node>
<StgValue><ssdm name="m2_load_61"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:131  %tmp_4_61_mid2_v = or i12 %i_col_mid2, 62

]]></Node>
<StgValue><ssdm name="tmp_4_61_mid2_v"/></StgValue>
</operation>

<operation id="1207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="12">
<![CDATA[
.reset:132  %tmp_4_61_mid2 = zext i12 %tmp_4_61_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_61_mid2"/></StgValue>
</operation>

<operation id="1208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:133  %tmp_4_62_mid2_v = or i12 %i_col_mid2, 63

]]></Node>
<StgValue><ssdm name="tmp_4_62_mid2_v"/></StgValue>
</operation>

<operation id="1209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
.reset:134  %tmp_4_62_mid2 = zext i12 %tmp_4_62_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_62_mid2"/></StgValue>
</operation>

<operation id="1210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:215  call void (...)* @_ssdm_op_SpecFUCore(double %mult_6, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="33" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:217  %sum_1_6 = fadd double %sum_1_5, %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="1212" st_id="33" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:698  %mult_49 = fmul double %m1_load_50, %m2_load_50

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="1213" st_id="33" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:709  %mult_50 = fmul double %m1_load_51, %m2_load_51

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="1214" st_id="33" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:720  %mult_51 = fmul double %m1_load_52, %m2_load_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1215" st_id="33" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:731  %mult_52 = fmul double %m1_load_53, %m2_load_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1216" st_id="33" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:742  %mult_53 = fmul double %m1_load_54, %m2_load_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1217" st_id="33" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:753  %mult_54 = fmul double %m1_load_55, %m2_load_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1218" st_id="33" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:764  %mult_55 = fmul double %m1_load_56, %m2_load_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1219" st_id="33" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:775  %mult_56 = fmul double %m1_load_57, %m2_load_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1220" st_id="33" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:786  %mult_57 = fmul double %m1_load_58, %m2_load_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1221" st_id="33" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:797  %mult_58 = fmul double %m1_load_59, %m2_load_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1222" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="12">
<![CDATA[
.reset:803  %m1_load_60 = load double* %m1_addr_60, align 8

]]></Node>
<StgValue><ssdm name="m1_load_60"/></StgValue>
</operation>

<operation id="1223" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="12">
<![CDATA[
.reset:807  %m2_load_60 = load double* %m2_addr_60, align 8

]]></Node>
<StgValue><ssdm name="m2_load_60"/></StgValue>
</operation>

<operation id="1224" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="12">
<![CDATA[
.reset:814  %m1_load_61 = load double* %m1_addr_61, align 8

]]></Node>
<StgValue><ssdm name="m1_load_61"/></StgValue>
</operation>

<operation id="1225" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="12">
<![CDATA[
.reset:818  %m2_load_61 = load double* %m2_addr_61, align 8

]]></Node>
<StgValue><ssdm name="m2_load_61"/></StgValue>
</operation>

<operation id="1226" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:824  %m1_addr_62 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_61_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_62"/></StgValue>
</operation>

<operation id="1227" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="12">
<![CDATA[
.reset:825  %m1_load_62 = load double* %m1_addr_62, align 8

]]></Node>
<StgValue><ssdm name="m1_load_62"/></StgValue>
</operation>

<operation id="1228" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="8">
<![CDATA[
.reset:826  %tmp_5_61_cast8 = sext i8 %tmp_5_s to i12

]]></Node>
<StgValue><ssdm name="tmp_5_61_cast8"/></StgValue>
</operation>

<operation id="1229" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="12">
<![CDATA[
.reset:827  %tmp_6_61 = zext i12 %tmp_5_61_cast8 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="1230" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:828  %m2_addr_62 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_61

]]></Node>
<StgValue><ssdm name="m2_addr_62"/></StgValue>
</operation>

<operation id="1231" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="12">
<![CDATA[
.reset:829  %m2_load_62 = load double* %m2_addr_62, align 8

]]></Node>
<StgValue><ssdm name="m2_load_62"/></StgValue>
</operation>

<operation id="1232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:835  %m1_addr_63 = getelementptr [4096 x double]* %m1, i64 0, i64 %tmp_4_62_mid2

]]></Node>
<StgValue><ssdm name="m1_addr_63"/></StgValue>
</operation>

<operation id="1233" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="12">
<![CDATA[
.reset:836  %m1_load_63 = load double* %m1_addr_63, align 8

]]></Node>
<StgValue><ssdm name="m1_load_63"/></StgValue>
</operation>

<operation id="1234" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="7">
<![CDATA[
.reset:837  %tmp_5_62_cast7 = sext i7 %tmp_5_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_5_62_cast7"/></StgValue>
</operation>

<operation id="1235" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="12">
<![CDATA[
.reset:838  %tmp_6_62 = zext i12 %tmp_5_62_cast7 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="1236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:839  %m2_addr_63 = getelementptr [4096 x double]* %m2, i64 0, i64 %tmp_6_62

]]></Node>
<StgValue><ssdm name="m2_addr_63"/></StgValue>
</operation>

<operation id="1237" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="12">
<![CDATA[
.reset:840  %m2_load_63 = load double* %m2_addr_63, align 8

]]></Node>
<StgValue><ssdm name="m2_load_63"/></StgValue>
</operation>

<operation id="1238" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:845  %tmp = add i12 %j_cast5, %i_col_mid2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1239" st_id="34" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:217  %sum_1_6 = fadd double %sum_1_5, %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:720  %mult_51 = fmul double %m1_load_52, %m2_load_52

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:731  %mult_52 = fmul double %m1_load_53, %m2_load_53

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="1242" st_id="34" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:742  %mult_53 = fmul double %m1_load_54, %m2_load_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1243" st_id="34" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:753  %mult_54 = fmul double %m1_load_55, %m2_load_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1244" st_id="34" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:764  %mult_55 = fmul double %m1_load_56, %m2_load_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1245" st_id="34" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:775  %mult_56 = fmul double %m1_load_57, %m2_load_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1246" st_id="34" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:786  %mult_57 = fmul double %m1_load_58, %m2_load_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:797  %mult_58 = fmul double %m1_load_59, %m2_load_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:808  %mult_59 = fmul double %m1_load_60, %m2_load_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:819  %mult_60 = fmul double %m1_load_61, %m2_load_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="12">
<![CDATA[
.reset:825  %m1_load_62 = load double* %m1_addr_62, align 8

]]></Node>
<StgValue><ssdm name="m1_load_62"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="12">
<![CDATA[
.reset:829  %m2_load_62 = load double* %m2_addr_62, align 8

]]></Node>
<StgValue><ssdm name="m2_load_62"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="12">
<![CDATA[
.reset:836  %m1_load_63 = load double* %m1_addr_63, align 8

]]></Node>
<StgValue><ssdm name="m1_load_63"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="12">
<![CDATA[
.reset:840  %m2_load_63 = load double* %m2_addr_63, align 8

]]></Node>
<StgValue><ssdm name="m2_load_63"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1254" st_id="35" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:217  %sum_1_6 = fadd double %sum_1_5, %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="1255" st_id="35" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:742  %mult_53 = fmul double %m1_load_54, %m2_load_54

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="1256" st_id="35" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:753  %mult_54 = fmul double %m1_load_55, %m2_load_55

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="1257" st_id="35" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:764  %mult_55 = fmul double %m1_load_56, %m2_load_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1258" st_id="35" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:775  %mult_56 = fmul double %m1_load_57, %m2_load_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1259" st_id="35" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:786  %mult_57 = fmul double %m1_load_58, %m2_load_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1260" st_id="35" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:797  %mult_58 = fmul double %m1_load_59, %m2_load_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1261" st_id="35" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:808  %mult_59 = fmul double %m1_load_60, %m2_load_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1262" st_id="35" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:819  %mult_60 = fmul double %m1_load_61, %m2_load_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1263" st_id="35" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:830  %mult_61 = fmul double %m1_load_62, %m2_load_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1264" st_id="35" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:841  %mult_62 = fmul double %m1_load_63, %m2_load_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1265" st_id="36" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:217  %sum_1_6 = fadd double %sum_1_5, %mult_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="1266" st_id="36" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:764  %mult_55 = fmul double %m1_load_56, %m2_load_56

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="1267" st_id="36" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:775  %mult_56 = fmul double %m1_load_57, %m2_load_57

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="1268" st_id="36" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:786  %mult_57 = fmul double %m1_load_58, %m2_load_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1269" st_id="36" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:797  %mult_58 = fmul double %m1_load_59, %m2_load_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1270" st_id="36" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:808  %mult_59 = fmul double %m1_load_60, %m2_load_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1271" st_id="36" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:819  %mult_60 = fmul double %m1_load_61, %m2_load_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1272" st_id="36" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:830  %mult_61 = fmul double %m1_load_62, %m2_load_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1273" st_id="36" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:841  %mult_62 = fmul double %m1_load_63, %m2_load_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:226  call void (...)* @_ssdm_op_SpecFUCore(double %mult_7, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="37" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:228  %sum_1_7 = fadd double %sum_1_6, %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="1276" st_id="37" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:786  %mult_57 = fmul double %m1_load_58, %m2_load_58

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="1277" st_id="37" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:797  %mult_58 = fmul double %m1_load_59, %m2_load_59

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="1278" st_id="37" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:808  %mult_59 = fmul double %m1_load_60, %m2_load_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1279" st_id="37" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:819  %mult_60 = fmul double %m1_load_61, %m2_load_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1280" st_id="37" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:830  %mult_61 = fmul double %m1_load_62, %m2_load_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1281" st_id="37" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:841  %mult_62 = fmul double %m1_load_63, %m2_load_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1282" st_id="38" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:228  %sum_1_7 = fadd double %sum_1_6, %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="1283" st_id="38" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:808  %mult_59 = fmul double %m1_load_60, %m2_load_60

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="1284" st_id="38" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:819  %mult_60 = fmul double %m1_load_61, %m2_load_61

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="1285" st_id="38" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:830  %mult_61 = fmul double %m1_load_62, %m2_load_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1286" st_id="38" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:841  %mult_62 = fmul double %m1_load_63, %m2_load_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1287" st_id="39" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:228  %sum_1_7 = fadd double %sum_1_6, %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="1288" st_id="39" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:830  %mult_61 = fmul double %m1_load_62, %m2_load_62

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="1289" st_id="39" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:841  %mult_62 = fmul double %m1_load_63, %m2_load_63

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1290" st_id="40" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:228  %sum_1_7 = fadd double %sum_1_6, %mult_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:237  call void (...)* @_ssdm_op_SpecFUCore(double %mult_8, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="41" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:239  %sum_1_8 = fadd double %sum_1_7, %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1293" st_id="42" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:239  %sum_1_8 = fadd double %sum_1_7, %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1294" st_id="43" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:239  %sum_1_8 = fadd double %sum_1_7, %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1295" st_id="44" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:239  %sum_1_8 = fadd double %sum_1_7, %mult_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1296" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:248  call void (...)* @_ssdm_op_SpecFUCore(double %mult_9, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="45" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:250  %sum_1_9 = fadd double %sum_1_8, %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1298" st_id="46" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:250  %sum_1_9 = fadd double %sum_1_8, %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1299" st_id="47" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:250  %sum_1_9 = fadd double %sum_1_8, %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1300" st_id="48" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:250  %sum_1_9 = fadd double %sum_1_8, %mult_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1301" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:259  call void (...)* @_ssdm_op_SpecFUCore(double %mult_s, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="49" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:261  %sum_1_s = fadd double %sum_1_9, %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1303" st_id="50" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:261  %sum_1_s = fadd double %sum_1_9, %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1304" st_id="51" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:261  %sum_1_s = fadd double %sum_1_9, %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1305" st_id="52" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:261  %sum_1_s = fadd double %sum_1_9, %mult_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1306" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:270  call void (...)* @_ssdm_op_SpecFUCore(double %mult_10, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="53" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:272  %sum_1_10 = fadd double %sum_1_s, %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1308" st_id="54" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:272  %sum_1_10 = fadd double %sum_1_s, %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1309" st_id="55" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:272  %sum_1_10 = fadd double %sum_1_s, %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1310" st_id="56" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:272  %sum_1_10 = fadd double %sum_1_s, %mult_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1311" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:281  call void (...)* @_ssdm_op_SpecFUCore(double %mult_11, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="57" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:283  %sum_1_11 = fadd double %sum_1_10, %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1313" st_id="58" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:283  %sum_1_11 = fadd double %sum_1_10, %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1314" st_id="59" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:283  %sum_1_11 = fadd double %sum_1_10, %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1315" st_id="60" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:283  %sum_1_11 = fadd double %sum_1_10, %mult_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1316" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:292  call void (...)* @_ssdm_op_SpecFUCore(double %mult_12, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="61" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:294  %sum_1_12 = fadd double %sum_1_11, %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1318" st_id="62" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:294  %sum_1_12 = fadd double %sum_1_11, %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1319" st_id="63" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:294  %sum_1_12 = fadd double %sum_1_11, %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1320" st_id="64" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:294  %sum_1_12 = fadd double %sum_1_11, %mult_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1321" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:303  call void (...)* @_ssdm_op_SpecFUCore(double %mult_13, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="65" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:305  %sum_1_13 = fadd double %sum_1_12, %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1323" st_id="66" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:305  %sum_1_13 = fadd double %sum_1_12, %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1324" st_id="67" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:305  %sum_1_13 = fadd double %sum_1_12, %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1325" st_id="68" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:305  %sum_1_13 = fadd double %sum_1_12, %mult_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1326" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:314  call void (...)* @_ssdm_op_SpecFUCore(double %mult_14, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1327" st_id="69" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:316  %sum_1_14 = fadd double %sum_1_13, %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1328" st_id="70" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:316  %sum_1_14 = fadd double %sum_1_13, %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1329" st_id="71" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:316  %sum_1_14 = fadd double %sum_1_13, %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1330" st_id="72" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:316  %sum_1_14 = fadd double %sum_1_13, %mult_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">
</state>

<state id="74" st_id="74">

<operation id="1331" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:325  call void (...)* @_ssdm_op_SpecFUCore(double %mult_15, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1332" st_id="74" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:327  %sum_1_15 = fadd double %sum_1_14, %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1333" st_id="75" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:327  %sum_1_15 = fadd double %sum_1_14, %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1334" st_id="76" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:327  %sum_1_15 = fadd double %sum_1_14, %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1335" st_id="77" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:327  %sum_1_15 = fadd double %sum_1_14, %mult_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1336" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:336  call void (...)* @_ssdm_op_SpecFUCore(double %mult_16, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="78" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:338  %sum_1_16 = fadd double %sum_1_15, %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1338" st_id="79" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:338  %sum_1_16 = fadd double %sum_1_15, %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1339" st_id="80" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:338  %sum_1_16 = fadd double %sum_1_15, %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1340" st_id="81" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:338  %sum_1_16 = fadd double %sum_1_15, %mult_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1341" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:347  call void (...)* @_ssdm_op_SpecFUCore(double %mult_17, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="82" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:349  %sum_1_17 = fadd double %sum_1_16, %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1343" st_id="83" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:349  %sum_1_17 = fadd double %sum_1_16, %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1344" st_id="84" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:349  %sum_1_17 = fadd double %sum_1_16, %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1345" st_id="85" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:349  %sum_1_17 = fadd double %sum_1_16, %mult_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1346" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:358  call void (...)* @_ssdm_op_SpecFUCore(double %mult_18, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="86" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:360  %sum_1_18 = fadd double %sum_1_17, %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1348" st_id="87" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:360  %sum_1_18 = fadd double %sum_1_17, %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1349" st_id="88" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:360  %sum_1_18 = fadd double %sum_1_17, %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1350" st_id="89" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:360  %sum_1_18 = fadd double %sum_1_17, %mult_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1351" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:369  call void (...)* @_ssdm_op_SpecFUCore(double %mult_19, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="90" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:371  %sum_1_19 = fadd double %sum_1_18, %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1353" st_id="91" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:371  %sum_1_19 = fadd double %sum_1_18, %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1354" st_id="92" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:371  %sum_1_19 = fadd double %sum_1_18, %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1355" st_id="93" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:371  %sum_1_19 = fadd double %sum_1_18, %mult_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1356" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:380  call void (...)* @_ssdm_op_SpecFUCore(double %mult_20, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="94" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:382  %sum_1_20 = fadd double %sum_1_19, %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1358" st_id="95" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:382  %sum_1_20 = fadd double %sum_1_19, %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1359" st_id="96" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:382  %sum_1_20 = fadd double %sum_1_19, %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1360" st_id="97" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:382  %sum_1_20 = fadd double %sum_1_19, %mult_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1361" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:391  call void (...)* @_ssdm_op_SpecFUCore(double %mult_21, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1362" st_id="98" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:393  %sum_1_21 = fadd double %sum_1_20, %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1363" st_id="99" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:393  %sum_1_21 = fadd double %sum_1_20, %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1364" st_id="100" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:393  %sum_1_21 = fadd double %sum_1_20, %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1365" st_id="101" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:393  %sum_1_21 = fadd double %sum_1_20, %mult_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1366" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:402  call void (...)* @_ssdm_op_SpecFUCore(double %mult_22, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="102" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:404  %sum_1_22 = fadd double %sum_1_21, %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1368" st_id="103" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:404  %sum_1_22 = fadd double %sum_1_21, %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1369" st_id="104" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:404  %sum_1_22 = fadd double %sum_1_21, %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1370" st_id="105" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:404  %sum_1_22 = fadd double %sum_1_21, %mult_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1371" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:413  call void (...)* @_ssdm_op_SpecFUCore(double %mult_23, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="106" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:415  %sum_1_23 = fadd double %sum_1_22, %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1373" st_id="107" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:415  %sum_1_23 = fadd double %sum_1_22, %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1374" st_id="108" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:415  %sum_1_23 = fadd double %sum_1_22, %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1375" st_id="109" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:415  %sum_1_23 = fadd double %sum_1_22, %mult_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1376" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:424  call void (...)* @_ssdm_op_SpecFUCore(double %mult_24, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="110" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:426  %sum_1_24 = fadd double %sum_1_23, %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1378" st_id="111" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:426  %sum_1_24 = fadd double %sum_1_23, %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1379" st_id="112" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:426  %sum_1_24 = fadd double %sum_1_23, %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1380" st_id="113" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:426  %sum_1_24 = fadd double %sum_1_23, %mult_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1381" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:435  call void (...)* @_ssdm_op_SpecFUCore(double %mult_25, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="114" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:437  %sum_1_25 = fadd double %sum_1_24, %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1383" st_id="115" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:437  %sum_1_25 = fadd double %sum_1_24, %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1384" st_id="116" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:437  %sum_1_25 = fadd double %sum_1_24, %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1385" st_id="117" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:437  %sum_1_25 = fadd double %sum_1_24, %mult_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1386" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:446  call void (...)* @_ssdm_op_SpecFUCore(double %mult_26, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1387" st_id="118" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:448  %sum_1_26 = fadd double %sum_1_25, %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1388" st_id="119" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:448  %sum_1_26 = fadd double %sum_1_25, %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1389" st_id="120" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:448  %sum_1_26 = fadd double %sum_1_25, %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1390" st_id="121" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:448  %sum_1_26 = fadd double %sum_1_25, %mult_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1391" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:457  call void (...)* @_ssdm_op_SpecFUCore(double %mult_27, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="122" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:459  %sum_1_27 = fadd double %sum_1_26, %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1393" st_id="123" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:459  %sum_1_27 = fadd double %sum_1_26, %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1394" st_id="124" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:459  %sum_1_27 = fadd double %sum_1_26, %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1395" st_id="125" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:459  %sum_1_27 = fadd double %sum_1_26, %mult_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1396" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:468  call void (...)* @_ssdm_op_SpecFUCore(double %mult_28, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="126" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:470  %sum_1_28 = fadd double %sum_1_27, %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1398" st_id="127" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:470  %sum_1_28 = fadd double %sum_1_27, %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1399" st_id="128" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:470  %sum_1_28 = fadd double %sum_1_27, %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1400" st_id="129" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:470  %sum_1_28 = fadd double %sum_1_27, %mult_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1401" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:479  call void (...)* @_ssdm_op_SpecFUCore(double %mult_29, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="130" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:481  %sum_1_29 = fadd double %sum_1_28, %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1403" st_id="131" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:481  %sum_1_29 = fadd double %sum_1_28, %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1404" st_id="132" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:481  %sum_1_29 = fadd double %sum_1_28, %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1405" st_id="133" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:481  %sum_1_29 = fadd double %sum_1_28, %mult_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1406" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:490  call void (...)* @_ssdm_op_SpecFUCore(double %mult_30, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1407" st_id="134" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:492  %sum_1_30 = fadd double %sum_1_29, %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1408" st_id="135" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:492  %sum_1_30 = fadd double %sum_1_29, %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1409" st_id="136" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:492  %sum_1_30 = fadd double %sum_1_29, %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1410" st_id="137" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:492  %sum_1_30 = fadd double %sum_1_29, %mult_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">
</state>

<state id="139" st_id="139">

<operation id="1411" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:501  call void (...)* @_ssdm_op_SpecFUCore(double %mult_31, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1412" st_id="139" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:503  %sum_1_31 = fadd double %sum_1_30, %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1413" st_id="140" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:503  %sum_1_31 = fadd double %sum_1_30, %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1414" st_id="141" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:503  %sum_1_31 = fadd double %sum_1_30, %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1415" st_id="142" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:503  %sum_1_31 = fadd double %sum_1_30, %mult_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1416" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:512  call void (...)* @_ssdm_op_SpecFUCore(double %mult_32, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="143" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:514  %sum_1_32 = fadd double %sum_1_31, %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1418" st_id="144" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:514  %sum_1_32 = fadd double %sum_1_31, %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1419" st_id="145" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:514  %sum_1_32 = fadd double %sum_1_31, %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1420" st_id="146" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:514  %sum_1_32 = fadd double %sum_1_31, %mult_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1421" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:523  call void (...)* @_ssdm_op_SpecFUCore(double %mult_33, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="147" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:525  %sum_1_33 = fadd double %sum_1_32, %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1423" st_id="148" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:525  %sum_1_33 = fadd double %sum_1_32, %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1424" st_id="149" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:525  %sum_1_33 = fadd double %sum_1_32, %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1425" st_id="150" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:525  %sum_1_33 = fadd double %sum_1_32, %mult_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1426" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:534  call void (...)* @_ssdm_op_SpecFUCore(double %mult_34, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="151" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:536  %sum_1_34 = fadd double %sum_1_33, %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1428" st_id="152" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:536  %sum_1_34 = fadd double %sum_1_33, %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1429" st_id="153" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:536  %sum_1_34 = fadd double %sum_1_33, %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1430" st_id="154" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:536  %sum_1_34 = fadd double %sum_1_33, %mult_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1431" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:545  call void (...)* @_ssdm_op_SpecFUCore(double %mult_35, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1432" st_id="155" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:547  %sum_1_35 = fadd double %sum_1_34, %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1433" st_id="156" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:547  %sum_1_35 = fadd double %sum_1_34, %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1434" st_id="157" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:547  %sum_1_35 = fadd double %sum_1_34, %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1435" st_id="158" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:547  %sum_1_35 = fadd double %sum_1_34, %mult_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1436" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:556  call void (...)* @_ssdm_op_SpecFUCore(double %mult_36, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="159" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:558  %sum_1_36 = fadd double %sum_1_35, %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1438" st_id="160" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:558  %sum_1_36 = fadd double %sum_1_35, %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1439" st_id="161" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:558  %sum_1_36 = fadd double %sum_1_35, %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1440" st_id="162" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:558  %sum_1_36 = fadd double %sum_1_35, %mult_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1441" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:567  call void (...)* @_ssdm_op_SpecFUCore(double %mult_37, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="163" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:569  %sum_1_37 = fadd double %sum_1_36, %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1443" st_id="164" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:569  %sum_1_37 = fadd double %sum_1_36, %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1444" st_id="165" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:569  %sum_1_37 = fadd double %sum_1_36, %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1445" st_id="166" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:569  %sum_1_37 = fadd double %sum_1_36, %mult_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1446" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:578  call void (...)* @_ssdm_op_SpecFUCore(double %mult_38, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="167" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:580  %sum_1_38 = fadd double %sum_1_37, %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1448" st_id="168" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:580  %sum_1_38 = fadd double %sum_1_37, %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1449" st_id="169" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:580  %sum_1_38 = fadd double %sum_1_37, %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1450" st_id="170" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:580  %sum_1_38 = fadd double %sum_1_37, %mult_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1451" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:589  call void (...)* @_ssdm_op_SpecFUCore(double %mult_39, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="171" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:591  %sum_1_39 = fadd double %sum_1_38, %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1453" st_id="172" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:591  %sum_1_39 = fadd double %sum_1_38, %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1454" st_id="173" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:591  %sum_1_39 = fadd double %sum_1_38, %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1455" st_id="174" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:591  %sum_1_39 = fadd double %sum_1_38, %mult_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1456" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:600  call void (...)* @_ssdm_op_SpecFUCore(double %mult_40, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="175" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:602  %sum_1_40 = fadd double %sum_1_39, %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1458" st_id="176" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:602  %sum_1_40 = fadd double %sum_1_39, %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1459" st_id="177" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:602  %sum_1_40 = fadd double %sum_1_39, %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1460" st_id="178" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:602  %sum_1_40 = fadd double %sum_1_39, %mult_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1461" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:611  call void (...)* @_ssdm_op_SpecFUCore(double %mult_41, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="179" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:613  %sum_1_41 = fadd double %sum_1_40, %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1463" st_id="180" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:613  %sum_1_41 = fadd double %sum_1_40, %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1464" st_id="181" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:613  %sum_1_41 = fadd double %sum_1_40, %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1465" st_id="182" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:613  %sum_1_41 = fadd double %sum_1_40, %mult_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1466" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:622  call void (...)* @_ssdm_op_SpecFUCore(double %mult_42, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="183" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:624  %sum_1_42 = fadd double %sum_1_41, %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1468" st_id="184" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:624  %sum_1_42 = fadd double %sum_1_41, %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1469" st_id="185" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:624  %sum_1_42 = fadd double %sum_1_41, %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1470" st_id="186" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:624  %sum_1_42 = fadd double %sum_1_41, %mult_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1471" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:633  call void (...)* @_ssdm_op_SpecFUCore(double %mult_43, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="187" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:635  %sum_1_43 = fadd double %sum_1_42, %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1473" st_id="188" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:635  %sum_1_43 = fadd double %sum_1_42, %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1474" st_id="189" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:635  %sum_1_43 = fadd double %sum_1_42, %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1475" st_id="190" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:635  %sum_1_43 = fadd double %sum_1_42, %mult_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1476" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:644  call void (...)* @_ssdm_op_SpecFUCore(double %mult_44, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="191" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:646  %sum_1_44 = fadd double %sum_1_43, %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1478" st_id="192" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:646  %sum_1_44 = fadd double %sum_1_43, %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1479" st_id="193" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:646  %sum_1_44 = fadd double %sum_1_43, %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1480" st_id="194" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:646  %sum_1_44 = fadd double %sum_1_43, %mult_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1481" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:655  call void (...)* @_ssdm_op_SpecFUCore(double %mult_45, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="195" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:657  %sum_1_45 = fadd double %sum_1_44, %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1483" st_id="196" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:657  %sum_1_45 = fadd double %sum_1_44, %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1484" st_id="197" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:657  %sum_1_45 = fadd double %sum_1_44, %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1485" st_id="198" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:657  %sum_1_45 = fadd double %sum_1_44, %mult_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1486" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:666  call void (...)* @_ssdm_op_SpecFUCore(double %mult_46, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="199" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:668  %sum_1_46 = fadd double %sum_1_45, %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1488" st_id="200" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:668  %sum_1_46 = fadd double %sum_1_45, %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1489" st_id="201" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:668  %sum_1_46 = fadd double %sum_1_45, %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1490" st_id="202" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:668  %sum_1_46 = fadd double %sum_1_45, %mult_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">
</state>

<state id="204" st_id="204">

<operation id="1491" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:677  call void (...)* @_ssdm_op_SpecFUCore(double %mult_47, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="204" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:679  %sum_1_47 = fadd double %sum_1_46, %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1493" st_id="205" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:679  %sum_1_47 = fadd double %sum_1_46, %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1494" st_id="206" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:679  %sum_1_47 = fadd double %sum_1_46, %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1495" st_id="207" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:679  %sum_1_47 = fadd double %sum_1_46, %mult_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1496" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:688  call void (...)* @_ssdm_op_SpecFUCore(double %mult_48, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="208" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:690  %sum_1_48 = fadd double %sum_1_47, %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1498" st_id="209" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:690  %sum_1_48 = fadd double %sum_1_47, %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1499" st_id="210" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:690  %sum_1_48 = fadd double %sum_1_47, %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1500" st_id="211" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:690  %sum_1_48 = fadd double %sum_1_47, %mult_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1501" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:699  call void (...)* @_ssdm_op_SpecFUCore(double %mult_49, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="212" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:701  %sum_1_49 = fadd double %sum_1_48, %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1503" st_id="213" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:701  %sum_1_49 = fadd double %sum_1_48, %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1504" st_id="214" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:701  %sum_1_49 = fadd double %sum_1_48, %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1505" st_id="215" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:701  %sum_1_49 = fadd double %sum_1_48, %mult_49

]]></Node>
<StgValue><ssdm name="sum_1_49"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1506" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:710  call void (...)* @_ssdm_op_SpecFUCore(double %mult_50, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="216" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:712  %sum_1_50 = fadd double %sum_1_49, %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1508" st_id="217" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:712  %sum_1_50 = fadd double %sum_1_49, %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1509" st_id="218" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:712  %sum_1_50 = fadd double %sum_1_49, %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1510" st_id="219" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:712  %sum_1_50 = fadd double %sum_1_49, %mult_50

]]></Node>
<StgValue><ssdm name="sum_1_50"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1511" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:721  call void (...)* @_ssdm_op_SpecFUCore(double %mult_51, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1512" st_id="220" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:723  %sum_1_51 = fadd double %sum_1_50, %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1513" st_id="221" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:723  %sum_1_51 = fadd double %sum_1_50, %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1514" st_id="222" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:723  %sum_1_51 = fadd double %sum_1_50, %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1515" st_id="223" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:723  %sum_1_51 = fadd double %sum_1_50, %mult_51

]]></Node>
<StgValue><ssdm name="sum_1_51"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1516" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:732  call void (...)* @_ssdm_op_SpecFUCore(double %mult_52, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="224" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:734  %sum_1_52 = fadd double %sum_1_51, %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1518" st_id="225" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:734  %sum_1_52 = fadd double %sum_1_51, %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1519" st_id="226" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:734  %sum_1_52 = fadd double %sum_1_51, %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1520" st_id="227" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:734  %sum_1_52 = fadd double %sum_1_51, %mult_52

]]></Node>
<StgValue><ssdm name="sum_1_52"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1521" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:743  call void (...)* @_ssdm_op_SpecFUCore(double %mult_53, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="228" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:745  %sum_1_53 = fadd double %sum_1_52, %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1523" st_id="229" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:745  %sum_1_53 = fadd double %sum_1_52, %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1524" st_id="230" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:745  %sum_1_53 = fadd double %sum_1_52, %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1525" st_id="231" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:745  %sum_1_53 = fadd double %sum_1_52, %mult_53

]]></Node>
<StgValue><ssdm name="sum_1_53"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1526" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:754  call void (...)* @_ssdm_op_SpecFUCore(double %mult_54, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="232" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:756  %sum_1_54 = fadd double %sum_1_53, %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1528" st_id="233" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:756  %sum_1_54 = fadd double %sum_1_53, %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1529" st_id="234" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:756  %sum_1_54 = fadd double %sum_1_53, %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1530" st_id="235" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:756  %sum_1_54 = fadd double %sum_1_53, %mult_54

]]></Node>
<StgValue><ssdm name="sum_1_54"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1531" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:765  call void (...)* @_ssdm_op_SpecFUCore(double %mult_55, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="236" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:767  %sum_1_55 = fadd double %sum_1_54, %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1533" st_id="237" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:767  %sum_1_55 = fadd double %sum_1_54, %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1534" st_id="238" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:767  %sum_1_55 = fadd double %sum_1_54, %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1535" st_id="239" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:767  %sum_1_55 = fadd double %sum_1_54, %mult_55

]]></Node>
<StgValue><ssdm name="sum_1_55"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1536" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:776  call void (...)* @_ssdm_op_SpecFUCore(double %mult_56, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="240" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:778  %sum_1_56 = fadd double %sum_1_55, %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1538" st_id="241" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:778  %sum_1_56 = fadd double %sum_1_55, %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1539" st_id="242" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:778  %sum_1_56 = fadd double %sum_1_55, %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1540" st_id="243" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:778  %sum_1_56 = fadd double %sum_1_55, %mult_56

]]></Node>
<StgValue><ssdm name="sum_1_56"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1541" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:787  call void (...)* @_ssdm_op_SpecFUCore(double %mult_57, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="244" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:789  %sum_1_57 = fadd double %sum_1_56, %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1543" st_id="245" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:789  %sum_1_57 = fadd double %sum_1_56, %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1544" st_id="246" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:789  %sum_1_57 = fadd double %sum_1_56, %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1545" st_id="247" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:789  %sum_1_57 = fadd double %sum_1_56, %mult_57

]]></Node>
<StgValue><ssdm name="sum_1_57"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1546" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:798  call void (...)* @_ssdm_op_SpecFUCore(double %mult_58, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="248" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:800  %sum_1_58 = fadd double %sum_1_57, %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1548" st_id="249" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:800  %sum_1_58 = fadd double %sum_1_57, %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1549" st_id="250" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:800  %sum_1_58 = fadd double %sum_1_57, %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1550" st_id="251" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:800  %sum_1_58 = fadd double %sum_1_57, %mult_58

]]></Node>
<StgValue><ssdm name="sum_1_58"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1551" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:809  call void (...)* @_ssdm_op_SpecFUCore(double %mult_59, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1552" st_id="252" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:811  %sum_1_59 = fadd double %sum_1_58, %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1553" st_id="253" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:811  %sum_1_59 = fadd double %sum_1_58, %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1554" st_id="254" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:811  %sum_1_59 = fadd double %sum_1_58, %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1555" st_id="255" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:811  %sum_1_59 = fadd double %sum_1_58, %mult_59

]]></Node>
<StgValue><ssdm name="sum_1_59"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1556" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:820  call void (...)* @_ssdm_op_SpecFUCore(double %mult_60, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="256" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:822  %sum_1_60 = fadd double %sum_1_59, %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1558" st_id="257" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:822  %sum_1_60 = fadd double %sum_1_59, %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1559" st_id="258" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:822  %sum_1_60 = fadd double %sum_1_59, %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1560" st_id="259" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:822  %sum_1_60 = fadd double %sum_1_59, %mult_60

]]></Node>
<StgValue><ssdm name="sum_1_60"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1561" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:831  call void (...)* @_ssdm_op_SpecFUCore(double %mult_61, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="260" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:833  %sum_1_61 = fadd double %sum_1_60, %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1563" st_id="261" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:833  %sum_1_61 = fadd double %sum_1_60, %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1564" st_id="262" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:833  %sum_1_61 = fadd double %sum_1_60, %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1565" st_id="263" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:833  %sum_1_61 = fadd double %sum_1_60, %mult_61

]]></Node>
<StgValue><ssdm name="sum_1_61"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1566" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.reset:842  call void (...)* @_ssdm_op_SpecFUCore(double %mult_62, [1 x i8]* @p_str2, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="264" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:844  %sum_1_62 = fadd double %sum_1_61, %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1568" st_id="265" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:844  %sum_1_62 = fadd double %sum_1_61, %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1569" st_id="266" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:844  %sum_1_62 = fadd double %sum_1_61, %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1570" st_id="267" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:844  %sum_1_62 = fadd double %sum_1_61, %mult_62

]]></Node>
<StgValue><ssdm name="sum_1_62"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1571" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @outer_middle_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1573" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:139  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:140  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1575" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:141  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:142  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1577" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:150  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="1578" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:152  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1579" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:161  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="1580" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:163  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1581" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:172  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="1582" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:174  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1583" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:183  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="1584" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:185  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1585" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:194  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1586" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:196  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1587" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:205  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="1588" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:207  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1589" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:216  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1590" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:218  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1591" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:227  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1592" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:229  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1593" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:238  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1594" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:240  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1595" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:249  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1596" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:251  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1597" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:260  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1598" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:262  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1599" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:271  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1600" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:273  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1601" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:282  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1602" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:284  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1603" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:293  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1604" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:295  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1605" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:304  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1606" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:306  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1607" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:315  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1608" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:317  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1609" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:326  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1610" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:328  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1611" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:337  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1612" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:339  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1613" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:348  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1614" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:350  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1615" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:359  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1616" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:361  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1617" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:370  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1618" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:372  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1619" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:381  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1620" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:383  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1621" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:392  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1622" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:394  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1623" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:403  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1624" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:405  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1625" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:414  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1626" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:416  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1627" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:425  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1628" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:427  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1629" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:436  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1630" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:438  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1631" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:447  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1632" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:449  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1633" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:458  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1634" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:460  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1635" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:469  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1636" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:471  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1637" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:480  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1638" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:482  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1639" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:491  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1640" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:493  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1641" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:502  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1642" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:504  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1643" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:513  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1644" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:515  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1645" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:524  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1646" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:526  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1647" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:535  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1648" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:537  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1649" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:546  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1650" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:548  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1651" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:557  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1652" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:559  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1653" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:568  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1654" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:570  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1655" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:579  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1656" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:581  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1657" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:590  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1658" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:592  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1659" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:601  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1660" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:603  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1661" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:612  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1662" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:614  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1663" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:623  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1664" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:625  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1665" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:634  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1666" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:636  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1667" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:645  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1668" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:647  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1669" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:656  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1670" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:658  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1671" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:667  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1672" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:669  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1673" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:678  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1674" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:680  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1675" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:689  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1676" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:691  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1677" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:700  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1678" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:702  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1679" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:711  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_55) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1680" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:713  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1681" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:722  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1682" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:724  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1683" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:733  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1684" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:735  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1685" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:744  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1686" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:746  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1687" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:755  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_59) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1688" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:757  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1689" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:766  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1690" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:768  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1691" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:777  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1692" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:779  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1693" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:788  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_62) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1694" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:790  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1695" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:799  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_63) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1696" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:801  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1697" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:810  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_64) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1698" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:812  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1699" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:821  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_65) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1700" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:823  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1701" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:832  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_66) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1702" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:834  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1703" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:843  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_67) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1704" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="12">
<![CDATA[
.reset:846  %tmp_1 = zext i12 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1705" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:847  %prod_addr = getelementptr [4096 x double]* %prod, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="prod_addr"/></StgValue>
</operation>

<operation id="1706" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.reset:848  store double %sum_1_62, double* %prod_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:849  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1708" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
.reset:851  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1709" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
