# Tiny Tapeout project information
project:
  title:        "8-bit Up/Down Counter with Load"   # Project title
  author:       "Saubaan"                          # Your name
  discord:      ""                                 # Optional
  description:  "8-bit counter with async reset, sync load, up/down, and tri-state outputs" 
  language:     "Verilog"
  clock_hz:     0

  tiles: "1x1"

  # Must match top module in project.v
  top_module:  "tt_um_example"

  source_files:
    - "project.v"

pinout:
  # Inputs
  ui[0]: "load"
  ui[1]: "oe"
  ui[2]: "sdi"
  ui[3]: "sclk"
  ui[4]: "up"
  ui[5]: "en"
  ui[6]: ""
  ui[7]: ""

  # Outputs (counter value)
  uo[0]: "count[0]"
  uo[1]: "count[1]"
  uo[2]: "count[2]"
  uo[3]: "count[3]"
  uo[4]: "count[4]"
  uo[5]: "count[5]"
  uo[6]: "count[6]"
  uo[7]: "count[7]"

  # Bidirectional pins (unused)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6