#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001eb3e7dbc80 .scope module, "SRLatch_tb" "SRLatch_tb" 2 26;
 .timescale 0 0;
v000001eb3e7f2e50_0 .var "CLK", 0 0;
v000001eb3e7f2ef0_0 .var "En", 0 0;
v000001eb3e818660_0 .net "Q", 0 0, v000001eb3e815710_0;  1 drivers
v000001eb3e818700_0 .net "Qbar", 0 0, v000001eb3e7f2b30_0;  1 drivers
v000001eb3e8187a0_0 .var "R", 0 0;
v000001eb3e818840_0 .var "RST", 0 0;
v000001eb3e8188e0_0 .var "S", 0 0;
v000001eb3e823c20_0 .var/i "clk_pulse", 31 0;
S_000001eb3e7dbe10 .scope module, "SRLatch_inst" "SRLatch" 2 30, 2 1 0, S_000001eb3e7dbc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 1 "Q";
    .port_info 6 /OUTPUT 1 "Qbar";
v000001eb3e7f3190_0 .net "CLK", 0 0, v000001eb3e7f2e50_0;  1 drivers
v000001eb3e815710_0 .var "Q", 0 0;
v000001eb3e7f2b30_0 .var "Qbar", 0 0;
v000001eb3e7f2bd0_0 .net "R", 0 0, v000001eb3e8187a0_0;  1 drivers
v000001eb3e7f2c70_0 .net "S", 0 0, v000001eb3e8188e0_0;  1 drivers
v000001eb3e7f2d10_0 .net "enable", 0 0, v000001eb3e7f2ef0_0;  1 drivers
v000001eb3e7f2db0_0 .net "reset", 0 0, v000001eb3e818840_0;  1 drivers
E_000001eb3e81a5e0 .event anyedge, v000001eb3e7f2db0_0, v000001eb3e7f2d10_0, v000001eb3e7f3190_0;
    .scope S_000001eb3e7dbe10;
T_0 ;
    %wait E_000001eb3e81a5e0;
    %load/vec4 v000001eb3e7f2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb3e815710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb3e7f2b30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eb3e7f2d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001eb3e7f2c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001eb3e7f2bd0_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb3e815710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb3e7f2b30_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001eb3e7f2c70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v000001eb3e7f2bd0_0;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb3e815710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eb3e7f2b30_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001eb3e7f2c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v000001eb3e7f2bd0_0;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb3e815710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eb3e7f2b30_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001eb3e815710_0;
    %assign/vec4 v000001eb3e815710_0, 0;
    %load/vec4 v000001eb3e7f2b30_0;
    %assign/vec4 v000001eb3e7f2b30_0, 0;
T_0.11 ;
T_0.8 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eb3e7dbc80;
T_1 ;
    %vpi_call 2 32 "$dumpfile", "SRLatch_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eb3e7dbc80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e7f2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e818840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 46 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e7f2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e818840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 49 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e7f2ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e818840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e8188e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e8187a0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 52 "$display", "CLK=%b, S=%b, R=%b, En=%b, RST=%b, Q=%b, Qbar=%b", v000001eb3e7f2e50_0, v000001eb3e8188e0_0, v000001eb3e8187a0_0, v000001eb3e7f2ef0_0, v000001eb3e818840_0, v000001eb3e818660_0, v000001eb3e818700_0 {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001eb3e7dbc80;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3e7f2e50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb3e823c20_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001eb3e823c20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %load/vec4 v000001eb3e7f2e50_0;
    %inv;
    %store/vec4 v000001eb3e7f2e50_0, 0, 1;
    %load/vec4 v000001eb3e823c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb3e823c20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SRLatch.v";
