From 4f925dcd846f29974d3301056b112560c889710e Mon Sep 17 00:00:00 2001
From: Manikanta Mylavarapu <quic_mmanikan@quicinc.com>
Date: Thu, 1 Aug 2024 08:10:27 +0530
Subject: [PATCH] arm: mach-qcom: ipq5424: add support to bring up core2,3

Add code to bring up core2,3 for standalone kernel.

Change-Id: Ic35e658b87b98afdd112646559f4fea103879a24
Signed-off-by: Manikanta Mylavarapu <quic_mmanikan@quicinc.com>
---
 arch/arm/mach-qcom/platsmp.c | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/arch/arm/mach-qcom/platsmp.c b/arch/arm/mach-qcom/platsmp.c
index fdea5e074b4c..d1827e4562fa 100644
--- a/arch/arm/mach-qcom/platsmp.c
+++ b/arch/arm/mach-qcom/platsmp.c
@@ -126,6 +126,7 @@ static int a55ss_release_secondary(unsigned int cpu)
 	int ret = 0;
 	struct device_node *cpu_node, *acc_node;
 	void __iomem *reg;
+	void __iomem *el_mem_base;
 
 	cpu_node = of_get_cpu_node(cpu, NULL);
 	if (!cpu_node)
@@ -143,6 +144,23 @@ static int a55ss_release_secondary(unsigned int cpu)
 		goto out_acc_reg;
 	}
 
+	el_mem_base = ioremap(0x8A700150, 0xc);
+	if (IS_ERR_OR_NULL(el_mem_base)) {
+		pr_err("el_mem base ioremap is failed\n");
+	} else {
+		if (cpu == 0x2) { /* update core2 GICR */
+			writel(0xF280024, el_mem_base + 0x0);
+			writel(0xF280014, el_mem_base + 0x4);
+			writel(0xF290080, el_mem_base + 0x8);
+		} else if (cpu == 0x3) { /* update core3 GICR */
+			writel(0xF2A0024, el_mem_base + 0x0);
+			writel(0xF2A0014, el_mem_base + 0x4);
+			writel(0xF2B0080, el_mem_base + 0x8);
+		}
+	}
+
+	iounmap(el_mem_base);
+
 	a55ss_unclamp_cpu(reg);
 
 	/* Secondary CPU-N is now alive */
-- 
2.34.1

