Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.49 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.49 secs
 
--> Reading design: m.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "m.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "m"
Output Format                      : NGC
Target Device                      : xc3s400-4-tq144

---- Source Options
Top Module Name                    : m
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/m is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/m.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/m.vhd".
WARNING:HDLParsers:3607 - Unit work/m/Behavioral is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/m.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/m.vhd".
WARNING:HDLParsers:3607 - Unit work/drivermotor is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/driver.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/driver.vhd".
WARNING:HDLParsers:3607 - Unit work/drivermotor/Behavioral is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/driver.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/driver.vhd".
WARNING:HDLParsers:3607 - Unit work/micro_com2 is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/micro_com2.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd".
WARNING:HDLParsers:3607 - Unit work/micro_com2/Behavioral is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/micro_com2.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd".
WARNING:HDLParsers:3607 - Unit work/Write_to_USB is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/Write_to_USB.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/Write_to_USB.vhd".
WARNING:HDLParsers:3607 - Unit work/Write_to_USB/Behavioral is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/Write_to_USB.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/Write_to_USB.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/pwm.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/pwm.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm/Behavioral is now defined in a different file.  It was defined in "D:/GitHub/Yashil-fpga/pwm.vhd", and is now defined in "E:/Reza/Documents/github/Yashil-fpga/pwm.vhd".
Compiling vhdl file "E:/Reza/Documents/github/Yashil-fpga/pwm.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "E:/Reza/Documents/github/Yashil-fpga/driver.vhd" in Library work.
Architecture behavioral of Entity drivermotor is up to date.
Compiling vhdl file "E:/Reza/Documents/github/Yashil-fpga/Write_to_USB.vhd" in Library work.
Architecture behavioral of Entity write_to_usb is up to date.
Compiling vhdl file "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" in Library work.
Architecture behavioral of Entity micro_com2 is up to date.
Compiling vhdl file "E:/Reza/Documents/github/Yashil-fpga/m.vhd" in Library work.
Architecture behavioral of Entity m is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <m> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <drivermotor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Write_to_USB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <micro_com2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <m> in library <work> (Architecture <behavioral>).
WARNING:Xst:1541 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 223: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 226: Unconnected output port 'HALL_OUT' of component 'drivermotor'.
WARNING:Xst:1541 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 226: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 229: Unconnected output port 'HALL_OUT' of component 'drivermotor'.
WARNING:Xst:1541 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 229: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 232: Unconnected output port 'HALL_OUT' of component 'drivermotor'.
WARNING:Xst:1541 - "E:/Reza/Documents/github/Yashil-fpga/m.vhd" line 232: Different binding for component: <drivermotor>. Port <M_show> does not match.
Entity <m> analyzed. Unit <m> generated.

Analyzing Entity <drivermotor> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "E:/Reza/Documents/github/Yashil-fpga/driver.vhd" line 207: Width mismatch. <RPM_H> has a width of 27 bits but assigned expression is 43-bit wide.
WARNING:Xst:819 - "E:/Reza/Documents/github/Yashil-fpga/driver.vhd" line 226: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SPEED>
Entity <drivermotor> analyzed. Unit <drivermotor> generated.

Analyzing Entity <PWM> in library <work> (Architecture <behavioral>).
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <Write_to_USB> in library <work> (Architecture <behavioral>).
Entity <Write_to_USB> analyzed. Unit <Write_to_USB> generated.

Analyzing Entity <micro_com2> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: Width mismatch. <MAKsumB_in> has a width of 16 bits but assigned expression is 20-bit wide.
WARNING:Xst:1610 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: Width mismatch. <MAKsumB_out> has a width of 16 bits but assigned expression is 20-bit wide.
INFO:Xst:1607 - Contents of array <send_packet> may be accessed with an index that does not cover the full array size.
Entity <micro_com2> analyzed. Unit <micro_com2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Write_to_USB>.
    Related source file is "E:/Reza/Documents/github/Yashil-fpga/Write_to_USB.vhd".
    Found finite state machine <FSM_0> for signal <cnt1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_USB                   (rising_edge)        |
    | Clock enable       | cnt1$not0000              (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <USB_WR>.
    Found 8-bit register for signal <DATA_USB>.
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <Write_to_USB> synthesized.


Synthesizing Unit <micro_com2>.
    Related source file is "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd".
WARNING:Xst:1781 - Signal <send_packet<0:1>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <send_packet<18:40>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <receive_packet<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <receive_packet<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <receive_packet<18:40>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 167: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "E:/Reza/Documents/github/Yashil-fpga/micro_com2.vhd" line 127: The result of a 16x4-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 7-bit register for signal <DATA_OUT>.
    Found 16-bit register for signal <W1_sp>.
    Found 8-bit register for signal <SB_sp>.
    Found 8-bit register for signal <ocr_length>.
    Found 16-bit register for signal <W3_sp>.
    Found 16-bit register for signal <W0_sp>.
    Found 16-bit register for signal <W2_sp>.
    Found 7-bit 41-to-1 multiplexer for signal <$varindex0000> created at line 200.
    Found 1-bit register for signal <data_clk_flag>.
    Found 16-bit adder for signal <MAKsumA_in$add0000> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0000> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0001> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0002> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0003> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0004> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0005> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0006> created at line 124.
    Found 16-bit adder for signal <MAKsumA_in$addsub0007> created at line 124.
    Found 16-bit adder for signal <MAKsumA_out$add0000> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0000> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0001> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0002> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0003> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0004> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0005> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0006> created at line 164.
    Found 16-bit adder for signal <MAKsumA_out$addsub0007> created at line 164.
    Found 16-bit adder for signal <MAKsumB_in$add0000> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0000> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0001> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0002> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0003> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0004> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0005> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0006> created at line 127.
    Found 16-bit adder for signal <MAKsumB_in$addsub0007> created at line 127.
    Found 16x4-bit multiplier for signal <MAKsumB_in$mult0006> created at line 127.
    Found 16x4-bit multiplier for signal <MAKsumB_in$mult0007> created at line 127.
    Found 16x4-bit multiplier for signal <MAKsumB_in$mult0008> created at line 127.
    Found 16x4-bit multiplier for signal <MAKsumB_in$mult0009> created at line 127.
    Found 16x4-bit multiplier for signal <MAKsumB_in$mult0010> created at line 127.
    Found 16x4-bit multiplier for signal <MAKsumB_in$mult0011> created at line 127.
    Found 16-bit adder for signal <MAKsumB_out$add0000> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0000> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0001> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0002> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0003> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0004> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0005> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0006> created at line 167.
    Found 16-bit adder for signal <MAKsumB_out$addsub0007> created at line 167.
    Found 16x4-bit multiplier for signal <MAKsumB_out$mult0006> created at line 167.
    Found 16x4-bit multiplier for signal <MAKsumB_out$mult0007> created at line 167.
    Found 16x4-bit multiplier for signal <MAKsumB_out$mult0008> created at line 167.
    Found 16x4-bit multiplier for signal <MAKsumB_out$mult0009> created at line 167.
    Found 16x4-bit multiplier for signal <MAKsumB_out$mult0010> created at line 167.
    Found 16x4-bit multiplier for signal <MAKsumB_out$mult0011> created at line 167.
    Found 105-bit register for signal <receive_packet<2:16>>.
    Found 112-bit register for signal <send_packet<2:17>>.
    Found 5-bit register for signal <state>.
    Found 5-bit adder for signal <state$addsub0000> created at line 101.
    Found 5-bit comparator greater for signal <state$cmp_gt0000> created at line 97.
    Found 5-bit comparator less for signal <state$cmp_lt0000> created at line 97.
    Found 16-bit comparator not equal for signal <W1_sp$cmp_ne0000> created at line 131.
    Found 16-bit comparator not equal for signal <W1_sp$cmp_ne0001> created at line 131.
    Summary:
	inferred 310 D-type flip-flop(s).
	inferred  37 Adder/Subtractor(s).
	inferred  12 Multiplier(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <micro_com2> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "E:/Reza/Documents/github/Yashil-fpga/pwm.vhd".
    Found 1-bit register for signal <oc_out>.
    Found 16-bit up counter for signal <Cnt_1>.
    Found 16-bit comparator greater for signal <Cnt_1$cmp_gt0000> created at line 44.
    Found 16-bit up counter for signal <Cnt_2>.
    Found 16-bit comparator greatequal for signal <oc_out$cmp_ge0000> created at line 32.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <drivermotor>.
    Related source file is "E:/Reza/Documents/github/Yashil-fpga/driver.vhd".
WARNING:Xst:647 - Input <TEST_KEY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <LED<0>> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <STATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_RPM_DIR_LAST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <LED<3:1>>.
    Found 1-bit register for signal <CLK_TIMER>.
    Found 1-bit register for signal <hall1_past>.
    Found 16-bit up counter for signal <HALL_COUNT>.
    Found 1-bit register for signal <hall_out_s>.
    Found 3-bit register for signal <hall_state>.
    Found 3-bit register for signal <hall_state_past>.
    Found 3-bit register for signal <hall_state_watcher>.
    Found 3-bit comparator equal for signal <hall_state_watcher$cmp_eq0000> created at line 83.
    Found 12-bit up counter for signal <hall_watcher>.
    Found 3-bit comparator not equal for signal <hall_watcher$cmp_ne0000> created at line 89.
    Found 3-bit comparator not equal for signal <hall_watcher$cmp_ne0001> created at line 83.
    Found 16-bit adder for signal <M_PID$addsub0000> created at line 230.
    Found 16-bit register for signal <M_RPM_DIR>.
    Found 16-bit adder for signal <M_RPM_DIR$add0000> created at line 217.
    Found 1-bit register for signal <RPM_DIR>.
    Found 27-bit up accumulator for signal <RPM_F>.
    Found 27-bit adder for signal <RPM_F$add0000> created at line 216.
    Found 16x16-bit multiplier for signal <RPM_H$mult0000> created at line 207.
    Found 27-bit adder for signal <RPM_HS$addsub0000> created at line 210.
    Found 27-bit subtractor for signal <RPM_s$addsub0000> created at line 215.
    Found 27x11-bit multiplier for signal <RPM_s$mult0000> created at line 215.
    Found 4-bit register for signal <STATE1>.
    Found 17-bit up counter for signal <TIMER_COUNT>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 Accumulator(s).
	inferred  36 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   3 Comparator(s).
Unit <drivermotor> synthesized.


Synthesizing Unit <m>.
    Related source file is "E:/Reza/Documents/github/Yashil-fpga/m.vhd".
WARNING:Xst:647 - Input <STARTBIT_FLG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HALL4_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HALL3_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HALL2_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HALL1_COUNT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <time_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <quotient1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fractional1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <divisor1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dividend1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SB_sp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RST_IN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MS_show> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <MS1_show> is used but never assigned. This sourceless signal will be automatically connected to value 1010101010101010.
WARNING:Xst:1780 - Signal <DATA_TEST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK_280> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKFX_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK0_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 4-to-1 multiplexer for signal <LED>.
    Found 1-bit register for signal <FREE_WHEELS_S>.
    Found 16-bit register for signal <SB>.
    Found 16-bit register for signal <SPEED1>.
    Found 16-bit register for signal <SPEED2>.
    Found 16-bit register for signal <SPEED3>.
    Found 16-bit register for signal <SPEED4>.
    Found 16-bit register for signal <W0>.
    Found 16-bit register for signal <W1>.
    Found 16-bit register for signal <W2>.
    Found 16-bit register for signal <W3>.
    Summary:
	inferred 145 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <m> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 20
 16x16-bit multiplier                                  : 4
 16x4-bit multiplier                                   : 12
 27x11-bit multiplier                                  : 4
# Adders/Subtractors                                   : 57
 16-bit adder                                          : 44
 27-bit adder                                          : 8
 27-bit subtractor                                     : 4
 5-bit adder                                           : 1
# Counters                                             : 17
 12-bit up counter                                     : 4
 16-bit up counter                                     : 9
 17-bit up counter                                     : 4
# Accumulators                                         : 4
 27-bit up accumulator                                 : 4
# Registers                                            : 104
 1-bit register                                        : 35
 16-bit register                                       : 17
 3-bit register                                        : 12
 4-bit register                                        : 4
 5-bit register                                        : 1
 7-bit register                                        : 32
 8-bit register                                        : 3
# Comparators                                          : 24
 16-bit comparator greatequal                          : 4
 16-bit comparator greater                             : 4
 16-bit comparator not equal                           : 2
 3-bit comparator equal                                : 4
 3-bit comparator not equal                            : 8
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 41-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FT245/cnt1/FSM> on signal <cnt1[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
INFO:Xst:2261 - The FF/Latch <hall1_past> in Unit <driver1> is equivalent to the following FF/Latch, which will be removed : <hall_state_0> 
INFO:Xst:2261 - The FF/Latch <hall1_past> in Unit <driver2> is equivalent to the following FF/Latch, which will be removed : <hall_state_0> 
INFO:Xst:2261 - The FF/Latch <hall1_past> in Unit <driver3> is equivalent to the following FF/Latch, which will be removed : <hall_state_0> 
INFO:Xst:2261 - The FF/Latch <hall1_past> in Unit <driver4> is equivalent to the following FF/Latch, which will be removed : <hall_state_0> 
WARNING:Xst:1710 - FF/Latch <DATA_USB_0> (without init value) has a constant value of 0 in block <FT245>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_USB_2> (without init value) has a constant value of 0 in block <FT245>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 20
 16x16-bit multiplier                                  : 4
 16x4-bit multiplier                                   : 12
 27x11-bit multiplier                                  : 4
# Adders/Subtractors                                   : 57
 16-bit adder                                          : 44
 27-bit adder                                          : 8
 27-bit subtractor                                     : 4
 5-bit adder                                           : 1
# Counters                                             : 17
 12-bit up counter                                     : 4
 16-bit up counter                                     : 9
 17-bit up counter                                     : 4
# Accumulators                                         : 4
 27-bit up accumulator                                 : 4
# Registers                                            : 612
 Flip-Flops                                            : 612
# Comparators                                          : 24
 16-bit comparator greatequal                          : 4
 16-bit comparator greater                             : 4
 16-bit comparator not equal                           : 2
 3-bit comparator equal                                : 4
 3-bit comparator not equal                            : 8
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 41-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <hall1_past> in Unit <drivermotor> is equivalent to the following FF/Latch, which will be removed : <hall_state_0> 
INFO:Xst:2261 - The FF/Latch <SPEED1_4> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_4> 
INFO:Xst:2261 - The FF/Latch <SPEED1_5> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_5> 
INFO:Xst:2261 - The FF/Latch <SPEED1_6> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_6> 
INFO:Xst:2261 - The FF/Latch <SPEED1_10> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_10> 
INFO:Xst:2261 - The FF/Latch <SPEED1_7> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_7> 
INFO:Xst:2261 - The FF/Latch <SPEED1_11> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_11> 
INFO:Xst:2261 - The FF/Latch <SPEED1_8> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_8> 
INFO:Xst:2261 - The FF/Latch <SPEED1_12> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_12> 
INFO:Xst:2261 - The FF/Latch <SPEED1_9> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_9> 
INFO:Xst:2261 - The FF/Latch <SPEED1_13> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_13> 
INFO:Xst:2261 - The FF/Latch <SPEED1_14> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_14> 
INFO:Xst:2261 - The FF/Latch <SPEED1_15> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_15> 
INFO:Xst:2261 - The FF/Latch <SPEED1_0> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_0> 
INFO:Xst:2261 - The FF/Latch <SPEED1_1> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_1> 
INFO:Xst:2261 - The FF/Latch <SPEED1_2> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_2> 
INFO:Xst:2261 - The FF/Latch <SPEED1_3> in Unit <m> is equivalent to the following FF/Latch, which will be removed : <SB_3> 
WARNING:Xst:1710 - FF/Latch <DATA_USB_0> (without init value) has a constant value of 0 in block <Write_to_USB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DATA_USB_2> (without init value) has a constant value of 0 in block <Write_to_USB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <send_packet_9_6> (without init value) has a constant value of 0 in block <micro_com2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <send_packet_2_5> (without init value) has a constant value of 0 in block <micro_com2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <m> ...

Optimizing unit <Write_to_USB> ...
WARNING:Xst:1710 - FF/Latch <DATA_USB_1> (without init value) has a constant value of 1 in block <Write_to_USB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DATA_USB_3> (without init value) has a constant value of 1 in block <Write_to_USB>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <micro_com2> ...

Optimizing unit <drivermotor> ...
WARNING:Xst:2677 - Node <prl_com/SB_sp_7> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_6> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_5> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_4> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_3> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_2> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_1> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <prl_com/SB_sp_0> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <driver4/hall_out_s> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <driver3/hall_out_s> of sequential type is unconnected in block <m>.
WARNING:Xst:2677 - Node <driver2/hall_out_s> of sequential type is unconnected in block <m>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block m, actual ratio is 31.

Final Macro Processing ...

Processing Unit <m> :
	Found 2-bit shift register for signal <FT245/cnt1_FSM_FFd6>.
Unit <m> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 947
 Flip-Flops                                            : 947
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : m.ngr
Top Level Output File Name         : m
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 92

Cell Usage :
# BELS                             : 4143
#      GND                         : 1
#      INV                         : 198
#      LUT1                        : 359
#      LUT2                        : 385
#      LUT2_D                      : 2
#      LUT2_L                      : 6
#      LUT3                        : 269
#      LUT3_D                      : 9
#      LUT3_L                      : 2
#      LUT4                        : 544
#      LUT4_D                      : 27
#      LUT4_L                      : 1
#      MULT_AND                    : 14
#      MUXCY                       : 1203
#      MUXF5                       : 35
#      MUXF6                       : 14
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 1066
# FlipFlops/Latches                : 948
#      FD                          : 152
#      FDE                         : 510
#      FDR                         : 161
#      FDRE                        : 113
#      FDS                         : 12
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 23
#      OBUF                        : 45
# MULTs                            : 16
#      MULT18X18                   : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-4 

 Number of Slices:                     1106  out of   3584    30%  
 Number of Slice Flip Flops:            948  out of   7168    13%  
 Number of 4 input LUTs:               1803  out of   7168    25%  
    Number used as logic:              1802
    Number used as Shift registers:       1
 Number of IOs:                          92
 Number of bonded IOBs:                  69  out of     97    71%  
 Number of MULT18X18s:                   16  out of     16   100%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 949   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 28.297ns (Maximum Frequency: 35.339MHz)
   Minimum input arrival time before clock: 8.410ns
   Maximum output required time after clock: 9.072ns
   Maximum combinational path delay: 9.519ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 28.297ns (frequency: 35.339MHz)
  Total number of paths / destination ports: 835910367 / 1728
-------------------------------------------------------------------------
Delay:               28.297ns (Levels of Logic = 27)
  Source:            prl_com/receive_packet_4_3 (FF)
  Destination:       prl_com/W3_sp_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: prl_com/receive_packet_4_3 to prl_com/W3_sp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.720   0.917  prl_com/receive_packet_4_3 (prl_com/receive_packet_4_3)
     MULT18X18:A3->P3      2   2.146   1.072  prl_com/Mmult_MAKsumB_in_mult0006 (prl_com/MAKsumB_in_mult0006<3>)
     LUT3:I1->O            1   0.551   0.869  prl_com/Madd_MAKsumB_in_addsub0001R21 (prl_com/Madd_MAKsumB_in_addsub0001R2)
     LUT3:I2->O            1   0.551   0.000  prl_com/Madd_MAKsumB_in_addsub0001_Madd_lut<3> (prl_com/Madd_MAKsumB_in_addsub0001_Madd_lut<3>)
     MUXCY:S->O            1   0.500   0.000  prl_com/Madd_MAKsumB_in_addsub0001_Madd_cy<3> (prl_com/Madd_MAKsumB_in_addsub0001_Madd_cy<3>)
     XORCY:CI->O           3   0.904   0.933  prl_com/Madd_MAKsumB_in_addsub0001_Madd_xor<4> (prl_com/MAKsumB_in_addsub0001<4>)
     LUT4:I3->O            1   0.551   0.000  prl_com/Madd_MAKsumB_in_addsub0003_Madd_lut<4> (prl_com/Madd_MAKsumB_in_addsub0003_Madd_lut<4>)
     XORCY:LI->O           2   0.622   0.903  prl_com/Madd_MAKsumB_in_addsub0003_Madd_xor<4> (prl_com/MAKsumB_in_addsub0003<4>)
     LUT4:I3->O            1   0.551   0.827  prl_com/Madd_MAKsumB_in_addsub0005C31 (prl_com/Madd_MAKsumB_in_addsub0005C3)
     LUT4:I3->O            1   0.551   0.000  prl_com/Madd_MAKsumB_in_addsub0005_Madd_lut<5> (prl_com/Madd_MAKsumB_in_addsub0005_Madd_lut<5>)
     MUXCY:S->O            1   0.500   0.000  prl_com/Madd_MAKsumB_in_addsub0005_Madd_cy<5> (prl_com/Madd_MAKsumB_in_addsub0005_Madd_cy<5>)
     XORCY:CI->O           2   0.904   0.903  prl_com/Madd_MAKsumB_in_addsub0005_Madd_xor<6> (prl_com/MAKsumB_in_addsub0005<6>)
     LUT4:I3->O            1   0.551   0.827  prl_com/Madd_MAKsumB_in_addsub0007C51 (prl_com/Madd_MAKsumB_in_addsub0007C5)
     LUT4:I3->O            1   0.551   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_lut<7> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_lut<7>)
     MUXCY:S->O            1   0.500   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<7> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<8> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<9> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<10> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<11> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<12> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<13> (prl_com/Madd_MAKsumB_in_addsub0007_Madd_cy<13>)
     XORCY:CI->O           1   0.904   1.140  prl_com/Madd_MAKsumB_in_addsub0007_Madd_xor<14> (prl_com/MAKsumB_in_addsub0007<14>)
     LUT1:I0->O            1   0.551   0.000  prl_com/Madd_MAKsumB_in_add0000_cy<14>_rt (prl_com/Madd_MAKsumB_in_add0000_cy<14>_rt)
     MUXCY:S->O            0   0.500   0.000  prl_com/Madd_MAKsumB_in_add0000_cy<14> (prl_com/Madd_MAKsumB_in_add0000_cy<14>)
     XORCY:CI->O           1   0.904   0.827  prl_com/Madd_MAKsumB_in_add0000_xor<15> (prl_com/MAKsumB_in_add0000<15>)
     LUT4:I3->O            1   0.551   0.000  prl_com/Mcompar_W1_sp_cmp_ne0000_lut<7> (prl_com/Mcompar_W1_sp_cmp_ne0000_lut<7>)
     MUXCY:S->O            4   0.739   0.943  prl_com/Mcompar_W1_sp_cmp_ne0000_cy<7> (prl_com/Mcompar_W1_sp_cmp_ne0000_cy<7>)
     LUT4:I3->O           24   0.551   1.797  prl_com/W1_sp_not0001_1 (prl_com/W1_sp_not00011)
     FDE:CE                    0.602          prl_com/W3_sp_0
    ----------------------------------------
    Total                     28.297ns (16.339ns logic, 11.958ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 983 / 442
-------------------------------------------------------------------------
Offset:              8.410ns (Levels of Logic = 5)
  Source:            DATA_IN<0> (PAD)
  Destination:       prl_com/state_4 (FF)
  Destination Clock: clk rising

  Data Path: DATA_IN<0> to prl_com/state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.821   1.684  DATA_IN_0_IBUF (DATA_IN_0_IBUF)
     LUT4:I0->O            1   0.551   0.996  prl_com/state_mux0004<3>211 (prl_com/state_mux0004<3>211)
     LUT3:I1->O            3   0.551   1.246  prl_com/state_mux0004<3>235 (prl_com/state_or0000)
     LUT4:I0->O            4   0.551   1.256  prl_com/state_mux0004<3>3 (prl_com/N140)
     LUT4:I0->O            1   0.551   0.000  prl_com/state_mux0004<2>1 (prl_com/state_mux0004<2>)
     FDE:D                     0.203          prl_com/state_2
    ----------------------------------------
    Total                      8.410ns (3.228ns logic, 5.182ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 109 / 40
-------------------------------------------------------------------------
Offset:              9.072ns (Levels of Logic = 3)
  Source:            driver1/LED_3 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      clk rising

  Data Path: driver1/LED_3 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.996  driver1/LED_3 (driver1/LED_3)
     LUT3:I1->O            1   0.551   0.000  Mmux_LED_43 (Mmux_LED_43)
     MUXF5:I0->O           1   0.360   0.801  Mmux_LED_2_f5_2 (LED_3_OBUF)
     OBUF:I->O                 5.644          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      9.072ns (7.275ns logic, 1.797ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               9.519ns (Levels of Logic = 4)
  Source:            TEST_KEY<0> (PAD)
  Destination:       LED<3> (PAD)

  Data Path: TEST_KEY<0> to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.821   1.342  TEST_KEY_0_IBUF (TEST_KEY_0_IBUF)
     LUT3:I0->O            1   0.551   0.000  Mmux_LED_31 (Mmux_LED_31)
     MUXF5:I1->O           1   0.360   0.801  Mmux_LED_2_f5_0 (LED_1_OBUF)
     OBUF:I->O                 5.644          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      9.519ns (7.376ns logic, 2.143ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.14 secs
 
--> 

Total memory usage is 343204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   81 (   0 filtered)
Number of infos    :   22 (   0 filtered)

