============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Mon Jul 18 20:29:19 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1180)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1180 in ../../../rtl/SDR_Pad.v(1204)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/led_water/ledwater.v
HDL-1007 : analyze verilog file ../../../rtl/sample_down.v
HDL-5007 WARNING: literal value 'd10 truncated to fit in 3 bits in ../../../rtl/sample_down.v(16)
RUN-1001 : Project manager successfully analyzed 78 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  2.324187s wall, 2.265625s user + 0.062500s system = 2.328125s CPU (100.2%)

RUN-1004 : used memory is 344 MB, reserved memory is 326 MB, peak memory is 352 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks filter_clkl"
RUN-1002 : start command "get_clocks rgmii_rxcl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "ethernet/u1/gmii_rx_clk_in" drives clk pins.
SYN-4024 : Net "ledwater/light_clk" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/u1/gmii_rx_clk_in as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net ledwater/light_clk as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 493 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 86 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net ledwater/light_clk to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/u1/gmii_rx_clk_in to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13492 instances
RUN-0007 : 8665 luts, 3489 seqs, 785 mslices, 411 lslices, 83 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16155 nets
RUN-1001 : 9568 nets have 2 pins
RUN-1001 : 5050 nets have [3 - 5] pins
RUN-1001 : 858 nets have [6 - 10] pins
RUN-1001 : 349 nets have [11 - 20] pins
RUN-1001 : 312 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     389     
RUN-1001 :   No   |  No   |  Yes  |     997     
RUN-1001 :   No   |  Yes  |  No   |     98      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1069     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    12   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 109
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13490 instances, 8665 luts, 3489 seqs, 1196 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1553 pins
PHY-0007 : Cell area utilization is 56%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 66830, tnet num: 15856, tinst num: 13490, tnode num: 78954, tedge num: 110688.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.202514s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.1%)

RUN-1004 : used memory is 499 MB, reserved memory is 485 MB, peak memory is 499 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.853264s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.59765e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13490.
PHY-3001 : Level 1 #clusters 1925.
PHY-3001 : End clustering;  0.129606s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (120.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.38154e+06, overlap = 501.812
PHY-3002 : Step(2): len = 1.23859e+06, overlap = 522.062
PHY-3002 : Step(3): len = 887261, overlap = 584.219
PHY-3002 : Step(4): len = 746373, overlap = 648.906
PHY-3002 : Step(5): len = 616073, overlap = 713.281
PHY-3002 : Step(6): len = 527892, overlap = 801.031
PHY-3002 : Step(7): len = 446928, overlap = 896.469
PHY-3002 : Step(8): len = 368160, overlap = 974.781
PHY-3002 : Step(9): len = 322369, overlap = 1021.38
PHY-3002 : Step(10): len = 280022, overlap = 1059.28
PHY-3002 : Step(11): len = 240902, overlap = 1134.34
PHY-3002 : Step(12): len = 220357, overlap = 1198.81
PHY-3002 : Step(13): len = 193943, overlap = 1241.25
PHY-3002 : Step(14): len = 178705, overlap = 1278.56
PHY-3002 : Step(15): len = 162723, overlap = 1305.19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.72877e-06
PHY-3002 : Step(16): len = 167459, overlap = 1295.62
PHY-3002 : Step(17): len = 205887, overlap = 1189.19
PHY-3002 : Step(18): len = 219715, overlap = 1170.88
PHY-3002 : Step(19): len = 234613, overlap = 1160.78
PHY-3002 : Step(20): len = 235408, overlap = 1124.03
PHY-3002 : Step(21): len = 241066, overlap = 1093.09
PHY-3002 : Step(22): len = 238805, overlap = 1062.28
PHY-3002 : Step(23): len = 239681, overlap = 1081.03
PHY-3002 : Step(24): len = 234635, overlap = 1087.41
PHY-3002 : Step(25): len = 231202, overlap = 1082.5
PHY-3002 : Step(26): len = 225855, overlap = 1073.53
PHY-3002 : Step(27): len = 223088, overlap = 1063.75
PHY-3002 : Step(28): len = 220254, overlap = 1068.97
PHY-3002 : Step(29): len = 219226, overlap = 1072.69
PHY-3002 : Step(30): len = 217747, overlap = 1069.09
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.45753e-06
PHY-3002 : Step(31): len = 232448, overlap = 1051.12
PHY-3002 : Step(32): len = 251509, overlap = 1039.41
PHY-3002 : Step(33): len = 259316, overlap = 1026.56
PHY-3002 : Step(34): len = 262909, overlap = 1011.72
PHY-3002 : Step(35): len = 262407, overlap = 990.625
PHY-3002 : Step(36): len = 262615, overlap = 970.656
PHY-3002 : Step(37): len = 260547, overlap = 931
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.91506e-06
PHY-3002 : Step(38): len = 277439, overlap = 896.438
PHY-3002 : Step(39): len = 296155, overlap = 878.844
PHY-3002 : Step(40): len = 306987, overlap = 817.5
PHY-3002 : Step(41): len = 311156, overlap = 801.469
PHY-3002 : Step(42): len = 310327, overlap = 799.562
PHY-3002 : Step(43): len = 311177, overlap = 791.75
PHY-3002 : Step(44): len = 310474, overlap = 785.781
PHY-3002 : Step(45): len = 311549, overlap = 790.938
PHY-3002 : Step(46): len = 312031, overlap = 777.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.38301e-05
PHY-3002 : Step(47): len = 337189, overlap = 730.594
PHY-3002 : Step(48): len = 357452, overlap = 698.656
PHY-3002 : Step(49): len = 366842, overlap = 658.625
PHY-3002 : Step(50): len = 370123, overlap = 636.5
PHY-3002 : Step(51): len = 368077, overlap = 635.031
PHY-3002 : Step(52): len = 369632, overlap = 641.844
PHY-3002 : Step(53): len = 370738, overlap = 620.438
PHY-3002 : Step(54): len = 371358, overlap = 609.75
PHY-3002 : Step(55): len = 370533, overlap = 607.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.76603e-05
PHY-3002 : Step(56): len = 403614, overlap = 585.406
PHY-3002 : Step(57): len = 426840, overlap = 532.5
PHY-3002 : Step(58): len = 434872, overlap = 510.406
PHY-3002 : Step(59): len = 438062, overlap = 495.781
PHY-3002 : Step(60): len = 437899, overlap = 496.875
PHY-3002 : Step(61): len = 437957, overlap = 496.406
PHY-3002 : Step(62): len = 433659, overlap = 483.312
PHY-3002 : Step(63): len = 432830, overlap = 466.875
PHY-3002 : Step(64): len = 433653, overlap = 471.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.53205e-05
PHY-3002 : Step(65): len = 462358, overlap = 410.188
PHY-3002 : Step(66): len = 477500, overlap = 385.906
PHY-3002 : Step(67): len = 481754, overlap = 370.312
PHY-3002 : Step(68): len = 486995, overlap = 363.188
PHY-3002 : Step(69): len = 491985, overlap = 363.438
PHY-3002 : Step(70): len = 494445, overlap = 356.938
PHY-3002 : Step(71): len = 489926, overlap = 375.688
PHY-3002 : Step(72): len = 487886, overlap = 374.812
PHY-3002 : Step(73): len = 488398, overlap = 389.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000110641
PHY-3002 : Step(74): len = 507738, overlap = 368.625
PHY-3002 : Step(75): len = 522286, overlap = 336.938
PHY-3002 : Step(76): len = 526584, overlap = 313.625
PHY-3002 : Step(77): len = 530537, overlap = 313.719
PHY-3002 : Step(78): len = 535257, overlap = 297.844
PHY-3002 : Step(79): len = 537851, overlap = 312.906
PHY-3002 : Step(80): len = 536289, overlap = 319.406
PHY-3002 : Step(81): len = 536227, overlap = 319.219
PHY-3002 : Step(82): len = 538170, overlap = 306.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000221282
PHY-3002 : Step(83): len = 553792, overlap = 299.688
PHY-3002 : Step(84): len = 567453, overlap = 280.344
PHY-3002 : Step(85): len = 571315, overlap = 272.188
PHY-3002 : Step(86): len = 575493, overlap = 272.062
PHY-3002 : Step(87): len = 580079, overlap = 258.531
PHY-3002 : Step(88): len = 582395, overlap = 252.312
PHY-3002 : Step(89): len = 581092, overlap = 260.938
PHY-3002 : Step(90): len = 580567, overlap = 260.875
PHY-3002 : Step(91): len = 581672, overlap = 253.781
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000442564
PHY-3002 : Step(92): len = 590698, overlap = 248.594
PHY-3002 : Step(93): len = 599371, overlap = 231.344
PHY-3002 : Step(94): len = 602993, overlap = 227.094
PHY-3002 : Step(95): len = 605650, overlap = 223.031
PHY-3002 : Step(96): len = 607846, overlap = 224.031
PHY-3002 : Step(97): len = 609438, overlap = 224.562
PHY-3002 : Step(98): len = 609528, overlap = 226.469
PHY-3002 : Step(99): len = 609555, overlap = 227.75
PHY-3002 : Step(100): len = 610280, overlap = 218.125
PHY-3002 : Step(101): len = 611529, overlap = 219.125
PHY-3002 : Step(102): len = 610615, overlap = 233.188
PHY-3002 : Step(103): len = 610611, overlap = 253.344
PHY-3002 : Step(104): len = 611320, overlap = 250.281
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000853247
PHY-3002 : Step(105): len = 617099, overlap = 246.688
PHY-3002 : Step(106): len = 621310, overlap = 238.812
PHY-3002 : Step(107): len = 622271, overlap = 236.281
PHY-3002 : Step(108): len = 623062, overlap = 237.094
PHY-3002 : Step(109): len = 625255, overlap = 226.688
PHY-3002 : Step(110): len = 626948, overlap = 221.75
PHY-3002 : Step(111): len = 627123, overlap = 217.281
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00138055
PHY-3002 : Step(112): len = 630107, overlap = 214.812
PHY-3002 : Step(113): len = 632466, overlap = 207.938
PHY-3002 : Step(114): len = 633285, overlap = 215.125
PHY-3002 : Step(115): len = 634748, overlap = 209.906
PHY-3002 : Step(116): len = 638355, overlap = 207.438
PHY-3002 : Step(117): len = 641939, overlap = 205.125
PHY-3002 : Step(118): len = 641966, overlap = 201.688
PHY-3002 : Step(119): len = 642088, overlap = 199.562
PHY-3002 : Step(120): len = 643076, overlap = 202.656
PHY-3002 : Step(121): len = 643394, overlap = 207.156
PHY-3002 : Step(122): len = 642524, overlap = 205.906
PHY-3002 : Step(123): len = 642255, overlap = 203.844
PHY-3002 : Step(124): len = 642763, overlap = 200.656
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00257849
PHY-3002 : Step(125): len = 645373, overlap = 204.281
PHY-3002 : Step(126): len = 648716, overlap = 201.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025657s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/16155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 894872, over cnt = 2096(5%), over = 11653, worst = 124
PHY-1001 : End global iterations;  0.984243s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (147.6%)

PHY-1001 : Congestion index: top1 = 122.74, top5 = 82.87, top10 = 69.10, top15 = 61.26.
PHY-3001 : End congestion estimation;  1.220730s wall, 1.593750s user + 0.093750s system = 1.687500s CPU (138.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.828907s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266977
PHY-3002 : Step(127): len = 787216, overlap = 110.844
PHY-3002 : Step(128): len = 784484, overlap = 86.4062
PHY-3002 : Step(129): len = 778794, overlap = 80.875
PHY-3002 : Step(130): len = 775870, overlap = 68.0625
PHY-3002 : Step(131): len = 775288, overlap = 55.4688
PHY-3002 : Step(132): len = 775116, overlap = 44.5625
PHY-3002 : Step(133): len = 775703, overlap = 42.9688
PHY-3002 : Step(134): len = 776913, overlap = 38.4688
PHY-3002 : Step(135): len = 773409, overlap = 36.0625
PHY-3002 : Step(136): len = 767346, overlap = 34.8125
PHY-3002 : Step(137): len = 763685, overlap = 35.4688
PHY-3002 : Step(138): len = 761383, overlap = 34.3438
PHY-3002 : Step(139): len = 758486, overlap = 34.6875
PHY-3002 : Step(140): len = 753992, overlap = 31.9375
PHY-3002 : Step(141): len = 751022, overlap = 24.4375
PHY-3002 : Step(142): len = 748764, overlap = 25
PHY-3002 : Step(143): len = 745410, overlap = 29.2812
PHY-3002 : Step(144): len = 742324, overlap = 33
PHY-3002 : Step(145): len = 741376, overlap = 34.6562
PHY-3002 : Step(146): len = 738619, overlap = 40.0938
PHY-3002 : Step(147): len = 735088, overlap = 46.3438
PHY-3002 : Step(148): len = 733772, overlap = 45.5312
PHY-3002 : Step(149): len = 731804, overlap = 46.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000533953
PHY-3002 : Step(150): len = 735247, overlap = 45.5
PHY-3002 : Step(151): len = 737234, overlap = 47.4375
PHY-3002 : Step(152): len = 741122, overlap = 46.4688
PHY-3002 : Step(153): len = 744691, overlap = 44.5
PHY-3002 : Step(154): len = 749139, overlap = 43.1562
PHY-3002 : Step(155): len = 751303, overlap = 40
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106791
PHY-3002 : Step(156): len = 753046, overlap = 40.0938
PHY-3002 : Step(157): len = 755310, overlap = 42.4375
PHY-3002 : Step(158): len = 758028, overlap = 42.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 100/16155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 888384, over cnt = 3016(8%), over = 13455, worst = 34
PHY-1001 : End global iterations;  1.170594s wall, 1.937500s user + 0.156250s system = 2.093750s CPU (178.9%)

PHY-1001 : Congestion index: top1 = 103.64, top5 = 79.42, top10 = 68.73, top15 = 62.36.
PHY-3001 : End congestion estimation;  1.434802s wall, 2.187500s user + 0.156250s system = 2.343750s CPU (163.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.851496s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000225749
PHY-3002 : Step(159): len = 755520, overlap = 151.125
PHY-3002 : Step(160): len = 748096, overlap = 118.625
PHY-3002 : Step(161): len = 738549, overlap = 105.875
PHY-3002 : Step(162): len = 729839, overlap = 110.531
PHY-3002 : Step(163): len = 721995, overlap = 118.156
PHY-3002 : Step(164): len = 714473, overlap = 116.438
PHY-3002 : Step(165): len = 707618, overlap = 129.375
PHY-3002 : Step(166): len = 702031, overlap = 125.562
PHY-3002 : Step(167): len = 696675, overlap = 121.062
PHY-3002 : Step(168): len = 690784, overlap = 125.031
PHY-3002 : Step(169): len = 685049, overlap = 129.656
PHY-3002 : Step(170): len = 681062, overlap = 135.438
PHY-3002 : Step(171): len = 679027, overlap = 137.188
PHY-3002 : Step(172): len = 678539, overlap = 149
PHY-3002 : Step(173): len = 678289, overlap = 156.031
PHY-3002 : Step(174): len = 676450, overlap = 159.812
PHY-3002 : Step(175): len = 675215, overlap = 157.969
PHY-3002 : Step(176): len = 675402, overlap = 160.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000451498
PHY-3002 : Step(177): len = 684640, overlap = 146.406
PHY-3002 : Step(178): len = 689769, overlap = 139.719
PHY-3002 : Step(179): len = 695564, overlap = 136.594
PHY-3002 : Step(180): len = 702033, overlap = 119.75
PHY-3002 : Step(181): len = 709440, overlap = 116.219
PHY-3002 : Step(182): len = 713553, overlap = 104.75
PHY-3002 : Step(183): len = 716661, overlap = 105.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000902996
PHY-3002 : Step(184): len = 721624, overlap = 97.7188
PHY-3002 : Step(185): len = 725012, overlap = 96.0938
PHY-3002 : Step(186): len = 728893, overlap = 95.5
PHY-3002 : Step(187): len = 733736, overlap = 97
PHY-3002 : Step(188): len = 737377, overlap = 94.6875
PHY-3002 : Step(189): len = 739559, overlap = 91.7188
PHY-3002 : Step(190): len = 740088, overlap = 91.0938
PHY-3002 : Step(191): len = 740078, overlap = 94.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00179113
PHY-3002 : Step(192): len = 743929, overlap = 94.6562
PHY-3002 : Step(193): len = 746107, overlap = 91.8438
PHY-3002 : Step(194): len = 748769, overlap = 94.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 66830, tnet num: 15856, tinst num: 13490, tnode num: 78954, tedge num: 110688.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.447290s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.3%)

RUN-1004 : used memory is 550 MB, reserved memory is 542 MB, peak memory is 649 MB
OPT-1001 : Total overflow 422.72 peak overflow 6.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 261/16155.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 895344, over cnt = 3373(9%), over = 12780, worst = 26
PHY-1001 : End global iterations;  1.372269s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (149.2%)

PHY-1001 : Congestion index: top1 = 92.18, top5 = 74.00, top10 = 65.61, top15 = 60.28.
PHY-1001 : End incremental global routing;  1.643655s wall, 2.296875s user + 0.046875s system = 2.343750s CPU (142.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.792940s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.5%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 83 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13368 has valid locations, 184 needs to be replaced
PHY-3001 : design contains 13649 instances, 8678 luts, 3635 seqs, 1196 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 764349
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14112/16314.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 904992, over cnt = 3385(9%), over = 12756, worst = 26
PHY-1001 : End global iterations;  0.221628s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (141.0%)

PHY-1001 : Congestion index: top1 = 92.46, top5 = 74.33, top10 = 65.95, top15 = 60.65.
PHY-3001 : End congestion estimation;  0.493883s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (117.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 67419, tnet num: 16015, tinst num: 13649, tnode num: 79923, tedge num: 111548.
TMR-2508 : Levelizing timing graph completed, there are 303 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.455814s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (99.8%)

RUN-1004 : used memory is 599 MB, reserved memory is 603 MB, peak memory is 660 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.308532s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 763917, overlap = 0.5
PHY-3002 : Step(196): len = 763599, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 14229/16314.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 904104, over cnt = 3400(9%), over = 12788, worst = 26
PHY-1001 : End global iterations;  0.203096s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (107.7%)

PHY-1001 : Congestion index: top1 = 92.26, top5 = 74.46, top10 = 66.07, top15 = 60.76.
PHY-3001 : End congestion estimation;  0.490827s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.804776s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000997096
PHY-3002 : Step(197): len = 763457, overlap = 95.3125
PHY-3002 : Step(198): len = 763508, overlap = 94.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00199419
PHY-3002 : Step(199): len = 763563, overlap = 94.875
PHY-3002 : Step(200): len = 763711, overlap = 94.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00398838
PHY-3002 : Step(201): len = 763678, overlap = 94.9688
PHY-3002 : Step(202): len = 763752, overlap = 94.8438
PHY-3001 : Final: Len = 763752, Over = 94.8438
PHY-3001 : End incremental placement;  4.891629s wall, 5.156250s user + 0.453125s system = 5.609375s CPU (114.7%)

OPT-1001 : Total overflow 425.34 peak overflow 6.00
OPT-1001 : End high-fanout net optimization;  7.837909s wall, 8.984375s user + 0.500000s system = 9.484375s CPU (121.0%)

OPT-1001 : Current memory(MB): used = 659, reserve = 655, peak = 674.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14180/16314.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 906800, over cnt = 3385(9%), over = 12161, worst = 26
PHY-1002 : len = 970488, over cnt = 2551(7%), over = 6305, worst = 21
PHY-1002 : len = 1.00205e+06, over cnt = 1379(3%), over = 3482, worst = 20
PHY-1002 : len = 1.03697e+06, over cnt = 688(1%), over = 1615, worst = 13
PHY-1002 : len = 1.06561e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.332273s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (127.3%)

PHY-1001 : Congestion index: top1 = 71.40, top5 = 63.22, top10 = 58.92, top15 = 56.07.
OPT-1001 : End congestion update;  2.616716s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (124.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.668833s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.5%)

OPT-0007 : Start: WNS -28380 TNS -327672 NUM_FEPS 19
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 658, reserve = 653, peak = 674.
OPT-1001 : End physical optimization;  12.867928s wall, 14.781250s user + 0.562500s system = 15.343750s CPU (119.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8678 LUT to BLE ...
SYN-4008 : Packed 8678 LUT and 1471 SEQ to BLE.
SYN-4003 : Packing 2164 remaining SEQ's ...
SYN-4005 : Packed 1937 SEQ with LUT/SLICE
SYN-4006 : 5348 single LUT's are left
SYN-4006 : 227 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8905/10251 primitive instances ...
PHY-3001 : End packing;  1.112609s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (101.1%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6321 instances
RUN-1001 : 3089 mslices, 3090 lslices, 83 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15103 nets
RUN-1001 : 7846 nets have 2 pins
RUN-1001 : 5383 nets have [3 - 5] pins
RUN-1001 : 1007 nets have [6 - 10] pins
RUN-1001 : 407 nets have [11 - 20] pins
RUN-1001 : 455 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6319 instances, 6179 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Cell area utilization is 69%
PHY-3001 : After packing: Len = 782353, Over = 226.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8869/15103.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02011e+06, over cnt = 2317(6%), over = 3681, worst = 7
PHY-1002 : len = 1.02364e+06, over cnt = 1732(4%), over = 2448, worst = 6
PHY-1002 : len = 1.04574e+06, over cnt = 482(1%), over = 598, worst = 6
PHY-1002 : len = 1.05241e+06, over cnt = 224(0%), over = 265, worst = 4
PHY-1002 : len = 1.0607e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.071076s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 72.03, top5 = 63.52, top10 = 59.09, top15 = 56.04.
PHY-3001 : End congestion estimation;  2.461758s wall, 3.078125s user + 0.046875s system = 3.125000s CPU (126.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65453, tnet num: 14804, tinst num: 6319, tnode num: 75787, tedge num: 112184.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.797032s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (100.0%)

RUN-1004 : used memory is 607 MB, reserved memory is 605 MB, peak memory is 674 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.632609s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.687e-05
PHY-3002 : Step(203): len = 762350, overlap = 211.75
PHY-3002 : Step(204): len = 750110, overlap = 236.5
PHY-3002 : Step(205): len = 742141, overlap = 236.25
PHY-3002 : Step(206): len = 734448, overlap = 250.75
PHY-3002 : Step(207): len = 729771, overlap = 255
PHY-3002 : Step(208): len = 726170, overlap = 258.5
PHY-3002 : Step(209): len = 722564, overlap = 257
PHY-3002 : Step(210): len = 718380, overlap = 258.5
PHY-3002 : Step(211): len = 714895, overlap = 260.25
PHY-3002 : Step(212): len = 712486, overlap = 260
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013374
PHY-3002 : Step(213): len = 725356, overlap = 245.75
PHY-3002 : Step(214): len = 737241, overlap = 229.25
PHY-3002 : Step(215): len = 743467, overlap = 213.5
PHY-3002 : Step(216): len = 747977, overlap = 201
PHY-3002 : Step(217): len = 751123, overlap = 194
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265802
PHY-3002 : Step(218): len = 762778, overlap = 177
PHY-3002 : Step(219): len = 770097, overlap = 167.25
PHY-3002 : Step(220): len = 783648, overlap = 162.75
PHY-3002 : Step(221): len = 785710, overlap = 161.75
PHY-3002 : Step(222): len = 784939, overlap = 157.75
PHY-3002 : Step(223): len = 785162, overlap = 159.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.121053s wall, 0.968750s user + 2.296875s system = 3.265625s CPU (291.3%)

PHY-3001 : Trial Legalized: Len = 858003
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 521/15103.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.03083e+06, over cnt = 3169(9%), over = 5839, worst = 8
PHY-1002 : len = 1.05717e+06, over cnt = 2086(5%), over = 3200, worst = 8
PHY-1002 : len = 1.09198e+06, over cnt = 699(1%), over = 908, worst = 6
PHY-1002 : len = 1.10448e+06, over cnt = 113(0%), over = 137, worst = 4
PHY-1002 : len = 1.10766e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  3.047833s wall, 4.625000s user + 0.171875s system = 4.796875s CPU (157.4%)

PHY-1001 : Congestion index: top1 = 70.06, top5 = 63.65, top10 = 59.81, top15 = 57.09.
PHY-3001 : End congestion estimation;  3.482785s wall, 5.062500s user + 0.171875s system = 5.234375s CPU (150.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.841806s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000205451
PHY-3002 : Step(224): len = 821817, overlap = 58
PHY-3002 : Step(225): len = 809373, overlap = 72
PHY-3002 : Step(226): len = 800247, overlap = 91.25
PHY-3002 : Step(227): len = 793939, overlap = 103.5
PHY-3002 : Step(228): len = 790837, overlap = 116
PHY-3002 : Step(229): len = 789423, overlap = 121.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000410901
PHY-3002 : Step(230): len = 798473, overlap = 115
PHY-3002 : Step(231): len = 804697, overlap = 107.25
PHY-3002 : Step(232): len = 809634, overlap = 105.75
PHY-3002 : Step(233): len = 815712, overlap = 101.75
PHY-3002 : Step(234): len = 819915, overlap = 107
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000821802
PHY-3002 : Step(235): len = 827534, overlap = 100.5
PHY-3002 : Step(236): len = 832066, overlap = 100.25
PHY-3002 : Step(237): len = 842762, overlap = 101.25
PHY-3002 : Step(238): len = 849339, overlap = 96.75
PHY-3002 : Step(239): len = 853173, overlap = 98.5
PHY-3002 : Step(240): len = 855895, overlap = 102.5
PHY-3002 : Step(241): len = 860680, overlap = 101.25
PHY-3002 : Step(242): len = 863388, overlap = 99.25
PHY-3002 : Step(243): len = 864187, overlap = 95.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019799s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.9%)

PHY-3001 : Legalized: Len = 879129, Over = 0
PHY-3001 : Spreading special nets. 70 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.061623s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.4%)

PHY-3001 : 96 instances has been re-located, deltaX = 30, deltaY = 59, maxDist = 2.
PHY-3001 : Final: Len = 880799, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65453, tnet num: 14804, tinst num: 6319, tnode num: 75787, tedge num: 112184.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.023061s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (100.4%)

RUN-1004 : used memory is 612 MB, reserved memory is 609 MB, peak memory is 702 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2831/15103.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.06619e+06, over cnt = 2927(8%), over = 4887, worst = 8
PHY-1002 : len = 1.08327e+06, over cnt = 2040(5%), over = 2971, worst = 6
PHY-1002 : len = 1.11496e+06, over cnt = 487(1%), over = 630, worst = 5
PHY-1002 : len = 1.12465e+06, over cnt = 74(0%), over = 83, worst = 4
PHY-1002 : len = 1.12682e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.673435s wall, 3.828125s user + 0.046875s system = 3.875000s CPU (144.9%)

PHY-1001 : Congestion index: top1 = 68.66, top5 = 61.00, top10 = 57.09, top15 = 54.36.
PHY-1001 : End incremental global routing;  3.025730s wall, 4.187500s user + 0.046875s system = 4.234375s CPU (139.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.828898s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.9%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 83 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6220 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 6328 instances, 6188 slices, 207 macros(1196 instances: 785 mslices 411 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 882076
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13765/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12846e+06, over cnt = 75(0%), over = 77, worst = 2
PHY-1002 : len = 1.12846e+06, over cnt = 41(0%), over = 43, worst = 2
PHY-1002 : len = 1.12891e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 1.12911e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.12932e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.904061s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 68.73, top5 = 61.16, top10 = 57.20, top15 = 54.48.
PHY-3001 : End congestion estimation;  1.259984s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (102.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65550, tnet num: 14816, tinst num: 6328, tnode num: 75900, tedge num: 112349.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.984950s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (100.0%)

RUN-1004 : used memory is 671 MB, reserved memory is 678 MB, peak memory is 710 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.836138s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 881720, overlap = 0
PHY-3002 : Step(245): len = 881552, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 69%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13761/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12766e+06, over cnt = 50(0%), over = 53, worst = 2
PHY-1002 : len = 1.12754e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1002 : len = 1.1279e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1.12803e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.681673s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (103.1%)

PHY-1001 : Congestion index: top1 = 68.45, top5 = 60.96, top10 = 57.06, top15 = 54.37.
PHY-3001 : End congestion estimation;  1.037599s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (102.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.818579s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000370282
PHY-3002 : Step(246): len = 881678, overlap = 0.5
PHY-3002 : Step(247): len = 881678, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005518s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 881760, Over = 0
PHY-3001 : End spreading;  0.054413s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.1%)

PHY-3001 : Final: Len = 881760, Over = 0
PHY-3001 : End incremental placement;  6.504101s wall, 6.687500s user + 0.125000s system = 6.812500s CPU (104.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  10.907667s wall, 12.250000s user + 0.171875s system = 12.421875s CPU (113.9%)

OPT-1001 : Current memory(MB): used = 722, reserve = 724, peak = 725.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13760/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12832e+06, over cnt = 51(0%), over = 62, worst = 5
PHY-1002 : len = 1.1284e+06, over cnt = 26(0%), over = 26, worst = 1
PHY-1002 : len = 1.12858e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.12868e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.1287e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.872302s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.3%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.93, top10 = 57.08, top15 = 54.38.
OPT-1001 : End congestion update;  1.268229s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.658011s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.7%)

OPT-0007 : Start: WNS -27222 TNS -314775 NUM_FEPS 19
OPT-1001 : End path based optimization;  1.928132s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 721, reserve = 722, peak = 725.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.668758s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13774/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1287e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.143234s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.2%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.93, top10 = 57.08, top15 = 54.38.
PHY-1001 : End incremental global routing;  0.523180s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.829009s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (98.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13774/15115.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.1287e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.145066s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.7%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.93, top10 = 57.08, top15 = 54.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.688620s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -27222 TNS -314775 NUM_FEPS 19
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 67.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -27222ps with too many logic level 62 
RUN-1001 :       #2 path slack -27222ps with too many logic level 62 
RUN-1001 :       #3 path slack -27122ps with too many logic level 62 
RUN-1001 :       #4 path slack -27122ps with too many logic level 62 
RUN-1001 :       #5 path slack -27122ps with too many logic level 62 
RUN-1001 :       #6 path slack -27122ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 15115 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 15115 nets
OPT-1001 : End physical optimization;  18.447060s wall, 19.750000s user + 0.203125s system = 19.953125s CPU (108.2%)

RUN-1003 : finish command "place" in  62.804434s wall, 113.953125s user + 16.921875s system = 130.875000s CPU (208.4%)

RUN-1004 : used memory is 597 MB, reserved memory is 594 MB, peak memory is 725 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.868600s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (172.3%)

RUN-1004 : used memory is 601 MB, reserved memory is 599 MB, peak memory is 725 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6330 instances
RUN-1001 : 3094 mslices, 3094 lslices, 83 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15115 nets
RUN-1001 : 7849 nets have 2 pins
RUN-1001 : 5378 nets have [3 - 5] pins
RUN-1001 : 1012 nets have [6 - 10] pins
RUN-1001 : 414 nets have [11 - 20] pins
RUN-1001 : 457 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65550, tnet num: 14816, tinst num: 6328, tnode num: 75900, tedge num: 112349.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.731127s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.2%)

RUN-1004 : used memory is 620 MB, reserved memory is 626 MB, peak memory is 725 MB
PHY-1001 : 3094 mslices, 3094 lslices, 83 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04934e+06, over cnt = 3066(8%), over = 5563, worst = 8
PHY-1002 : len = 1.0743e+06, over cnt = 2012(5%), over = 2993, worst = 8
PHY-1002 : len = 1.10288e+06, over cnt = 728(2%), over = 958, worst = 6
PHY-1002 : len = 1.11709e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.11746e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.513609s wall, 4.031250s user + 0.046875s system = 4.078125s CPU (162.2%)

PHY-1001 : Congestion index: top1 = 67.35, top5 = 60.53, top10 = 56.61, top15 = 54.01.
PHY-1001 : End global routing;  2.899457s wall, 4.421875s user + 0.046875s system = 4.468750s CPU (154.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 705, reserve = 709, peak = 725.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 964, reserve = 971, peak = 964.
PHY-1001 : End build detailed router design. 4.574889s wall, 4.546875s user + 0.031250s system = 4.578125s CPU (100.1%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 147224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 8.022264s wall, 7.984375s user + 0.031250s system = 8.015625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1000, reserve = 1008, peak = 1000.
PHY-1001 : End phase 1; 8.030475s wall, 8.000000s user + 0.031250s system = 8.031250s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 7748 net; 30.929402s wall, 30.906250s user + 0.031250s system = 30.937500s CPU (100.0%)

PHY-1022 : len = 2.04951e+06, over cnt = 695(0%), over = 696, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1012, reserve = 1016, peak = 1012.
PHY-1001 : End initial routed; 83.848872s wall, 118.843750s user + 0.281250s system = 119.125000s CPU (142.1%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3099/13803(22%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -44.079  |  -1857.936  |  682  
RUN-1001 :   Hold   |   0.067   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 3.246049s wall, 3.234375s user + 0.015625s system = 3.250000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 1022, reserve = 1027, peak = 1022.
PHY-1001 : End phase 2; 87.095359s wall, 122.078125s user + 0.296875s system = 122.375000s CPU (140.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1420 nets with SWNS -41.629ns STNS -1054.719ns FEP 539.
PHY-1001 : End OPT Iter 1; 1.141751s wall, 7.062500s user + 0.015625s system = 7.078125s CPU (619.9%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 982 nets with SWNS -40.114ns STNS -880.596ns FEP 395.
PHY-1001 : End OPT Iter 2; 1.448746s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (302.0%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 80 pins with SWNS -38.708ns STNS -866.400ns FEP 395.
PHY-1001 : End OPT Iter 3; 0.658502s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.7%)

PHY-1022 : len = 2.07467e+06, over cnt = 3259(0%), over = 3296, worst = 2, crit = 0
PHY-1001 : End optimize timing; 3.528320s wall, 12.375000s user + 0.015625s system = 12.390625s CPU (351.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05266e+06, over cnt = 388(0%), over = 393, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 14.863559s wall, 15.906250s user + 0.015625s system = 15.921875s CPU (107.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05081e+06, over cnt = 56(0%), over = 57, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 7.884988s wall, 7.890625s user + 0.015625s system = 7.906250s CPU (100.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.05054e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 11.633411s wall, 11.640625s user + 0.000000s system = 11.640625s CPU (100.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.05043e+06, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 16.443586s wall, 16.437500s user + 0.000000s system = 16.437500s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.05052e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 22.596240s wall, 22.593750s user + 0.000000s system = 22.593750s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.05054e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 22.617325s wall, 22.625000s user + 0.000000s system = 22.625000s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.05089e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 29.885569s wall, 29.875000s user + 0.000000s system = 29.875000s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.05028e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 21.438797s wall, 21.437500s user + 0.000000s system = 21.437500s CPU (100.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.05051e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 38.093663s wall, 38.000000s user + 0.000000s system = 38.000000s CPU (99.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.05033e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 29.186966s wall, 29.187500s user + 0.000000s system = 29.187500s CPU (100.0%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.05039e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 14.375365s wall, 14.359375s user + 0.015625s system = 14.375000s CPU (100.0%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.05043e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 10.846347s wall, 10.859375s user + 0.000000s system = 10.859375s CPU (100.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.05059e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 12.771695s wall, 12.765625s user + 0.000000s system = 12.765625s CPU (100.0%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 2.05059e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 7.385147s wall, 7.375000s user + 0.000000s system = 7.375000s CPU (99.9%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 2.05034e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.190753s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.3%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.0504e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.229848s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.0%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.05041e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.240610s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.4%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.05037e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.295807s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (105.6%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 2.05042e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.452817s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.1%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 2.05042e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.181379s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.4%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.0504e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.179782s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (113.0%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.05042e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.243981s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (89.7%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.05054e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.308228s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (116.6%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.05046e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.488282s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.2%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.0505e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.497231s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.6%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.05047e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.167569s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.6%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.05041e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.230809s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (128.6%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.05051e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.238141s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.4%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 2.05051e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 29; 0.220167s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (106.5%)

PHY-1001 : ==== DR Iter 30 ====
PHY-1022 : len = 2.05051e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 30; 0.172326s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

PHY-1001 : ==== DR Iter 31 ====
PHY-1022 : len = 2.05067e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 31; 0.176527s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.4%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2311/13803(16%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -40.400  |  -879.363  |  415  
RUN-1001 :   Hold   |   0.110   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.193290s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 1148 feed throughs used by 767 nets
PHY-1001 : End commit to database; 2.298382s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 1115, reserve = 1123, peak = 1115.
PHY-1001 : End phase 3; 273.940831s wall, 283.671875s user + 0.203125s system = 283.875000s CPU (103.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 74 pins with SWNS -38.696ns STNS -863.757ns FEP 415.
PHY-1001 : End OPT Iter 1; 0.605050s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.7%)

PHY-1022 : len = 2.05068e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.850093s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (99.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.696ns, -863.757ns, 415}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05063e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.179247s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05062e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.171811s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.0%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2311/13803(16%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -39.443  |  -868.836  |  415  
RUN-1001 :   Hold   |   0.110   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 3.192627s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 1147 feed throughs used by 766 nets
PHY-1001 : End commit to database; 2.366451s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 1124, reserve = 1132, peak = 1124.
PHY-1001 : End phase 4; 6.813897s wall, 6.812500s user + 0.015625s system = 6.828125s CPU (100.2%)

PHY-1003 : Routed, final wirelength = 2.05062e+06
PHY-1001 : Current memory(MB): used = 1125, reserve = 1133, peak = 1125.
PHY-1001 : End export database. 0.071761s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (108.9%)

PHY-1001 : End detail routing;  380.999520s wall, 425.609375s user + 0.593750s system = 426.203125s CPU (111.9%)

RUN-1003 : finish command "route" in  386.694485s wall, 432.812500s user + 0.656250s system = 433.468750s CPU (112.1%)

RUN-1004 : used memory is 1118 MB, reserved memory is 1127 MB, peak memory is 1125 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        83
  #input                   18
  #output                  62
  #inout                    3

Utilization Statistics
#lut                    11805   out of  19600   60.23%
#reg                     3845   out of  19600   19.62%
#le                     12032
  #lut only              8187   out of  12032   68.04%
  #reg only               227   out of  12032    1.89%
  #lut&reg               3618   out of  12032   30.07%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       83   out of    186   44.62%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      14   out of     16   87.50%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2360
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_10.q0                 316
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            71
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        69
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                      16
#6        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        16
#7        ledwater/light_clk                         GCLK               lslice             ledwater/light_clk_reg_syn_9.q1                           13
#8        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                 8
#9        ethernet/u1/gmii_rx_clk_in                 GCLK               mslice             ethernet/u1/gmii_rx_clk_in_syn_7.f1                       8
#10       u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_193.q0    4
#11       i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_77.f1                            3
#12       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                       1
#13       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#14       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#15       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   LED_Out[7]      OUTPUT        F16        LVCMOS33           8            NONE       NONE    
   LED_Out[6]      OUTPUT        E16        LVCMOS33           8            NONE       NONE    
   LED_Out[5]      OUTPUT        E13        LVCMOS33           8            NONE       NONE    
   LED_Out[4]      OUTPUT        C16        LVCMOS33           8            NONE       NONE    
   LED_Out[3]      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
   LED_Out[2]      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   LED_Out[1]      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   LED_Out[0]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8          PULLDOWN     NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8          PULLDOWN     NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      wren         OUTPUT        J12        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |12032  |10690   |1115    |3851    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |6      |6       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |72     |61      |10      |44      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |8      |8       |0       |1       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |106    |91      |15      |60      |0       |0       |
|    KeyToCol                            |KeyToCol                        |92     |77      |15      |50      |0       |0       |
|  Buzzer                                |Buzzer                          |618    |545     |44      |300     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |67     |65      |0       |49      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |56     |48      |8       |26      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |62     |54      |8       |31      |0       |0       |
|    BDMA_BGM                            |BDMA                            |31     |31      |0       |28      |0       |0       |
|    BDMA_Sound                          |BDMA                            |37     |37      |0       |32      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |54     |39      |8       |31      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |60     |52      |8       |27      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |13     |13      |0       |5       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |8      |8       |0       |4       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |108    |102     |6       |22      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |100    |94      |6       |24      |0       |0       |
|  Interface_9341                        |Interface_9341                  |6      |6       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |136    |130     |6       |36      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |342    |316     |26      |131     |0       |0       |
|    LCD_ini                             |LCD_ini                         |72     |63      |9       |20      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |71     |71      |0       |32      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |90     |90      |0       |34      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |40     |40      |0       |14      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |3      |3       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |6      |6       |0       |3       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |22     |18      |4       |12      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |164    |163     |0       |83      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |16     |16      |0       |11      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |16      |0       |15      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |14     |14      |0       |13      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |11     |10      |0       |11      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |10     |10      |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |6      |6       |0       |1       |0       |0       |
|    u_realtanksocbusdecs3               |RealTankSoCBusDecS3             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |59     |59      |0       |19      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |59     |59      |0       |19      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |22     |22      |0       |6       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |16     |16      |0       |5       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |10     |10      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |8      |8       |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |532    |345     |187     |52      |0       |0       |
|  Timer                                 |Timer                           |47     |29      |10      |27      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |193    |178     |12      |102     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |72     |72      |0       |15      |0       |0       |
|  apb_ethernet                          |apb_ethernet                    |1      |1       |0       |1       |0       |0       |
|  apb_ledwater                          |apb_ledwater                    |16     |16      |0       |7       |0       |0       |
|  differentiator                        |differentiator                  |1139   |552     |425     |469     |0       |26      |
|    filter                              |filter                          |1109   |533     |419     |450     |0       |24      |
|  ethernet                              |ethernet                        |293    |255     |38      |81      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |281    |243     |38      |71      |0       |0       |
|    counter_fifo                        |counter_fifo                    |4      |4       |0       |4       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    u1                                  |util_gmii_to_rgmii              |8      |8       |0       |6       |0       |0       |
|  i2c                                   |i2c                             |436    |344     |92      |92      |0       |0       |
|    DUT_APB                             |apb                             |16     |16      |0       |14      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |60     |60      |0       |11      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |360    |268     |92      |67      |0       |0       |
|  ledwater                              |ledwater                        |60     |53      |6       |36      |0       |0       |
|  pwm_dac                               |pwm                             |484    |352     |132     |50      |0       |0       |
|  sample_down                           |sample_down                     |9      |9       |0       |8       |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5985   |5909    |59      |1634    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1013   |969     |41      |526     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |118    |115     |0       |115     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |17     |17      |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |610    |569     |41      |183     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |80     |75      |5       |18      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |75     |57      |18      |32      |0       |0       |
|      u_txreg                           |spi_master_tx                   |437    |419     |18      |129     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |268    |268     |0       |221     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7768  
    #2         2       3121  
    #3         3       1516  
    #4         4       738   
    #5        5-10     1076  
    #6       11-50     778   
    #7       51-100     22   
    #8        >500      1    
  Average     3.21           

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.197182s wall, 3.781250s user + 0.046875s system = 3.828125s CPU (174.2%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1127 MB, peak memory is 1160 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 46, tpin num: 65550, tnet num: 14816, tinst num: 6328, tnode num: 75900, tedge num: 112349.
TMR-2508 : Levelizing timing graph completed, there are 301 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.702231s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (100.1%)

RUN-1004 : used memory is 1121 MB, reserved memory is 1129 MB, peak memory is 1160 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 15 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.242786s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (99.3%)

RUN-1004 : used memory is 1121 MB, reserved memory is 1129 MB, peak memory is 1160 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6328
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 15115, pip num: 166923
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1147
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3216 valid insts, and 457922 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  14.882080s wall, 207.937500s user + 2.031250s system = 209.968750s CPU (1410.9%)

RUN-1004 : used memory is 1142 MB, reserved memory is 1157 MB, peak memory is 1332 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220718_202919.log"
