Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr  2 21:39:40 2018
| Host         : DESKTOP-CL37U4I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   346 |
| Unused register locations in slices containing registers |  1052 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2801 |          846 |
| No           | No                    | Yes                    |             218 |           67 |
| No           | Yes                   | No                     |            1015 |          419 |
| Yes          | No                    | No                     |            1871 |          501 |
| Yes          | No                    | Yes                    |             115 |           29 |
| Yes          | Yes                   | No                     |            1432 |          478 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                                      Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                            | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                                                                                                     |                1 |              1 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   |                                                                                                                                                                                                                                                                               | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                       |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/first_fail_detect_reg                                                                                                                                                        |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                             |                1 |              1 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                1 |              1 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                              | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                   |                1 |              1 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__133_n_0                                                                                 |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__132_n_0                                                                                       |                1 |              1 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/first_fail_detect_reg                                                                                                                                                        |                1 |              1 |
| ~design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                             | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                         |                1 |              1 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                                |                                                                                                                                                                                                                                                            |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__77_n_0                                                                                |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                    |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                                                                                                          |                1 |              1 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                            | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                                                                                                    |                1 |              1 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                            | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                              |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                                                                              |                1 |              1 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                            | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                              |                1 |              1 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                2 |              2 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                            | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                      |                1 |              2 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1_n_0                                                             | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                2 |              2 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                1 |              3 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                        |                1 |              3 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                            |                2 |              3 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                1 |              3 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                1 |              3 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                        |                1 |              3 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                  | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                           |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                 | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                             |                1 |              4 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                       | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                  | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                             |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                             |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                          |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                   |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                   |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                       | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                            |                1 |              4 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                            |                                                                                                                                                                                                                                                            |                3 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                 |                1 |              4 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   |                                                                                                                                                                                                                                                                               | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                               |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                            |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                              |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                               |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                 | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                        |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8]                                                                                                                                                              |                3 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                        |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                    |                2 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                             |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                 | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                    |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                        |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                     | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                                         |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2_n_0                                                                                                         | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0]_0[0]                                                                                                                                                       |                2 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_cntr_reg[3][0]                                                                                                                                                          |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                            | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                           |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                           |                1 |              4 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                          |                1 |              4 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                            |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                 |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                    |                3 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                              | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                            |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                             |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                              |                2 |              5 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                3 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                            |                1 |              5 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_num_writes_dec_reg[0][0]                                                                                                                                             |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                  | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                 |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                     |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                         | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                 |                2 |              5 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                         | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                             |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                            |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                             |                                                                                                                                                                                                                                                            |                3 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                 |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                          | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                              |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                          |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                 |                1 |              5 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                   | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                           |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                          |                3 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                 |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                2 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                 |                1 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                          | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                              |                4 |              5 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                 |                1 |              5 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                            |                2 |              6 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                              |                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                        |                1 |              6 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                       |                3 |              6 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                       |                2 |              6 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/RGB_controller_inst/rgb_led[5]_i_1_n_0                                                                                                                                                                                        |                5 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                      |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                    |                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                           | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                          |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                              |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                  | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                         |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                  | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                              |                2 |              6 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_2_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                         |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                              |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                         |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                     | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                            |                5 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                          |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[5][0]                                                                                                  |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                          |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8]                                                                                                                                                              |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                      |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                          |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                           |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                    | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/device_temp_init_reg[11][0]                                                                                                                                                  |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                         |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                2 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                          |                3 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_2_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                      |                2 |              7 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                         |                1 |              7 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/RGB_controller_inst/freq_counter0                                                                                                                                                                                                                | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                             | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/Using_FPGA.Native_0                                                                                                                                           |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                 | design_2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                6 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[103][0]                  | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[111][0]                  | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[87][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[119][0]                  | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[127][0]                  | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[95][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]_1[0]                  | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[71][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[79][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                            |                3 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127][0]                                                                         |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                         | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                     |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                         |                3 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                3 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                            | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0           | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0           | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0           | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                            |                2 |              8 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                        |                                                                                                                                                                                                                                                            |                7 |              8 |
|  design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                            |                2 |              8 |
| ~design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                   | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                4 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                4 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                   |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]                                                                                                                                       |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47][0]                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                 | design_2_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                1 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                1 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                         | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                3 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                1 |              8 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/Arty_RGB_AXI_0/U0/RGB_controller_inst/pwm_counter[7]_i_1_n_0                                                                                                                                                                                                       | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |              8 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                        |                4 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                     |                3 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[3]_0[0]                                                                                        | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                  | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                4 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                        | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                4 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                         |                2 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                            |                6 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                   | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                   |                2 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                 | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                        |                3 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                         |                3 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/Arty_RGB_AXI_0/U0/Arty_RGB_AXI_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                          |                5 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit13_out                                                                                                                     |                3 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                              | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit11_out                                                                                                                     |                3 |              9 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                5 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                           |                2 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                3 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                             | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                          |                3 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                4 |             10 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                            |                4 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/maint_ref_zq_wip_r_reg                                                                                                                                                       |                6 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/syncstages_ff_reg[0]                                                          |                3 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                5 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                3 |             10 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                6 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/syncstages_ff_reg[0]                                                         |                2 |             10 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][1]                                                                                                                                                        |                6 |             11 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                         | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                   |                6 |             11 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                       | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                     |                3 |             12 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/device_temp_init_reg[11][0]                                                                                                                                                  |                5 |             12 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                     |                3 |             12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                            |               12 |             12 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                4 |             13 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0        | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                            |                4 |             13 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0     | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                            |                5 |             13 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[1]                                                                                                                   |                5 |             13 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                               |                3 |             15 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                           |                5 |             16 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/E[0]                                                                                                                                                           | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                5 |             16 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                           | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                5 |             16 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                            |                4 |             16 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                               |                                                                                                                                                                                                                                                            |                2 |             16 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                             |                6 |             16 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                6 |             16 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                              |                8 |             17 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_final_tap[0].final_val_reg[0][0]                                                                                                                                         |                8 |             18 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                              |               12 |             19 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                             |                5 |             20 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                        |                                                                                                                                                                                                                                                            |                6 |             21 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg                                                                    | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |                7 |             22 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           |                                                                                                                                                                                                                                                                               | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                           |                5 |             23 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                     | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                8 |             24 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                    |                7 |             24 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/my_empty_reg[8]                                                                                                                                                              |               14 |             24 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                   |               13 |             25 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/smallest_reg[1][3][0]                                                                                                                                                        |               13 |             25 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                           |                9 |             25 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/idel_dec_cnt_reg[0]                                                                                                                                                          |               12 |             26 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                7 |             27 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                6 |             27 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                6 |             27 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                            |                9 |             27 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]_0 |               13 |             28 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |               12 |             31 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/device_temp_init_reg[11][0]                                                                                                                                                  |               10 |             31 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[27]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                            |                7 |             31 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[27]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                                                            |               11 |             31 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                 | design_2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |               12 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                                         | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                9 |             32 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                                                                         |                                                                                                                                                                                                                                                            |               12 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                            | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               11 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                                                                                      |                                                                                                                                                                                                                                                            |                5 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                             |                                                                                                                                                                                                                                                            |               14 |             32 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                     |                9 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |               10 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                 | design_2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |               10 |             32 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/s_axi_rvalid                                                                                                                                                      | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |                7 |             32 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                     | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |               12 |             33 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                               |                8 |             33 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                          |               13 |             33 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                   |               11 |             34 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                                   |               11 |             36 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[57][0]                                  |                                                                                                                                                                                                                                                            |                7 |             38 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[57][0]                                   |                                                                                                                                                                                                                                                            |                7 |             38 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                                            |                8 |             38 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                            |                8 |             38 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                                          |               22 |             39 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                        |               16 |             45 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                            |               15 |             46 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/first_fail_detect_reg                                                                                                                                                        |               16 |             47 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/init_state_r1_reg[6][0]                                                                                                                                                      |               16 |             49 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                        |               32 |             63 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                               |                                                                                                                                                                                                                                                            |               10 |             64 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                        |                                                                                                                                                                                                                                                            |               13 |             64 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                            |               11 |             64 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                                          |                                                                                                                                                                                                                                                            |               18 |             64 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                   |                                                                                                                                                                                                                                                            |               18 |             65 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                            |               19 |             65 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                                                                                        | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               24 |             68 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                            |               10 |             80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                |                                                                                                                                                                                                                                                            |               10 |             80 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               32 |             80 |
|  design_2_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                           |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                            |               32 |             81 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                     |                                                                                                                                                                                                                                                            |               11 |             88 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                   |                                                                                                                                                                                                                                                            |               12 |             96 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                             | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                    |               34 |            101 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                               |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                 |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                               |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                               |                                                                                                                                                                                                                                                            |               14 |            112 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                                                                         |                                                                                                                                                                                                                                                            |               32 |            128 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                              |                                                                                                                                                                                                                                                            |               32 |            128 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                                            |               30 |            129 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                       |                                                                                                                                                                                                                                                            |               22 |            129 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                               |                                                                                                                                                                                                                                                            |               38 |            129 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[131][0]                                  |                                                                                                                                                                                                                                                            |               32 |            129 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                            |                                                                                                                                                                                                                                                            |               47 |            144 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[144][0]                                 |                                                                                                                                                                                                                                                            |               44 |            144 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                            |               35 |            144 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                            |               22 |            176 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we |                                                                                                                                                                                                                                                            |               22 |            176 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk | design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                     |                                                                                                                                                                                                                                                            |               24 |            192 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   | design_2_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                |                                                                                                                                                                                                                                                            |               25 |            200 |
|  design_2_i/clk_wiz_0/inst/clk_out1                                                   |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                            |              156 |            462 |
|  design_2_i/mig_7series_0/u_design_2_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                            |              672 |           2308 |
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                     7 |
| 3      |                    11 |
| 4      |                    43 |
| 5      |                    34 |
| 6      |                    34 |
| 7      |                     2 |
| 8      |                    57 |
| 9      |                    18 |
| 10     |                    15 |
| 11     |                     2 |
| 12     |                     9 |
| 13     |                     4 |
| 15     |                     1 |
| 16+    |                    88 |
+--------+-----------------------+


