// This file is generated using the spec "transportneptune.doc" version 1.24, 11/04/2006
#ifndef _TP_REG_H_INCLUDED_
#define _TP_REG_H_INCLUDED_

#define TP_TF0_CNTL                                                   0x18014000
#define TP_TF0_CNTL_reg_addr                                          "0xB8014000"
#define TP_TF0_CNTL_reg                                               0xB8014000
#define TP_TF0_CNTL_inst_addr                                         "0x0000"
#define TP_TF0_CNTL_inst                                              0x0000
#define TP_TF0_CNTL_tsc_en_shift                                      (12)
#define TP_TF0_CNTL_tb_shift                                          (11)
#define TP_TF0_CNTL_busy_shift                                        (10)
#define TP_TF0_CNTL_mode_shift                                        (9)
#define TP_TF0_CNTL_du_en_shift                                       (8)
#define TP_TF0_CNTL_de_en_shift                                       (7)
#define TP_TF0_CNTL_xt_en_shift                                       (6)
#define TP_TF0_CNTL_pid_en_shift                                      (5)
#define TP_TF0_CNTL_null_en_shift                                     (4)
#define TP_TF0_CNTL_trerr_en_shift                                    (3)
#define TP_TF0_CNTL_sync_en_shift                                     (2)
#define TP_TF0_CNTL_rst_en_shift                                      (1)
#define TP_TF0_CNTL_write_data_shift                                  (0)
#define TP_TF0_CNTL_tsc_en_mask                                       (0x00001000)
#define TP_TF0_CNTL_tb_mask                                           (0x00000800)
#define TP_TF0_CNTL_busy_mask                                         (0x00000400)
#define TP_TF0_CNTL_mode_mask                                         (0x00000200)
#define TP_TF0_CNTL_du_en_mask                                        (0x00000100)
#define TP_TF0_CNTL_de_en_mask                                        (0x00000080)
#define TP_TF0_CNTL_xt_en_mask                                        (0x00000040)
#define TP_TF0_CNTL_pid_en_mask                                       (0x00000020)
#define TP_TF0_CNTL_null_en_mask                                      (0x00000010)
#define TP_TF0_CNTL_trerr_en_mask                                     (0x00000008)
#define TP_TF0_CNTL_sync_en_mask                                      (0x00000004)
#define TP_TF0_CNTL_rst_en_mask                                       (0x00000002)
#define TP_TF0_CNTL_write_data_mask                                   (0x00000001)
#define TP_TF0_CNTL_tsc_en(data)                                      (0x00001000&((data)<<12))
#define TP_TF0_CNTL_tb(data)                                          (0x00000800&((data)<<11))
#define TP_TF0_CNTL_busy(data)                                        (0x00000400&((data)<<10))
#define TP_TF0_CNTL_mode(data)                                        (0x00000200&((data)<<9))
#define TP_TF0_CNTL_du_en(data)                                       (0x00000100&((data)<<8))
#define TP_TF0_CNTL_de_en(data)                                       (0x00000080&((data)<<7))
#define TP_TF0_CNTL_xt_en(data)                                       (0x00000040&((data)<<6))
#define TP_TF0_CNTL_pid_en(data)                                      (0x00000020&((data)<<5))
#define TP_TF0_CNTL_null_en(data)                                     (0x00000010&((data)<<4))
#define TP_TF0_CNTL_trerr_en(data)                                    (0x00000008&((data)<<3))
#define TP_TF0_CNTL_sync_en(data)                                     (0x00000004&((data)<<2))
#define TP_TF0_CNTL_rst_en(data)                                      (0x00000002&((data)<<1))
#define TP_TF0_CNTL_write_data(data)                                  (0x00000001&(data))
#define TP_TF0_CNTL_get_tsc_en(data)                                  ((0x00001000&(data))>>12)
#define TP_TF0_CNTL_get_tb(data)                                      ((0x00000800&(data))>>11)
#define TP_TF0_CNTL_get_busy(data)                                    ((0x00000400&(data))>>10)
#define TP_TF0_CNTL_get_mode(data)                                    ((0x00000200&(data))>>9)
#define TP_TF0_CNTL_get_du_en(data)                                   ((0x00000100&(data))>>8)
#define TP_TF0_CNTL_get_de_en(data)                                   ((0x00000080&(data))>>7)
#define TP_TF0_CNTL_get_xt_en(data)                                   ((0x00000040&(data))>>6)
#define TP_TF0_CNTL_get_pid_en(data)                                  ((0x00000020&(data))>>5)
#define TP_TF0_CNTL_get_null_en(data)                                 ((0x00000010&(data))>>4)
#define TP_TF0_CNTL_get_trerr_en(data)                                ((0x00000008&(data))>>3)
#define TP_TF0_CNTL_get_sync_en(data)                                 ((0x00000004&(data))>>2)
#define TP_TF0_CNTL_get_rst_en(data)                                  ((0x00000002&(data))>>1)
#define TP_TF0_CNTL_get_write_data(data)                              (0x00000001&(data))

#define TP_TF0_CNT                                                    0x18014004
#define TP_TF0_CNT_reg_addr                                           "0xB8014004"
#define TP_TF0_CNT_reg                                                0xB8014004
#define TP_TF0_CNT_inst_addr                                          "0x0001"
#define TP_TF0_CNT_inst                                               0x0001
#define TP_TF0_CNT_cnt_shift                                          (0)
#define TP_TF0_CNT_cnt_mask                                           (0x00FFFFFF)
#define TP_TF0_CNT_cnt(data)                                          (0x00FFFFFF&(data))
#define TP_TF0_CNT_get_cnt(data)                                      (0x00FFFFFF&(data))

#define TP_TF0_DRP_CNT                                                0x18014008
#define TP_TF0_DRP_CNT_reg_addr                                       "0xB8014008"
#define TP_TF0_DRP_CNT_reg                                            0xB8014008
#define TP_TF0_DRP_CNT_inst_addr                                      "0x0002"
#define TP_TF0_DRP_CNT_inst                                           0x0002
#define TP_TF0_DRP_CNT_drp_cnt_shift                                  (0)
#define TP_TF0_DRP_CNT_drp_cnt_mask                                   (0x0000FFFF)
#define TP_TF0_DRP_CNT_drp_cnt(data)                                  (0x0000FFFF&(data))
#define TP_TF0_DRP_CNT_get_drp_cnt(data)                              (0x0000FFFF&(data))

#define TP_TF0_ERR_CNT                                                0x1801400C
#define TP_TF0_ERR_CNT_reg_addr                                       "0xB801400C"
#define TP_TF0_ERR_CNT_reg                                            0xB801400C
#define TP_TF0_ERR_CNT_inst_addr                                      "0x0003"
#define TP_TF0_ERR_CNT_inst                                           0x0003
#define TP_TF0_ERR_CNT_err_cnt_shift                                  (0)
#define TP_TF0_ERR_CNT_err_cnt_mask                                   (0x0000FFFF)
#define TP_TF0_ERR_CNT_err_cnt(data)                                  (0x0000FFFF&(data))
#define TP_TF0_ERR_CNT_get_err_cnt(data)                              (0x0000FFFF&(data))

#define TP_TF1_CNTL                                                   0x18014010
#define TP_TF1_CNTL_reg_addr                                          "0xB8014010"
#define TP_TF1_CNTL_reg                                               0xB8014010
#define TP_TF1_CNTL_inst_addr                                         "0x0004"
#define TP_TF1_CNTL_inst                                              0x0004
#define TP_TF1_CNTL_tsc_en_shift                                      (12)
#define TP_TF1_CNTL_tb_shift                                          (11)
#define TP_TF1_CNTL_busy_shift                                        (10)
#define TP_TF1_CNTL_mode_shift                                        (9)
#define TP_TF1_CNTL_du_en_shift                                       (8)
#define TP_TF1_CNTL_de_en_shift                                       (7)
#define TP_TF1_CNTL_xt_en_shift                                       (6)
#define TP_TF1_CNTL_pid_en_shift                                      (5)
#define TP_TF1_CNTL_null_en_shift                                     (4)
#define TP_TF1_CNTL_trerr_en_shift                                    (3)
#define TP_TF1_CNTL_sync_en_shift                                     (2)
#define TP_TF1_CNTL_rst_en_shift                                      (1)
#define TP_TF1_CNTL_write_data_shift                                  (0)
#define TP_TF1_CNTL_tsc_en_mask                                       (0x00001000)
#define TP_TF1_CNTL_tb_mask                                           (0x00000800)
#define TP_TF1_CNTL_busy_mask                                         (0x00000400)
#define TP_TF1_CNTL_mode_mask                                         (0x00000200)
#define TP_TF1_CNTL_du_en_mask                                        (0x00000100)
#define TP_TF1_CNTL_de_en_mask                                        (0x00000080)
#define TP_TF1_CNTL_xt_en_mask                                        (0x00000040)
#define TP_TF1_CNTL_pid_en_mask                                       (0x00000020)
#define TP_TF1_CNTL_null_en_mask                                      (0x00000010)
#define TP_TF1_CNTL_trerr_en_mask                                     (0x00000008)
#define TP_TF1_CNTL_sync_en_mask                                      (0x00000004)
#define TP_TF1_CNTL_rst_en_mask                                       (0x00000002)
#define TP_TF1_CNTL_write_data_mask                                   (0x00000001)
#define TP_TF1_CNTL_tsc_en(data)                                      (0x00001000&((data)<<12))
#define TP_TF1_CNTL_tb(data)                                          (0x00000800&((data)<<11))
#define TP_TF1_CNTL_busy(data)                                        (0x00000400&((data)<<10))
#define TP_TF1_CNTL_mode(data)                                        (0x00000200&((data)<<9))
#define TP_TF1_CNTL_du_en(data)                                       (0x00000100&((data)<<8))
#define TP_TF1_CNTL_de_en(data)                                       (0x00000080&((data)<<7))
#define TP_TF1_CNTL_xt_en(data)                                       (0x00000040&((data)<<6))
#define TP_TF1_CNTL_pid_en(data)                                      (0x00000020&((data)<<5))
#define TP_TF1_CNTL_null_en(data)                                     (0x00000010&((data)<<4))
#define TP_TF1_CNTL_trerr_en(data)                                    (0x00000008&((data)<<3))
#define TP_TF1_CNTL_sync_en(data)                                     (0x00000004&((data)<<2))
#define TP_TF1_CNTL_rst_en(data)                                      (0x00000002&((data)<<1))
#define TP_TF1_CNTL_write_data(data)                                  (0x00000001&(data))
#define TP_TF1_CNTL_get_tsc_en(data)                                  ((0x00001000&(data))>>12)
#define TP_TF1_CNTL_get_tb(data)                                      ((0x00000800&(data))>>11)
#define TP_TF1_CNTL_get_busy(data)                                    ((0x00000400&(data))>>10)
#define TP_TF1_CNTL_get_mode(data)                                    ((0x00000200&(data))>>9)
#define TP_TF1_CNTL_get_du_en(data)                                   ((0x00000100&(data))>>8)
#define TP_TF1_CNTL_get_de_en(data)                                   ((0x00000080&(data))>>7)
#define TP_TF1_CNTL_get_xt_en(data)                                   ((0x00000040&(data))>>6)
#define TP_TF1_CNTL_get_pid_en(data)                                  ((0x00000020&(data))>>5)
#define TP_TF1_CNTL_get_null_en(data)                                 ((0x00000010&(data))>>4)
#define TP_TF1_CNTL_get_trerr_en(data)                                ((0x00000008&(data))>>3)
#define TP_TF1_CNTL_get_sync_en(data)                                 ((0x00000004&(data))>>2)
#define TP_TF1_CNTL_get_rst_en(data)                                  ((0x00000002&(data))>>1)
#define TP_TF1_CNTL_get_write_data(data)                              (0x00000001&(data))

#define TP_TF1_CNT                                                    0x18014014
#define TP_TF1_CNT_reg_addr                                           "0xB8014014"
#define TP_TF1_CNT_reg                                                0xB8014014
#define TP_TF1_CNT_inst_addr                                          "0x0005"
#define TP_TF1_CNT_inst                                               0x0005
#define TP_TF1_CNT_cnt_shift                                          (0)
#define TP_TF1_CNT_cnt_mask                                           (0x00FFFFFF)
#define TP_TF1_CNT_cnt(data)                                          (0x00FFFFFF&(data))
#define TP_TF1_CNT_get_cnt(data)                                      (0x00FFFFFF&(data))

#define TP_TF1_DRP_CNT                                                0x18014018
#define TP_TF1_DRP_CNT_reg_addr                                       "0xB8014018"
#define TP_TF1_DRP_CNT_reg                                            0xB8014018
#define TP_TF1_DRP_CNT_inst_addr                                      "0x0006"
#define TP_TF1_DRP_CNT_inst                                           0x0006
#define TP_TF1_DRP_CNT_drp_cnt_shift                                  (0)
#define TP_TF1_DRP_CNT_drp_cnt_mask                                   (0x0000FFFF)
#define TP_TF1_DRP_CNT_drp_cnt(data)                                  (0x0000FFFF&(data))
#define TP_TF1_DRP_CNT_get_drp_cnt(data)                              (0x0000FFFF&(data))

#define TP_TF1_ERR_CNT                                                0x1801401C
#define TP_TF1_ERR_CNT_reg_addr                                       "0xB801401C"
#define TP_TF1_ERR_CNT_reg                                            0xB801401C
#define TP_TF1_ERR_CNT_inst_addr                                      "0x0007"
#define TP_TF1_ERR_CNT_inst                                           0x0007
#define TP_TF1_ERR_CNT_err_cnt_shift                                  (0)
#define TP_TF1_ERR_CNT_err_cnt_mask                                   (0x0000FFFF)
#define TP_TF1_ERR_CNT_err_cnt(data)                                  (0x0000FFFF&(data))
#define TP_TF1_ERR_CNT_get_err_cnt(data)                              (0x0000FFFF&(data))

#define TP_TF0_FRMCFG                                                 0x18014824
#define TP_TF0_FRMCFG_reg_addr                                        "0xB8014824"
#define TP_TF0_FRMCFG_reg                                             0xB8014824
#define TP_TF0_FRMCFG_inst_addr                                       "0x0209"
#define TP_TF0_FRMCFG_inst                                            0x0209
#define TP_TF0_FRMCFG_sync_byte_shift                                 (24)
#define TP_TF0_FRMCFG_dropno_shift                                    (20)
#define TP_TF0_FRMCFG_lockno_shift                                    (16)
#define TP_TF0_FRMCFG_packet_size_shift                               (14)
#define TP_TF0_FRMCFG_data_order_shift                                (13)
#define TP_TF0_FRMCFG_frm_en_shift                                    (12)
#define TP_TF0_FRMCFG_forcedrop_shift                                 (11)
#define TP_TF0_FRMCFG_syncmode_shift                                  (6)
#define TP_TF0_FRMCFG_serial_shift                                    (5)
#define TP_TF0_FRMCFG_datapin_shift                                   (4)
#define TP_TF0_FRMCFG_err_pol_shift                                   (3)
#define TP_TF0_FRMCFG_sync_pol_shift                                  (2)
#define TP_TF0_FRMCFG_val_pol_shift                                   (1)
#define TP_TF0_FRMCFG_clk_pol_shift                                   (0)
#define TP_TF0_FRMCFG_sync_byte_mask                                  (0xFF000000)
#define TP_TF0_FRMCFG_dropno_mask                                     (0x00F00000)
#define TP_TF0_FRMCFG_lockno_mask                                     (0x000F0000)
#define TP_TF0_FRMCFG_packet_size_mask                                (0x0000C000)
#define TP_TF0_FRMCFG_data_order_mask                                 (0x00002000)
#define TP_TF0_FRMCFG_frm_en_mask                                     (0x00001000)
#define TP_TF0_FRMCFG_forcedrop_mask                                  (0x00000800)
#define TP_TF0_FRMCFG_syncmode_mask                                   (0x000007C0)
#define TP_TF0_FRMCFG_serial_mask                                     (0x00000020)
#define TP_TF0_FRMCFG_datapin_mask                                    (0x00000010)
#define TP_TF0_FRMCFG_err_pol_mask                                    (0x00000008)
#define TP_TF0_FRMCFG_sync_pol_mask                                   (0x00000004)
#define TP_TF0_FRMCFG_val_pol_mask                                    (0x00000002)
#define TP_TF0_FRMCFG_clk_pol_mask                                    (0x00000001)
#define TP_TF0_FRMCFG_sync_byte(data)                                 (0xFF000000&((data)<<24))
#define TP_TF0_FRMCFG_dropno(data)                                    (0x00F00000&((data)<<20))
#define TP_TF0_FRMCFG_lockno(data)                                    (0x000F0000&((data)<<16))
#define TP_TF0_FRMCFG_packet_size(data)                               (0x0000C000&((data)<<14))
#define TP_TF0_FRMCFG_data_order(data)                                (0x00002000&((data)<<13))
#define TP_TF0_FRMCFG_frm_en(data)                                    (0x00001000&((data)<<12))
#define TP_TF0_FRMCFG_forcedrop(data)                                 (0x00000800&((data)<<11))
#define TP_TF0_FRMCFG_syncmode(data)                                  (0x000007C0&((data)<<6))
#define TP_TF0_FRMCFG_serial(data)                                    (0x00000020&((data)<<5))
#define TP_TF0_FRMCFG_datapin(data)                                   (0x00000010&((data)<<4))
#define TP_TF0_FRMCFG_err_pol(data)                                   (0x00000008&((data)<<3))
#define TP_TF0_FRMCFG_sync_pol(data)                                  (0x00000004&((data)<<2))
#define TP_TF0_FRMCFG_val_pol(data)                                   (0x00000002&((data)<<1))
#define TP_TF0_FRMCFG_clk_pol(data)                                   (0x00000001&(data))
#define TP_TF0_FRMCFG_get_sync_byte(data)                             ((0xFF000000&(data))>>24)
#define TP_TF0_FRMCFG_get_dropno(data)                                ((0x00F00000&(data))>>20)
#define TP_TF0_FRMCFG_get_lockno(data)                                ((0x000F0000&(data))>>16)
#define TP_TF0_FRMCFG_get_packet_size(data)                           ((0x0000C000&(data))>>14)
#define TP_TF0_FRMCFG_get_data_order(data)                            ((0x00002000&(data))>>13)
#define TP_TF0_FRMCFG_get_frm_en(data)                                ((0x00001000&(data))>>12)
#define TP_TF0_FRMCFG_get_forcedrop(data)                             ((0x00000800&(data))>>11)
#define TP_TF0_FRMCFG_get_syncmode(data)                              ((0x000007C0&(data))>>6)
#define TP_TF0_FRMCFG_get_serial(data)                                ((0x00000020&(data))>>5)
#define TP_TF0_FRMCFG_get_datapin(data)                               ((0x00000010&(data))>>4)
#define TP_TF0_FRMCFG_get_err_pol(data)                               ((0x00000008&(data))>>3)
#define TP_TF0_FRMCFG_get_sync_pol(data)                              ((0x00000004&(data))>>2)
#define TP_TF0_FRMCFG_get_val_pol(data)                               ((0x00000002&(data))>>1)
#define TP_TF0_FRMCFG_get_clk_pol(data)                               (0x00000001&(data))

#define TP_TF0_INT                                                    0x18014828
#define TP_TF0_INT_reg_addr                                           "0xB8014828"
#define TP_TF0_INT_reg                                                0xB8014828
#define TP_TF0_INT_inst_addr                                          "0x020A"
#define TP_TF0_INT_inst                                               0x020A
#define TP_TF0_INT_overflow_shift                                     (3)
#define TP_TF0_INT_drop_shift                                         (2)
#define TP_TF0_INT_sync_shift                                         (1)
#define TP_TF0_INT_write_data_shift                                   (0)
#define TP_TF0_INT_overflow_mask                                      (0x00000008)
#define TP_TF0_INT_drop_mask                                          (0x00000004)
#define TP_TF0_INT_sync_mask                                          (0x00000002)
#define TP_TF0_INT_write_data_mask                                    (0x00000001)
#define TP_TF0_INT_overflow(data)                                     (0x00000008&((data)<<3))
#define TP_TF0_INT_drop(data)                                         (0x00000004&((data)<<2))
#define TP_TF0_INT_sync(data)                                         (0x00000002&((data)<<1))
#define TP_TF0_INT_write_data(data)                                   (0x00000001&(data))
#define TP_TF0_INT_get_overflow(data)                                 ((0x00000008&(data))>>3)
#define TP_TF0_INT_get_drop(data)                                     ((0x00000004&(data))>>2)
#define TP_TF0_INT_get_sync(data)                                     ((0x00000002&(data))>>1)
#define TP_TF0_INT_get_write_data(data)                               (0x00000001&(data))

#define TP_TF0_INT_EN                                                 0x1801482C
#define TP_TF0_INT_EN_reg_addr                                        "0xB801482C"
#define TP_TF0_INT_EN_reg                                             0xB801482C
#define TP_TF0_INT_EN_inst_addr                                       "0x020B"
#define TP_TF0_INT_EN_inst                                            0x020B
#define TP_TF0_INT_EN_overflow_en_shift                               (3)
#define TP_TF0_INT_EN_drop_en_shift                                   (2)
#define TP_TF0_INT_EN_sync_en_shift                                   (1)
#define TP_TF0_INT_EN_write_data_shift                                (0)
#define TP_TF0_INT_EN_overflow_en_mask                                (0x00000008)
#define TP_TF0_INT_EN_drop_en_mask                                    (0x00000004)
#define TP_TF0_INT_EN_sync_en_mask                                    (0x00000002)
#define TP_TF0_INT_EN_write_data_mask                                 (0x00000001)
#define TP_TF0_INT_EN_overflow_en(data)                               (0x00000008&((data)<<3))
#define TP_TF0_INT_EN_drop_en(data)                                   (0x00000004&((data)<<2))
#define TP_TF0_INT_EN_sync_en(data)                                   (0x00000002&((data)<<1))
#define TP_TF0_INT_EN_write_data(data)                                (0x00000001&(data))
#define TP_TF0_INT_EN_get_overflow_en(data)                           ((0x00000008&(data))>>3)
#define TP_TF0_INT_EN_get_drop_en(data)                               ((0x00000004&(data))>>2)
#define TP_TF0_INT_EN_get_sync_en(data)                               ((0x00000002&(data))>>1)
#define TP_TF0_INT_EN_get_write_data(data)                            (0x00000001&(data))

#define TP_TF1_FRMCFG                                                 0x18014830
#define TP_TF1_FRMCFG_reg_addr                                        "0xB8014830"
#define TP_TF1_FRMCFG_reg                                             0xB8014830
#define TP_TF1_FRMCFG_inst_addr                                       "0x020C"
#define TP_TF1_FRMCFG_inst                                            0x020C
#define TP_TF1_FRMCFG_sync_byte_shift                                 (24)
#define TP_TF1_FRMCFG_dropno_shift                                    (20)
#define TP_TF1_FRMCFG_lockno_shift                                    (16)
#define TP_TF1_FRMCFG_packet_size_shift                               (14)
#define TP_TF1_FRMCFG_data_order_shift                                (13)
#define TP_TF1_FRMCFG_frm_en_shift                                    (12)
#define TP_TF1_FRMCFG_forcedrop_shift                                 (11)
#define TP_TF1_FRMCFG_syncmode_shift                                  (6)
#define TP_TF1_FRMCFG_serial_shift                                    (5)
#define TP_TF1_FRMCFG_datapin_shift                                   (4)
#define TP_TF1_FRMCFG_err_pol_shift                                   (3)
#define TP_TF1_FRMCFG_sync_pol_shift                                  (2)
#define TP_TF1_FRMCFG_val_pol_shift                                   (1)
#define TP_TF1_FRMCFG_clk_pol_shift                                   (0)
#define TP_TF1_FRMCFG_sync_byte_mask                                  (0xFF000000)
#define TP_TF1_FRMCFG_dropno_mask                                     (0x00F00000)
#define TP_TF1_FRMCFG_lockno_mask                                     (0x000F0000)
#define TP_TF1_FRMCFG_packet_size_mask                                (0x0000C000)
#define TP_TF1_FRMCFG_data_order_mask                                 (0x00002000)
#define TP_TF1_FRMCFG_frm_en_mask                                     (0x00001000)
#define TP_TF1_FRMCFG_forcedrop_mask                                  (0x00000800)
#define TP_TF1_FRMCFG_syncmode_mask                                   (0x000007C0)
#define TP_TF1_FRMCFG_serial_mask                                     (0x00000020)
#define TP_TF1_FRMCFG_datapin_mask                                    (0x00000010)
#define TP_TF1_FRMCFG_err_pol_mask                                    (0x00000008)
#define TP_TF1_FRMCFG_sync_pol_mask                                   (0x00000004)
#define TP_TF1_FRMCFG_val_pol_mask                                    (0x00000002)
#define TP_TF1_FRMCFG_clk_pol_mask                                    (0x00000001)
#define TP_TF1_FRMCFG_sync_byte(data)                                 (0xFF000000&((data)<<24))
#define TP_TF1_FRMCFG_dropno(data)                                    (0x00F00000&((data)<<20))
#define TP_TF1_FRMCFG_lockno(data)                                    (0x000F0000&((data)<<16))
#define TP_TF1_FRMCFG_packet_size(data)                               (0x0000C000&((data)<<14))
#define TP_TF1_FRMCFG_data_order(data)                                (0x00002000&((data)<<13))
#define TP_TF1_FRMCFG_frm_en(data)                                    (0x00001000&((data)<<12))
#define TP_TF1_FRMCFG_forcedrop(data)                                 (0x00000800&((data)<<11))
#define TP_TF1_FRMCFG_syncmode(data)                                  (0x000007C0&((data)<<6))
#define TP_TF1_FRMCFG_serial(data)                                    (0x00000020&((data)<<5))
#define TP_TF1_FRMCFG_datapin(data)                                   (0x00000010&((data)<<4))
#define TP_TF1_FRMCFG_err_pol(data)                                   (0x00000008&((data)<<3))
#define TP_TF1_FRMCFG_sync_pol(data)                                  (0x00000004&((data)<<2))
#define TP_TF1_FRMCFG_val_pol(data)                                   (0x00000002&((data)<<1))
#define TP_TF1_FRMCFG_clk_pol(data)                                   (0x00000001&(data))
#define TP_TF1_FRMCFG_get_sync_byte(data)                             ((0xFF000000&(data))>>24)
#define TP_TF1_FRMCFG_get_dropno(data)                                ((0x00F00000&(data))>>20)
#define TP_TF1_FRMCFG_get_lockno(data)                                ((0x000F0000&(data))>>16)
#define TP_TF1_FRMCFG_get_packet_size(data)                           ((0x0000C000&(data))>>14)
#define TP_TF1_FRMCFG_get_data_order(data)                            ((0x00002000&(data))>>13)
#define TP_TF1_FRMCFG_get_frm_en(data)                                ((0x00001000&(data))>>12)
#define TP_TF1_FRMCFG_get_forcedrop(data)                             ((0x00000800&(data))>>11)
#define TP_TF1_FRMCFG_get_syncmode(data)                              ((0x000007C0&(data))>>6)
#define TP_TF1_FRMCFG_get_serial(data)                                ((0x00000020&(data))>>5)
#define TP_TF1_FRMCFG_get_datapin(data)                               ((0x00000010&(data))>>4)
#define TP_TF1_FRMCFG_get_err_pol(data)                               ((0x00000008&(data))>>3)
#define TP_TF1_FRMCFG_get_sync_pol(data)                              ((0x00000004&(data))>>2)
#define TP_TF1_FRMCFG_get_val_pol(data)                               ((0x00000002&(data))>>1)
#define TP_TF1_FRMCFG_get_clk_pol(data)                               (0x00000001&(data))

#define TP_TF1_INT                                                    0x18014834
#define TP_TF1_INT_reg_addr                                           "0xB8014834"
#define TP_TF1_INT_reg                                                0xB8014834
#define TP_TF1_INT_inst_addr                                          "0x020D"
#define TP_TF1_INT_inst                                               0x020D
#define TP_TF1_INT_overflow_shift                                     (3)
#define TP_TF1_INT_drop_shift                                         (2)
#define TP_TF1_INT_sync_shift                                         (1)
#define TP_TF1_INT_write_data_shift                                   (0)
#define TP_TF1_INT_overflow_mask                                      (0x00000008)
#define TP_TF1_INT_drop_mask                                          (0x00000004)
#define TP_TF1_INT_sync_mask                                          (0x00000002)
#define TP_TF1_INT_write_data_mask                                    (0x00000001)
#define TP_TF1_INT_overflow(data)                                     (0x00000008&((data)<<3))
#define TP_TF1_INT_drop(data)                                         (0x00000004&((data)<<2))
#define TP_TF1_INT_sync(data)                                         (0x00000002&((data)<<1))
#define TP_TF1_INT_write_data(data)                                   (0x00000001&(data))
#define TP_TF1_INT_get_overflow(data)                                 ((0x00000008&(data))>>3)
#define TP_TF1_INT_get_drop(data)                                     ((0x00000004&(data))>>2)
#define TP_TF1_INT_get_sync(data)                                     ((0x00000002&(data))>>1)
#define TP_TF1_INT_get_write_data(data)                               (0x00000001&(data))

#define TP_TF1_INT_EN                                                 0x1801483C
#define TP_TF1_INT_EN_reg_addr                                        "0xB801483C"
#define TP_TF1_INT_EN_reg                                             0xB801483C
#define TP_TF1_INT_EN_inst_addr                                       "0x020F"
#define TP_TF1_INT_EN_inst                                            0x020F
#define TP_TF1_INT_EN_overflow_en_shift                               (3)
#define TP_TF1_INT_EN_drop_en_shift                                   (2)
#define TP_TF1_INT_EN_sync_en_shift                                   (1)
#define TP_TF1_INT_EN_write_data_shift                                (0)
#define TP_TF1_INT_EN_overflow_en_mask                                (0x00000008)
#define TP_TF1_INT_EN_drop_en_mask                                    (0x00000004)
#define TP_TF1_INT_EN_sync_en_mask                                    (0x00000002)
#define TP_TF1_INT_EN_write_data_mask                                 (0x00000001)
#define TP_TF1_INT_EN_overflow_en(data)                               (0x00000008&((data)<<3))
#define TP_TF1_INT_EN_drop_en(data)                                   (0x00000004&((data)<<2))
#define TP_TF1_INT_EN_sync_en(data)                                   (0x00000002&((data)<<1))
#define TP_TF1_INT_EN_write_data(data)                                (0x00000001&(data))
#define TP_TF1_INT_EN_get_overflow_en(data)                           ((0x00000008&(data))>>3)
#define TP_TF1_INT_EN_get_drop_en(data)                               ((0x00000004&(data))>>2)
#define TP_TF1_INT_EN_get_sync_en(data)                               ((0x00000002&(data))>>1)
#define TP_TF1_INT_EN_get_write_data(data)                            (0x00000001&(data))

#define TP_PID_PART                                                   0x18014024
#define TP_PID_PART_reg_addr                                          "0xB8014024"
#define TP_PID_PART_reg                                               0xB8014024
#define TP_PID_PART_inst_addr                                         "0x0009"
#define TP_PID_PART_inst                                              0x0009
#define TP_PID_PART_partition_shift                                   (0)
#define TP_PID_PART_partition_mask                                    (0x0000003F)
#define TP_PID_PART_partition(data)                                   (0x0000003F&(data))
#define TP_PID_PART_get_partition(data)                               (0x0000003F&(data))

#define TP_PID_CTRL                                                   0x18014028
#define TP_PID_CTRL_reg_addr                                          "0xB8014028"
#define TP_PID_CTRL_reg                                               0xB8014028
#define TP_PID_CTRL_inst_addr                                         "0x000A"
#define TP_PID_CTRL_inst                                              0x000A
#define TP_PID_CTRL_r_w_shift                                         (6)
#define TP_PID_CTRL_idx_shift                                         (0)
#define TP_PID_CTRL_r_w_mask                                          (0x00000040)
#define TP_PID_CTRL_idx_mask                                          (0x0000003F)
#define TP_PID_CTRL_r_w(data)                                         (0x00000040&((data)<<6))
#define TP_PID_CTRL_idx(data)                                         (0x0000003F&(data))
#define TP_PID_CTRL_get_r_w(data)                                     ((0x00000040&(data))>>6)
#define TP_PID_CTRL_get_idx(data)                                     (0x0000003F&(data))

#define TP_PID_DATA                                                   0x1801402C
#define TP_PID_DATA_reg_addr                                          "0xB801402C"
#define TP_PID_DATA_reg                                               0xB801402C
#define TP_PID_DATA_inst_addr                                         "0x000B"
#define TP_PID_DATA_inst                                              0x000B
#define TP_PID_DATA_si_en_shift                                       (31)
#define TP_PID_DATA_pid_ini_shift                                     (30)
#define TP_PID_DATA_ai_en_shift                                       (29)
#define TP_PID_DATA_ti_en_shift                                       (28)
#define TP_PID_DATA_sec_idx_shift                                     (22)
#define TP_PID_DATA_sec_en_shift                                      (21)
#define TP_PID_DATA_ddr_q_shift                                       (15)
#define TP_PID_DATA_cc_en_shift                                       (14)
#define TP_PID_DATA_v_shift                                           (13)
#define TP_PID_DATA_pid_shift                                         (0)
#define TP_PID_DATA_si_en_mask                                        (0x80000000)
#define TP_PID_DATA_pid_ini_mask                                      (0x40000000)
#define TP_PID_DATA_ai_en_mask                                        (0x20000000)
#define TP_PID_DATA_ti_en_mask                                        (0x10000000)
#define TP_PID_DATA_sec_idx_mask                                      (0x0FC00000)
#define TP_PID_DATA_sec_en_mask                                       (0x00200000)
#define TP_PID_DATA_ddr_q_mask                                        (0x001F8000)
#define TP_PID_DATA_cc_en_mask                                        (0x00004000)
#define TP_PID_DATA_v_mask                                            (0x00002000)
#define TP_PID_DATA_pid_mask                                          (0x00001FFF)
#define TP_PID_DATA_si_en(data)                                       (0x80000000&((data)<<31))
#define TP_PID_DATA_pid_ini(data)                                     (0x40000000&((data)<<30))
#define TP_PID_DATA_ai_en(data)                                       (0x20000000&((data)<<29))
#define TP_PID_DATA_ti_en(data)                                       (0x10000000&((data)<<28))
#define TP_PID_DATA_sec_idx(data)                                     (0x0FC00000&((data)<<22))
#define TP_PID_DATA_sec_en(data)                                      (0x00200000&((data)<<21))
#define TP_PID_DATA_ddr_q(data)                                       (0x001F8000&((data)<<15))
#define TP_PID_DATA_cc_en(data)                                       (0x00004000&((data)<<14))
#define TP_PID_DATA_v(data)                                           (0x00002000&((data)<<13))
#define TP_PID_DATA_pid(data)                                         (0x00001FFF&(data))
#define TP_PID_DATA_get_si_en(data)                                   ((0x80000000&(data))>>31)
#define TP_PID_DATA_get_pid_ini(data)                                 ((0x40000000&(data))>>30)
#define TP_PID_DATA_get_ai_en(data)                                   ((0x20000000&(data))>>29)
#define TP_PID_DATA_get_ti_en(data)                                   ((0x10000000&(data))>>28)
#define TP_PID_DATA_get_sec_idx(data)                                 ((0x0FC00000&(data))>>22)
#define TP_PID_DATA_get_sec_en(data)                                  ((0x00200000&(data))>>21)
#define TP_PID_DATA_get_ddr_q(data)                                   ((0x001F8000&(data))>>15)
#define TP_PID_DATA_get_cc_en(data)                                   ((0x00004000&(data))>>14)
#define TP_PID_DATA_get_v(data)                                       ((0x00002000&(data))>>13)
#define TP_PID_DATA_get_pid(data)                                     (0x00001FFF&(data))

#define TP_PID_DATA2                                                  0x18014020
#define TP_PID_DATA2_reg_addr                                         "0xB8014020"
#define TP_PID_DATA2_reg                                              0xB8014020
#define TP_PID_DATA2_inst_addr                                        "0x0008"
#define TP_PID_DATA2_inst                                             0x0008
#define TP_PID_DATA2_info_q_shift                                     (0)
#define TP_PID_DATA2_info_q_mask                                      (0x0000003F)
#define TP_PID_DATA2_info_q(data)                                     (0x0000003F&(data))
#define TP_PID_DATA2_get_info_q(data)                                 (0x0000003F&(data))

#define TP_SEC_CTRL                                                   0x18014030
#define TP_SEC_CTRL_reg_addr                                          "0xB8014030"
#define TP_SEC_CTRL_reg                                               0xB8014030
#define TP_SEC_CTRL_inst_addr                                         "0x000C"
#define TP_SEC_CTRL_inst                                              0x000C
#define TP_SEC_CTRL_r_w_shift                                         (6)
#define TP_SEC_CTRL_idx_shift                                         (0)
#define TP_SEC_CTRL_r_w_mask                                          (0x00000040)
#define TP_SEC_CTRL_idx_mask                                          (0x0000003F)
#define TP_SEC_CTRL_r_w(data)                                         (0x00000040&((data)<<6))
#define TP_SEC_CTRL_idx(data)                                         (0x0000003F&(data))
#define TP_SEC_CTRL_get_r_w(data)                                     ((0x00000040&(data))>>6)
#define TP_SEC_CTRL_get_idx(data)                                     (0x0000003F&(data))

#define TP_SEC_DATA0                                                  0x18014034
#define TP_SEC_DATA0_reg_addr                                         "0xB8014034"
#define TP_SEC_DATA0_reg                                              0xB8014034
#define TP_SEC_DATA0_inst_addr                                        "0x000D"
#define TP_SEC_DATA0_inst                                             0x000D
#define TP_SEC_DATA0_filter_value_msb_shift                           (0)
#define TP_SEC_DATA0_filter_value_msb_mask                            (0xFFFFFFFF)
#define TP_SEC_DATA0_filter_value_msb(data)                           (0xFFFFFFFF&(data))
#define TP_SEC_DATA0_get_filter_value_msb(data)                       (0xFFFFFFFF&(data))

#define TP_SEC_DATA1                                                  0x18014038
#define TP_SEC_DATA1_reg_addr                                         "0xB8014038"
#define TP_SEC_DATA1_reg                                              0xB8014038
#define TP_SEC_DATA1_inst_addr                                        "0x000E"
#define TP_SEC_DATA1_inst                                             0x000E
#define TP_SEC_DATA1_filter_value_lsb_shift                           (0)
#define TP_SEC_DATA1_filter_value_lsb_mask                            (0xFFFFFFFF)
#define TP_SEC_DATA1_filter_value_lsb(data)                           (0xFFFFFFFF&(data))
#define TP_SEC_DATA1_get_filter_value_lsb(data)                       (0xFFFFFFFF&(data))

#define TP_SEC_DATA2                                                  0x1801403C
#define TP_SEC_DATA2_reg_addr                                         "0xB801403C"
#define TP_SEC_DATA2_reg                                              0xB801403C
#define TP_SEC_DATA2_inst_addr                                        "0x000F"
#define TP_SEC_DATA2_inst                                             0x000F
#define TP_SEC_DATA2_mask_value_msb_shift                             (0)
#define TP_SEC_DATA2_mask_value_msb_mask                              (0xFFFFFFFF)
#define TP_SEC_DATA2_mask_value_msb(data)                             (0xFFFFFFFF&(data))
#define TP_SEC_DATA2_get_mask_value_msb(data)                         (0xFFFFFFFF&(data))

#define TP_SEC_DATA3                                                  0x18014040
#define TP_SEC_DATA3_reg_addr                                         "0xB8014040"
#define TP_SEC_DATA3_reg                                              0xB8014040
#define TP_SEC_DATA3_inst_addr                                        "0x0010"
#define TP_SEC_DATA3_inst                                             0x0010
#define TP_SEC_DATA3_mask_value_lsb_shift                             (0)
#define TP_SEC_DATA3_mask_value_lsb_mask                              (0xFFFFFFFF)
#define TP_SEC_DATA3_mask_value_lsb(data)                             (0xFFFFFFFF&(data))
#define TP_SEC_DATA3_get_mask_value_lsb(data)                         (0xFFFFFFFF&(data))

#define TP_SEC_DATA4                                                  0x18014044
#define TP_SEC_DATA4_reg_addr                                         "0xB8014044"
#define TP_SEC_DATA4_reg                                              0xB8014044
#define TP_SEC_DATA4_inst_addr                                        "0x0011"
#define TP_SEC_DATA4_inst                                             0x0011
#define TP_SEC_DATA4_sp_filter_shift                                  (12)
#define TP_SEC_DATA4_sp_mask_shift                                    (10)
#define TP_SEC_DATA4_crc_en_shift                                     (9)
#define TP_SEC_DATA4_p_d_shift                                        (8)
#define TP_SEC_DATA4_p_n_shift                                        (7)
#define TP_SEC_DATA4_last_shift                                       (6)
#define TP_SEC_DATA4_next_sec_shift                                   (0)
#define TP_SEC_DATA4_sp_filter_mask                                   (0x00003000)
#define TP_SEC_DATA4_sp_mask_mask                                     (0x00000C00)
#define TP_SEC_DATA4_crc_en_mask                                      (0x00000200)
#define TP_SEC_DATA4_p_d_mask                                         (0x00000100)
#define TP_SEC_DATA4_p_n_mask                                         (0x00000080)
#define TP_SEC_DATA4_last_mask                                        (0x00000040)
#define TP_SEC_DATA4_next_sec_mask                                    (0x0000003F)
#define TP_SEC_DATA4_sp_filter(data)                                  (0x00003000&((data)<<12))
#define TP_SEC_DATA4_sp_mask(data)                                    (0x00000C00&((data)<<10))
#define TP_SEC_DATA4_crc_en(data)                                     (0x00000200&((data)<<9))
#define TP_SEC_DATA4_p_d(data)                                        (0x00000100&((data)<<8))
#define TP_SEC_DATA4_p_n(data)                                        (0x00000080&((data)<<7))
#define TP_SEC_DATA4_last(data)                                       (0x00000040&((data)<<6))
#define TP_SEC_DATA4_next_sec(data)                                   (0x0000003F&(data))
#define TP_SEC_DATA4_get_sp_filter(data)                              ((0x00003000&(data))>>12)
#define TP_SEC_DATA4_get_sp_mask(data)                                ((0x00000C00&(data))>>10)
#define TP_SEC_DATA4_get_crc_en(data)                                 ((0x00000200&(data))>>9)
#define TP_SEC_DATA4_get_p_d(data)                                    ((0x00000100&(data))>>8)
#define TP_SEC_DATA4_get_p_n(data)                                    ((0x00000080&(data))>>7)
#define TP_SEC_DATA4_get_last(data)                                   ((0x00000040&(data))>>6)
#define TP_SEC_DATA4_get_next_sec(data)                               (0x0000003F&(data))

#define TP_TP0_DES_CNTL                                               0x18014050
#define TP_TP0_DES_CNTL_reg_addr                                      "0xB8014050"
#define TP_TP0_DES_CNTL_reg                                           0xB8014050
#define TP_TP0_DES_CNTL_inst_addr                                     "0x0014"
#define TP_TP0_DES_CNTL_inst                                          0x0014
#define TP_TP0_DES_CNTL_map_11_shift                                  (5)
#define TP_TP0_DES_CNTL_map_10_shift                                  (4)
#define TP_TP0_DES_CNTL_map_01_shift                                  (3)
#define TP_TP0_DES_CNTL_des_mode_shift                                (2)
#define TP_TP0_DES_CNTL_mode_shift                                    (0)
#define TP_TP0_DES_CNTL_map_11_mask                                   (0x00000020)
#define TP_TP0_DES_CNTL_map_10_mask                                   (0x00000010)
#define TP_TP0_DES_CNTL_map_01_mask                                   (0x00000008)
#define TP_TP0_DES_CNTL_des_mode_mask                                 (0x00000004)
#define TP_TP0_DES_CNTL_mode_mask                                     (0x00000003)
#define TP_TP0_DES_CNTL_map_11(data)                                  (0x00000020&((data)<<5))
#define TP_TP0_DES_CNTL_map_10(data)                                  (0x00000010&((data)<<4))
#define TP_TP0_DES_CNTL_map_01(data)                                  (0x00000008&((data)<<3))
#define TP_TP0_DES_CNTL_des_mode(data)                                (0x00000004&((data)<<2))
#define TP_TP0_DES_CNTL_mode(data)                                    (0x00000003&(data))
#define TP_TP0_DES_CNTL_get_map_11(data)                              ((0x00000020&(data))>>5)
#define TP_TP0_DES_CNTL_get_map_10(data)                              ((0x00000010&(data))>>4)
#define TP_TP0_DES_CNTL_get_map_01(data)                              ((0x00000008&(data))>>3)
#define TP_TP0_DES_CNTL_get_des_mode(data)                            ((0x00000004&(data))>>2)
#define TP_TP0_DES_CNTL_get_mode(data)                                (0x00000003&(data))

#define TP_TP0_KEYA_MSB_0                                             0x18014058
#define TP_TP0_KEYA_MSB_1                                             0x1801405C
#define TP_TP0_KEYA_MSB_0_reg_addr                                    "0xB8014058"
#define TP_TP0_KEYA_MSB_1_reg_addr                                    "0xB801405C"
#define TP_TP0_KEYA_MSB_0_reg                                         0xB8014058
#define TP_TP0_KEYA_MSB_1_reg                                         0xB801405C
#define TP_TP0_KEYA_MSB_0_inst_addr                                   "0x0016"
#define TP_TP0_KEYA_MSB_0_inst                                        0x0016
#define TP_TP0_KEYA_MSB_1_inst_addr                                   "0x0017"
#define TP_TP0_KEYA_MSB_1_inst                                        0x0017
#define TP_TP0_KEYA_MSB_keya_shift                                    (0)
#define TP_TP0_KEYA_MSB_keya_mask                                     (0x00FFFFFF)
#define TP_TP0_KEYA_MSB_keya(data)                                    (0x00FFFFFF&(data))
#define TP_TP0_KEYA_MSB_get_keya(data)                                (0x00FFFFFF&(data))

#define TP_TP0_KEYA_LSB_0                                             0x18014060
#define TP_TP0_KEYA_LSB_1                                             0x18014064
#define TP_TP0_KEYA_LSB_0_reg_addr                                    "0xB8014060"
#define TP_TP0_KEYA_LSB_1_reg_addr                                    "0xB8014064"
#define TP_TP0_KEYA_LSB_0_reg                                         0xB8014060
#define TP_TP0_KEYA_LSB_1_reg                                         0xB8014064
#define TP_TP0_KEYA_LSB_0_inst_addr                                   "0x0018"
#define TP_TP0_KEYA_LSB_0_inst                                        0x0018
#define TP_TP0_KEYA_LSB_1_inst_addr                                   "0x0019"
#define TP_TP0_KEYA_LSB_1_inst                                        0x0019
#define TP_TP0_KEYA_LSB_keya_shift                                    (0)
#define TP_TP0_KEYA_LSB_keya_mask                                     (0xFFFFFFFF)
#define TP_TP0_KEYA_LSB_keya(data)                                    (0xFFFFFFFF&(data))
#define TP_TP0_KEYA_LSB_get_keya(data)                                (0xFFFFFFFF&(data))

#define TP_TP0_KEYB_MSB_0                                             0x18014068
#define TP_TP0_KEYB_MSB_1                                             0x1801406C
#define TP_TP0_KEYB_MSB_0_reg_addr                                    "0xB8014068"
#define TP_TP0_KEYB_MSB_1_reg_addr                                    "0xB801406C"
#define TP_TP0_KEYB_MSB_0_reg                                         0xB8014068
#define TP_TP0_KEYB_MSB_1_reg                                         0xB801406C
#define TP_TP0_KEYB_MSB_0_inst_addr                                   "0x001A"
#define TP_TP0_KEYB_MSB_0_inst                                        0x001A
#define TP_TP0_KEYB_MSB_1_inst_addr                                   "0x001B"
#define TP_TP0_KEYB_MSB_1_inst                                        0x001B
#define TP_TP0_KEYB_MSB_keyb_shift                                    (0)
#define TP_TP0_KEYB_MSB_keyb_mask                                     (0x00FFFFFF)
#define TP_TP0_KEYB_MSB_keyb(data)                                    (0x00FFFFFF&(data))
#define TP_TP0_KEYB_MSB_get_keyb(data)                                (0x00FFFFFF&(data))

#define TP_TP0_KEYB_LSB_0                                             0x18014070
#define TP_TP0_KEYB_LSB_1                                             0x18014074
#define TP_TP0_KEYB_LSB_0_reg_addr                                    "0xB8014070"
#define TP_TP0_KEYB_LSB_1_reg_addr                                    "0xB8014074"
#define TP_TP0_KEYB_LSB_0_reg                                         0xB8014070
#define TP_TP0_KEYB_LSB_1_reg                                         0xB8014074
#define TP_TP0_KEYB_LSB_0_inst_addr                                   "0x001C"
#define TP_TP0_KEYB_LSB_0_inst                                        0x001C
#define TP_TP0_KEYB_LSB_1_inst_addr                                   "0x001D"
#define TP_TP0_KEYB_LSB_1_inst                                        0x001D
#define TP_TP0_KEYB_LSB_keyb_shift                                    (0)
#define TP_TP0_KEYB_LSB_keyb_mask                                     (0xFFFFFFFF)
#define TP_TP0_KEYB_LSB_keyb(data)                                    (0xFFFFFFFF&(data))
#define TP_TP0_KEYB_LSB_get_keyb(data)                                (0xFFFFFFFF&(data))

#define TP_TP0_KEYC_MSB_0                                             0x18014078
#define TP_TP0_KEYC_MSB_1                                             0x1801407C
#define TP_TP0_KEYC_MSB_0_reg_addr                                    "0xB8014078"
#define TP_TP0_KEYC_MSB_1_reg_addr                                    "0xB801407C"
#define TP_TP0_KEYC_MSB_0_reg                                         0xB8014078
#define TP_TP0_KEYC_MSB_1_reg                                         0xB801407C
#define TP_TP0_KEYC_MSB_0_inst_addr                                   "0x001E"
#define TP_TP0_KEYC_MSB_0_inst                                        0x001E
#define TP_TP0_KEYC_MSB_1_inst_addr                                   "0x001F"
#define TP_TP0_KEYC_MSB_1_inst                                        0x001F
#define TP_TP0_KEYC_MSB_keyc_shift                                    (0)
#define TP_TP0_KEYC_MSB_keyc_mask                                     (0x00FFFFFF)
#define TP_TP0_KEYC_MSB_keyc(data)                                    (0x00FFFFFF&(data))
#define TP_TP0_KEYC_MSB_get_keyc(data)                                (0x00FFFFFF&(data))

#define TP_TP0_KEYC_LSB_0                                             0x18014080
#define TP_TP0_KEYC_LSB_1                                             0x18014084
#define TP_TP0_KEYC_LSB_0_reg_addr                                    "0xB8014080"
#define TP_TP0_KEYC_LSB_1_reg_addr                                    "0xB8014084"
#define TP_TP0_KEYC_LSB_0_reg                                         0xB8014080
#define TP_TP0_KEYC_LSB_1_reg                                         0xB8014084
#define TP_TP0_KEYC_LSB_0_inst_addr                                   "0x0020"
#define TP_TP0_KEYC_LSB_0_inst                                        0x0020
#define TP_TP0_KEYC_LSB_1_inst_addr                                   "0x0021"
#define TP_TP0_KEYC_LSB_1_inst                                        0x0021
#define TP_TP0_KEYC_LSB_keyc_shift                                    (0)
#define TP_TP0_KEYC_LSB_keyc_mask                                     (0xFFFFFFFF)
#define TP_TP0_KEYC_LSB_keyc(data)                                    (0xFFFFFFFF&(data))
#define TP_TP0_KEYC_LSB_get_keyc(data)                                (0xFFFFFFFF&(data))

#define TP_TP0_IV_MSB_0                                               0x18014088
#define TP_TP0_IV_MSB_1                                               0x1801408C
#define TP_TP0_IV_MSB_0_reg_addr                                      "0xB8014088"
#define TP_TP0_IV_MSB_1_reg_addr                                      "0xB801408C"
#define TP_TP0_IV_MSB_0_reg                                           0xB8014088
#define TP_TP0_IV_MSB_1_reg                                           0xB801408C
#define TP_TP0_IV_MSB_0_inst_addr                                     "0x0022"
#define TP_TP0_IV_MSB_0_inst                                          0x0022
#define TP_TP0_IV_MSB_1_inst_addr                                     "0x0023"
#define TP_TP0_IV_MSB_1_inst                                          0x0023
#define TP_TP0_IV_MSB_iv_shift                                        (0)
#define TP_TP0_IV_MSB_iv_mask                                         (0xFFFFFFFF)
#define TP_TP0_IV_MSB_iv(data)                                        (0xFFFFFFFF&(data))
#define TP_TP0_IV_MSB_get_iv(data)                                    (0xFFFFFFFF&(data))

#define TP_TP0_IV_LSB_0                                               0x18014090
#define TP_TP0_IV_LSB_1                                               0x18014094
#define TP_TP0_IV_LSB_0_reg_addr                                      "0xB8014090"
#define TP_TP0_IV_LSB_1_reg_addr                                      "0xB8014094"
#define TP_TP0_IV_LSB_0_reg                                           0xB8014090
#define TP_TP0_IV_LSB_1_reg                                           0xB8014094
#define TP_TP0_IV_LSB_0_inst_addr                                     "0x0024"
#define TP_TP0_IV_LSB_0_inst                                          0x0024
#define TP_TP0_IV_LSB_1_inst_addr                                     "0x0025"
#define TP_TP0_IV_LSB_1_inst                                          0x0025
#define TP_TP0_IV_LSB_iv_shift                                        (0)
#define TP_TP0_IV_LSB_iv_mask                                         (0xFFFFFFFF)
#define TP_TP0_IV_LSB_iv(data)                                        (0xFFFFFFFF&(data))
#define TP_TP0_IV_LSB_get_iv(data)                                    (0xFFFFFFFF&(data))

#define TP_TP1_DES_CNTL                                               0x180140A0
#define TP_TP1_DES_CNTL_reg_addr                                      "0xB80140A0"
#define TP_TP1_DES_CNTL_reg                                           0xB80140A0
#define TP_TP1_DES_CNTL_inst_addr                                     "0x0028"
#define TP_TP1_DES_CNTL_inst                                          0x0028
#define TP_TP1_DES_CNTL_map_11_shift                                  (5)
#define TP_TP1_DES_CNTL_map_10_shift                                  (4)
#define TP_TP1_DES_CNTL_map_01_shift                                  (3)
#define TP_TP1_DES_CNTL_des_mode_shift                                (2)
#define TP_TP1_DES_CNTL_mode_shift                                    (0)
#define TP_TP1_DES_CNTL_map_11_mask                                   (0x00000020)
#define TP_TP1_DES_CNTL_map_10_mask                                   (0x00000010)
#define TP_TP1_DES_CNTL_map_01_mask                                   (0x00000008)
#define TP_TP1_DES_CNTL_des_mode_mask                                 (0x00000004)
#define TP_TP1_DES_CNTL_mode_mask                                     (0x00000003)
#define TP_TP1_DES_CNTL_map_11(data)                                  (0x00000020&((data)<<5))
#define TP_TP1_DES_CNTL_map_10(data)                                  (0x00000010&((data)<<4))
#define TP_TP1_DES_CNTL_map_01(data)                                  (0x00000008&((data)<<3))
#define TP_TP1_DES_CNTL_des_mode(data)                                (0x00000004&((data)<<2))
#define TP_TP1_DES_CNTL_mode(data)                                    (0x00000003&(data))
#define TP_TP1_DES_CNTL_get_map_11(data)                              ((0x00000020&(data))>>5)
#define TP_TP1_DES_CNTL_get_map_10(data)                              ((0x00000010&(data))>>4)
#define TP_TP1_DES_CNTL_get_map_01(data)                              ((0x00000008&(data))>>3)
#define TP_TP1_DES_CNTL_get_des_mode(data)                            ((0x00000004&(data))>>2)
#define TP_TP1_DES_CNTL_get_mode(data)                                (0x00000003&(data))

#define TP_TP1_KEYA_MSB_0                                             0x180140A8
#define TP_TP1_KEYA_MSB_1                                             0x180140AC
#define TP_TP1_KEYA_MSB_0_reg_addr                                    "0xB80140A8"
#define TP_TP1_KEYA_MSB_1_reg_addr                                    "0xB80140AC"
#define TP_TP1_KEYA_MSB_0_reg                                         0xB80140A8
#define TP_TP1_KEYA_MSB_1_reg                                         0xB80140AC
#define TP_TP1_KEYA_MSB_0_inst_addr                                   "0x002A"
#define TP_TP1_KEYA_MSB_0_inst                                        0x002A
#define TP_TP1_KEYA_MSB_1_inst_addr                                   "0x002B"
#define TP_TP1_KEYA_MSB_1_inst                                        0x002B
#define TP_TP1_KEYA_MSB_keya_shift                                    (0)
#define TP_TP1_KEYA_MSB_keya_mask                                     (0x00FFFFFF)
#define TP_TP1_KEYA_MSB_keya(data)                                    (0x00FFFFFF&(data))
#define TP_TP1_KEYA_MSB_get_keya(data)                                (0x00FFFFFF&(data))

#define TP_TP1_KEYA_LSB_0                                             0x180140B0
#define TP_TP1_KEYA_LSB_1                                             0x180140B4
#define TP_TP1_KEYA_LSB_0_reg_addr                                    "0xB80140B0"
#define TP_TP1_KEYA_LSB_1_reg_addr                                    "0xB80140B4"
#define TP_TP1_KEYA_LSB_0_reg                                         0xB80140B0
#define TP_TP1_KEYA_LSB_1_reg                                         0xB80140B4
#define TP_TP1_KEYA_LSB_0_inst_addr                                   "0x002C"
#define TP_TP1_KEYA_LSB_0_inst                                        0x002C
#define TP_TP1_KEYA_LSB_1_inst_addr                                   "0x002D"
#define TP_TP1_KEYA_LSB_1_inst                                        0x002D
#define TP_TP1_KEYA_LSB_keya_shift                                    (0)
#define TP_TP1_KEYA_LSB_keya_mask                                     (0xFFFFFFFF)
#define TP_TP1_KEYA_LSB_keya(data)                                    (0xFFFFFFFF&(data))
#define TP_TP1_KEYA_LSB_get_keya(data)                                (0xFFFFFFFF&(data))

#define TP_TP1_KEYB_MSB_0                                             0x180140B8
#define TP_TP1_KEYB_MSB_1                                             0x180140BC
#define TP_TP1_KEYB_MSB_0_reg_addr                                    "0xB80140B8"
#define TP_TP1_KEYB_MSB_1_reg_addr                                    "0xB80140BC"
#define TP_TP1_KEYB_MSB_0_reg                                         0xB80140B8
#define TP_TP1_KEYB_MSB_1_reg                                         0xB80140BC
#define TP_TP1_KEYB_MSB_0_inst_addr                                   "0x002E"
#define TP_TP1_KEYB_MSB_0_inst                                        0x002E
#define TP_TP1_KEYB_MSB_1_inst_addr                                   "0x002F"
#define TP_TP1_KEYB_MSB_1_inst                                        0x002F
#define TP_TP1_KEYB_MSB_keyb_shift                                    (0)
#define TP_TP1_KEYB_MSB_keyb_mask                                     (0x00FFFFFF)
#define TP_TP1_KEYB_MSB_keyb(data)                                    (0x00FFFFFF&(data))
#define TP_TP1_KEYB_MSB_get_keyb(data)                                (0x00FFFFFF&(data))

#define TP_TP1_KEYB_LSB_0                                             0x180140C0
#define TP_TP1_KEYB_LSB_1                                             0x180140C4
#define TP_TP1_KEYB_LSB_0_reg_addr                                    "0xB80140C0"
#define TP_TP1_KEYB_LSB_1_reg_addr                                    "0xB80140C4"
#define TP_TP1_KEYB_LSB_0_reg                                         0xB80140C0
#define TP_TP1_KEYB_LSB_1_reg                                         0xB80140C4
#define TP_TP1_KEYB_LSB_0_inst_addr                                   "0x0030"
#define TP_TP1_KEYB_LSB_0_inst                                        0x0030
#define TP_TP1_KEYB_LSB_1_inst_addr                                   "0x0031"
#define TP_TP1_KEYB_LSB_1_inst                                        0x0031
#define TP_TP1_KEYB_LSB_keyb_shift                                    (0)
#define TP_TP1_KEYB_LSB_keyb_mask                                     (0xFFFFFFFF)
#define TP_TP1_KEYB_LSB_keyb(data)                                    (0xFFFFFFFF&(data))
#define TP_TP1_KEYB_LSB_get_keyb(data)                                (0xFFFFFFFF&(data))

#define TP_TP1_KEYC_MSB_0                                             0x180140C8
#define TP_TP1_KEYC_MSB_1                                             0x180140CC
#define TP_TP1_KEYC_MSB_0_reg_addr                                    "0xB80140C8"
#define TP_TP1_KEYC_MSB_1_reg_addr                                    "0xB80140CC"
#define TP_TP1_KEYC_MSB_0_reg                                         0xB80140C8
#define TP_TP1_KEYC_MSB_1_reg                                         0xB80140CC
#define TP_TP1_KEYC_MSB_0_inst_addr                                   "0x0032"
#define TP_TP1_KEYC_MSB_0_inst                                        0x0032
#define TP_TP1_KEYC_MSB_1_inst_addr                                   "0x0033"
#define TP_TP1_KEYC_MSB_1_inst                                        0x0033
#define TP_TP1_KEYC_MSB_keyc_shift                                    (0)
#define TP_TP1_KEYC_MSB_keyc_mask                                     (0x00FFFFFF)
#define TP_TP1_KEYC_MSB_keyc(data)                                    (0x00FFFFFF&(data))
#define TP_TP1_KEYC_MSB_get_keyc(data)                                (0x00FFFFFF&(data))

#define TP_TP1_KEYC_LSB_0                                             0x180140D0
#define TP_TP1_KEYC_LSB_1                                             0x180140D4
#define TP_TP1_KEYC_LSB_0_reg_addr                                    "0xB80140D0"
#define TP_TP1_KEYC_LSB_1_reg_addr                                    "0xB80140D4"
#define TP_TP1_KEYC_LSB_0_reg                                         0xB80140D0
#define TP_TP1_KEYC_LSB_1_reg                                         0xB80140D4
#define TP_TP1_KEYC_LSB_0_inst_addr                                   "0x0034"
#define TP_TP1_KEYC_LSB_0_inst                                        0x0034
#define TP_TP1_KEYC_LSB_1_inst_addr                                   "0x0035"
#define TP_TP1_KEYC_LSB_1_inst                                        0x0035
#define TP_TP1_KEYC_LSB_keyc_shift                                    (0)
#define TP_TP1_KEYC_LSB_keyc_mask                                     (0xFFFFFFFF)
#define TP_TP1_KEYC_LSB_keyc(data)                                    (0xFFFFFFFF&(data))
#define TP_TP1_KEYC_LSB_get_keyc(data)                                (0xFFFFFFFF&(data))

#define TP_TP1_IV_MSB_0                                               0x180140D8
#define TP_TP1_IV_MSB_1                                               0x180140DC
#define TP_TP1_IV_MSB_0_reg_addr                                      "0xB80140D8"
#define TP_TP1_IV_MSB_1_reg_addr                                      "0xB80140DC"
#define TP_TP1_IV_MSB_0_reg                                           0xB80140D8
#define TP_TP1_IV_MSB_1_reg                                           0xB80140DC
#define TP_TP1_IV_MSB_0_inst_addr                                     "0x0036"
#define TP_TP1_IV_MSB_0_inst                                          0x0036
#define TP_TP1_IV_MSB_1_inst_addr                                     "0x0037"
#define TP_TP1_IV_MSB_1_inst                                          0x0037
#define TP_TP1_IV_MSB_iv_shift                                        (0)
#define TP_TP1_IV_MSB_iv_mask                                         (0xFFFFFFFF)
#define TP_TP1_IV_MSB_iv(data)                                        (0xFFFFFFFF&(data))
#define TP_TP1_IV_MSB_get_iv(data)                                    (0xFFFFFFFF&(data))

#define TP_TP1_IV_LSB_0                                               0x180140E0
#define TP_TP1_IV_LSB_1                                               0x180140E4
#define TP_TP1_IV_LSB_0_reg_addr                                      "0xB80140E0"
#define TP_TP1_IV_LSB_1_reg_addr                                      "0xB80140E4"
#define TP_TP1_IV_LSB_0_reg                                           0xB80140E0
#define TP_TP1_IV_LSB_1_reg                                           0xB80140E4
#define TP_TP1_IV_LSB_0_inst_addr                                     "0x0038"
#define TP_TP1_IV_LSB_0_inst                                          0x0038
#define TP_TP1_IV_LSB_1_inst_addr                                     "0x0039"
#define TP_TP1_IV_LSB_1_inst                                          0x0039
#define TP_TP1_IV_LSB_iv_shift                                        (0)
#define TP_TP1_IV_LSB_iv_mask                                         (0xFFFFFFFF)
#define TP_TP1_IV_LSB_iv(data)                                        (0xFFFFFFFF&(data))
#define TP_TP1_IV_LSB_get_iv(data)                                    (0xFFFFFFFF&(data))

#define TP_CRC_INIT                                                   0x180140EC
#define TP_CRC_INIT_reg_addr                                          "0xB80140EC"
#define TP_CRC_INIT_reg                                               0xB80140EC
#define TP_CRC_INIT_inst_addr                                         "0x003B"
#define TP_CRC_INIT_inst                                              0x003B
#define TP_CRC_INIT_crc_init_shift                                    (0)
#define TP_CRC_INIT_crc_init_mask                                     (0xFFFFFFFF)
#define TP_CRC_INIT_crc_init(data)                                    (0xFFFFFFFF&(data))
#define TP_CRC_INIT_get_crc_init(data)                                (0xFFFFFFFF&(data))

#define TP_THRESHOLD                                                  0x180140F0
#define TP_THRESHOLD_reg_addr                                         "0xB80140F0"
#define TP_THRESHOLD_reg                                              0xB80140F0
#define TP_THRESHOLD_inst_addr                                        "0x003C"
#define TP_THRESHOLD_inst                                             0x003C
#define TP_THRESHOLD_threshold_shift                                  (0)
#define TP_THRESHOLD_threshold_mask                                   (0x00FFFFFF)
#define TP_THRESHOLD_threshold(data)                                  (0x00FFFFFF&(data))
#define TP_THRESHOLD_get_threshold(data)                              (0x00FFFFFF&(data))

#define TP_FULLNESS                                                   0x180140F4
#define TP_FULLNESS_reg_addr                                          "0xB80140F4"
#define TP_FULLNESS_reg                                               0xB80140F4
#define TP_FULLNESS_inst_addr                                         "0x003D"
#define TP_FULLNESS_inst                                              0x003D
#define TP_FULLNESS_fullness_shift                                    (0)
#define TP_FULLNESS_fullness_mask                                     (0x00FFFFFF)
#define TP_FULLNESS_fullness(data)                                    (0x00FFFFFF&(data))
#define TP_FULLNESS_get_fullness(data)                                (0x00FFFFFF&(data))

#define TP_RING_CTRL                                                  0x180140FC
#define TP_RING_CTRL_reg_addr                                         "0xB80140FC"
#define TP_RING_CTRL_reg                                              0xB80140FC
#define TP_RING_CTRL_inst_addr                                        "0x003F"
#define TP_RING_CTRL_inst                                             0x003F
#define TP_RING_CTRL_wm_shift                                         (7)
#define TP_RING_CTRL_r_w_shift                                        (6)
#define TP_RING_CTRL_idx_shift                                        (0)
#define TP_RING_CTRL_wm_mask                                          (0x00000780)
#define TP_RING_CTRL_r_w_mask                                         (0x00000040)
#define TP_RING_CTRL_idx_mask                                         (0x0000003F)
#define TP_RING_CTRL_wm(data)                                         (0x00000780&((data)<<7))
#define TP_RING_CTRL_r_w(data)                                        (0x00000040&((data)<<6))
#define TP_RING_CTRL_idx(data)                                        (0x0000003F&(data))
#define TP_RING_CTRL_get_wm(data)                                     ((0x00000780&(data))>>7)
#define TP_RING_CTRL_get_r_w(data)                                    ((0x00000040&(data))>>6)
#define TP_RING_CTRL_get_idx(data)                                    (0x0000003F&(data))

#define TP_RING_LIMIT                                                 0x18014100
#define TP_RING_LIMIT_reg_addr                                        "0xB8014100"
#define TP_RING_LIMIT_reg                                             0xB8014100
#define TP_RING_LIMIT_inst_addr                                       "0x0040"
#define TP_RING_LIMIT_inst                                            0x0040
#define TP_RING_LIMIT_ring_limit_shift                                (3)
#define TP_RING_LIMIT_ring_limit_mask                                 (0x07FFFFF8)
#define TP_RING_LIMIT_ring_limit(data)                                (0x07FFFFF8&((data)<<3))
#define TP_RING_LIMIT_get_ring_limit(data)                            ((0x07FFFFF8&(data))>>3)

#define TP_RING_BASE                                                  0x18014104
#define TP_RING_BASE_reg_addr                                         "0xB8014104"
#define TP_RING_BASE_reg                                              0xB8014104
#define TP_RING_BASE_inst_addr                                        "0x0041"
#define TP_RING_BASE_inst                                             0x0041
#define TP_RING_BASE_ring_base_shift                                  (3)
#define TP_RING_BASE_ring_base_mask                                   (0x07FFFFF8)
#define TP_RING_BASE_ring_base(data)                                  (0x07FFFFF8&((data)<<3))
#define TP_RING_BASE_get_ring_base(data)                              ((0x07FFFFF8&(data))>>3)

#define TP_RING_RP                                                    0x18014108
#define TP_RING_RP_reg_addr                                           "0xB8014108"
#define TP_RING_RP_reg                                                0xB8014108
#define TP_RING_RP_inst_addr                                          "0x0042"
#define TP_RING_RP_inst                                               0x0042
#define TP_RING_RP_ring_rp_shift                                      (0)
#define TP_RING_RP_ring_rp_mask                                       (0x07FFFFFF)
#define TP_RING_RP_ring_rp(data)                                      (0x07FFFFFF&(data))
#define TP_RING_RP_get_ring_rp(data)                                  (0x07FFFFFF&(data))

#define TP_RING_WP                                                    0x1801410C
#define TP_RING_WP_reg_addr                                           "0xB801410C"
#define TP_RING_WP_reg                                                0xB801410C
#define TP_RING_WP_inst_addr                                          "0x0043"
#define TP_RING_WP_inst                                               0x0043
#define TP_RING_WP_ring_wp_shift                                      (0)
#define TP_RING_WP_ring_wp_mask                                       (0x07FFFFFF)
#define TP_RING_WP_ring_wp(data)                                      (0x07FFFFFF&(data))
#define TP_RING_WP_get_ring_wp(data)                                  (0x07FFFFFF&(data))

#define TP_RING_AVAIL_INT_0                                           0x18014600
#define TP_RING_AVAIL_INT_1                                           0x18014604
#define TP_RING_AVAIL_INT_2                                           0x18014608
#define TP_RING_AVAIL_INT_3                                           0x1801460C
#define TP_RING_AVAIL_INT_0_reg_addr                                  "0xB8014600"
#define TP_RING_AVAIL_INT_1_reg_addr                                  "0xB8014604"
#define TP_RING_AVAIL_INT_2_reg_addr                                  "0xB8014608"
#define TP_RING_AVAIL_INT_3_reg_addr                                  "0xB801460C"
#define TP_RING_AVAIL_INT_0_reg                                       0xB8014600
#define TP_RING_AVAIL_INT_1_reg                                       0xB8014604
#define TP_RING_AVAIL_INT_2_reg                                       0xB8014608
#define TP_RING_AVAIL_INT_3_reg                                       0xB801460C
#define TP_RING_AVAIL_INT_0_inst_addr                                 "0x0180"
#define TP_RING_AVAIL_INT_0_inst                                      0x0180
#define TP_RING_AVAIL_INT_1_inst_addr                                 "0x0181"
#define TP_RING_AVAIL_INT_1_inst                                      0x0181
#define TP_RING_AVAIL_INT_2_inst_addr                                 "0x0182"
#define TP_RING_AVAIL_INT_2_inst                                      0x0182
#define TP_RING_AVAIL_INT_3_inst_addr                                 "0x0183"
#define TP_RING_AVAIL_INT_3_inst                                      0x0183
#define TP_RING_AVAIL_INT_ring_avail_15_shift                         (16)
#define TP_RING_AVAIL_INT_ring_avail_14_shift                         (15)
#define TP_RING_AVAIL_INT_ring_avail_13_shift                         (14)
#define TP_RING_AVAIL_INT_ring_avail_12_shift                         (13)
#define TP_RING_AVAIL_INT_ring_avail_11_shift                         (12)
#define TP_RING_AVAIL_INT_ring_avail_10_shift                         (11)
#define TP_RING_AVAIL_INT_ring_avail_9_shift                          (10)
#define TP_RING_AVAIL_INT_ring_avail_8_shift                          (9)
#define TP_RING_AVAIL_INT_ring_avail_7_shift                          (8)
#define TP_RING_AVAIL_INT_ring_avail_6_shift                          (7)
#define TP_RING_AVAIL_INT_ring_avail_5_shift                          (6)
#define TP_RING_AVAIL_INT_ring_avail_4_shift                          (5)
#define TP_RING_AVAIL_INT_ring_avail_3_shift                          (4)
#define TP_RING_AVAIL_INT_ring_avail_2_shift                          (3)
#define TP_RING_AVAIL_INT_ring_avail_1_shift                          (2)
#define TP_RING_AVAIL_INT_ring_avail_0_shift                          (1)
#define TP_RING_AVAIL_INT_write_data_shift                            (0)
#define TP_RING_AVAIL_INT_ring_avail_15_mask                          (0x00010000)
#define TP_RING_AVAIL_INT_ring_avail_14_mask                          (0x00008000)
#define TP_RING_AVAIL_INT_ring_avail_13_mask                          (0x00004000)
#define TP_RING_AVAIL_INT_ring_avail_12_mask                          (0x00002000)
#define TP_RING_AVAIL_INT_ring_avail_11_mask                          (0x00001000)
#define TP_RING_AVAIL_INT_ring_avail_10_mask                          (0x00000800)
#define TP_RING_AVAIL_INT_ring_avail_9_mask                           (0x00000400)
#define TP_RING_AVAIL_INT_ring_avail_8_mask                           (0x00000200)
#define TP_RING_AVAIL_INT_ring_avail_7_mask                           (0x00000100)
#define TP_RING_AVAIL_INT_ring_avail_6_mask                           (0x00000080)
#define TP_RING_AVAIL_INT_ring_avail_5_mask                           (0x00000040)
#define TP_RING_AVAIL_INT_ring_avail_4_mask                           (0x00000020)
#define TP_RING_AVAIL_INT_ring_avail_3_mask                           (0x00000010)
#define TP_RING_AVAIL_INT_ring_avail_2_mask                           (0x00000008)
#define TP_RING_AVAIL_INT_ring_avail_1_mask                           (0x00000004)
#define TP_RING_AVAIL_INT_ring_avail_0_mask                           (0x00000002)
#define TP_RING_AVAIL_INT_write_data_mask                             (0x00000001)
#define TP_RING_AVAIL_INT_ring_avail_15(data)                         (0x00010000&((data)<<16))
#define TP_RING_AVAIL_INT_ring_avail_14(data)                         (0x00008000&((data)<<15))
#define TP_RING_AVAIL_INT_ring_avail_13(data)                         (0x00004000&((data)<<14))
#define TP_RING_AVAIL_INT_ring_avail_12(data)                         (0x00002000&((data)<<13))
#define TP_RING_AVAIL_INT_ring_avail_11(data)                         (0x00001000&((data)<<12))
#define TP_RING_AVAIL_INT_ring_avail_10(data)                         (0x00000800&((data)<<11))
#define TP_RING_AVAIL_INT_ring_avail_9(data)                          (0x00000400&((data)<<10))
#define TP_RING_AVAIL_INT_ring_avail_8(data)                          (0x00000200&((data)<<9))
#define TP_RING_AVAIL_INT_ring_avail_7(data)                          (0x00000100&((data)<<8))
#define TP_RING_AVAIL_INT_ring_avail_6(data)                          (0x00000080&((data)<<7))
#define TP_RING_AVAIL_INT_ring_avail_5(data)                          (0x00000040&((data)<<6))
#define TP_RING_AVAIL_INT_ring_avail_4(data)                          (0x00000020&((data)<<5))
#define TP_RING_AVAIL_INT_ring_avail_3(data)                          (0x00000010&((data)<<4))
#define TP_RING_AVAIL_INT_ring_avail_2(data)                          (0x00000008&((data)<<3))
#define TP_RING_AVAIL_INT_ring_avail_1(data)                          (0x00000004&((data)<<2))
#define TP_RING_AVAIL_INT_ring_avail_0(data)                          (0x00000002&((data)<<1))
#define TP_RING_AVAIL_INT_write_data(data)                            (0x00000001&(data))
#define TP_RING_AVAIL_INT_get_ring_avail_15(data)                     ((0x00010000&(data))>>16)
#define TP_RING_AVAIL_INT_get_ring_avail_14(data)                     ((0x00008000&(data))>>15)
#define TP_RING_AVAIL_INT_get_ring_avail_13(data)                     ((0x00004000&(data))>>14)
#define TP_RING_AVAIL_INT_get_ring_avail_12(data)                     ((0x00002000&(data))>>13)
#define TP_RING_AVAIL_INT_get_ring_avail_11(data)                     ((0x00001000&(data))>>12)
#define TP_RING_AVAIL_INT_get_ring_avail_10(data)                     ((0x00000800&(data))>>11)
#define TP_RING_AVAIL_INT_get_ring_avail_9(data)                      ((0x00000400&(data))>>10)
#define TP_RING_AVAIL_INT_get_ring_avail_8(data)                      ((0x00000200&(data))>>9)
#define TP_RING_AVAIL_INT_get_ring_avail_7(data)                      ((0x00000100&(data))>>8)
#define TP_RING_AVAIL_INT_get_ring_avail_6(data)                      ((0x00000080&(data))>>7)
#define TP_RING_AVAIL_INT_get_ring_avail_5(data)                      ((0x00000040&(data))>>6)
#define TP_RING_AVAIL_INT_get_ring_avail_4(data)                      ((0x00000020&(data))>>5)
#define TP_RING_AVAIL_INT_get_ring_avail_3(data)                      ((0x00000010&(data))>>4)
#define TP_RING_AVAIL_INT_get_ring_avail_2(data)                      ((0x00000008&(data))>>3)
#define TP_RING_AVAIL_INT_get_ring_avail_1(data)                      ((0x00000004&(data))>>2)
#define TP_RING_AVAIL_INT_get_ring_avail_0(data)                      ((0x00000002&(data))>>1)
#define TP_RING_AVAIL_INT_get_write_data(data)                        (0x00000001&(data))

#define TP_RING_FULL_INT_0                                            0x18014610
#define TP_RING_FULL_INT_1                                            0x18014614
#define TP_RING_FULL_INT_2                                            0x18014618
#define TP_RING_FULL_INT_3                                            0x1801461C
#define TP_RING_FULL_INT_0_reg_addr                                   "0xB8014610"
#define TP_RING_FULL_INT_1_reg_addr                                   "0xB8014614"
#define TP_RING_FULL_INT_2_reg_addr                                   "0xB8014618"
#define TP_RING_FULL_INT_3_reg_addr                                   "0xB801461C"
#define TP_RING_FULL_INT_0_reg                                        0xB8014610
#define TP_RING_FULL_INT_1_reg                                        0xB8014614
#define TP_RING_FULL_INT_2_reg                                        0xB8014618
#define TP_RING_FULL_INT_3_reg                                        0xB801461C
#define TP_RING_FULL_INT_0_inst_addr                                  "0x0184"
#define TP_RING_FULL_INT_0_inst                                       0x0184
#define TP_RING_FULL_INT_1_inst_addr                                  "0x0185"
#define TP_RING_FULL_INT_1_inst                                       0x0185
#define TP_RING_FULL_INT_2_inst_addr                                  "0x0186"
#define TP_RING_FULL_INT_2_inst                                       0x0186
#define TP_RING_FULL_INT_3_inst_addr                                  "0x0187"
#define TP_RING_FULL_INT_3_inst                                       0x0187
#define TP_RING_FULL_INT_ring_full_15_shift                           (16)
#define TP_RING_FULL_INT_ring_full_14_shift                           (15)
#define TP_RING_FULL_INT_ring_full_13_shift                           (14)
#define TP_RING_FULL_INT_ring_full_12_shift                           (13)
#define TP_RING_FULL_INT_ring_full_11_shift                           (12)
#define TP_RING_FULL_INT_ring_full_10_shift                           (11)
#define TP_RING_FULL_INT_ring_full_9_shift                            (10)
#define TP_RING_FULL_INT_ring_full_8_shift                            (9)
#define TP_RING_FULL_INT_ring_full_7_shift                            (8)
#define TP_RING_FULL_INT_ring_full_6_shift                            (7)
#define TP_RING_FULL_INT_ring_full_5_shift                            (6)
#define TP_RING_FULL_INT_ring_full_4_shift                            (5)
#define TP_RING_FULL_INT_ring_full_3_shift                            (4)
#define TP_RING_FULL_INT_ring_full_2_shift                            (3)
#define TP_RING_FULL_INT_ring_full_1_shift                            (2)
#define TP_RING_FULL_INT_ring_full_0_shift                            (1)
#define TP_RING_FULL_INT_write_data_shift                             (0)
#define TP_RING_FULL_INT_ring_full_15_mask                            (0x00010000)
#define TP_RING_FULL_INT_ring_full_14_mask                            (0x00008000)
#define TP_RING_FULL_INT_ring_full_13_mask                            (0x00004000)
#define TP_RING_FULL_INT_ring_full_12_mask                            (0x00002000)
#define TP_RING_FULL_INT_ring_full_11_mask                            (0x00001000)
#define TP_RING_FULL_INT_ring_full_10_mask                            (0x00000800)
#define TP_RING_FULL_INT_ring_full_9_mask                             (0x00000400)
#define TP_RING_FULL_INT_ring_full_8_mask                             (0x00000200)
#define TP_RING_FULL_INT_ring_full_7_mask                             (0x00000100)
#define TP_RING_FULL_INT_ring_full_6_mask                             (0x00000080)
#define TP_RING_FULL_INT_ring_full_5_mask                             (0x00000040)
#define TP_RING_FULL_INT_ring_full_4_mask                             (0x00000020)
#define TP_RING_FULL_INT_ring_full_3_mask                             (0x00000010)
#define TP_RING_FULL_INT_ring_full_2_mask                             (0x00000008)
#define TP_RING_FULL_INT_ring_full_1_mask                             (0x00000004)
#define TP_RING_FULL_INT_ring_full_0_mask                             (0x00000002)
#define TP_RING_FULL_INT_write_data_mask                              (0x00000001)
#define TP_RING_FULL_INT_ring_full_15(data)                           (0x00010000&((data)<<16))
#define TP_RING_FULL_INT_ring_full_14(data)                           (0x00008000&((data)<<15))
#define TP_RING_FULL_INT_ring_full_13(data)                           (0x00004000&((data)<<14))
#define TP_RING_FULL_INT_ring_full_12(data)                           (0x00002000&((data)<<13))
#define TP_RING_FULL_INT_ring_full_11(data)                           (0x00001000&((data)<<12))
#define TP_RING_FULL_INT_ring_full_10(data)                           (0x00000800&((data)<<11))
#define TP_RING_FULL_INT_ring_full_9(data)                            (0x00000400&((data)<<10))
#define TP_RING_FULL_INT_ring_full_8(data)                            (0x00000200&((data)<<9))
#define TP_RING_FULL_INT_ring_full_7(data)                            (0x00000100&((data)<<8))
#define TP_RING_FULL_INT_ring_full_6(data)                            (0x00000080&((data)<<7))
#define TP_RING_FULL_INT_ring_full_5(data)                            (0x00000040&((data)<<6))
#define TP_RING_FULL_INT_ring_full_4(data)                            (0x00000020&((data)<<5))
#define TP_RING_FULL_INT_ring_full_3(data)                            (0x00000010&((data)<<4))
#define TP_RING_FULL_INT_ring_full_2(data)                            (0x00000008&((data)<<3))
#define TP_RING_FULL_INT_ring_full_1(data)                            (0x00000004&((data)<<2))
#define TP_RING_FULL_INT_ring_full_0(data)                            (0x00000002&((data)<<1))
#define TP_RING_FULL_INT_write_data(data)                             (0x00000001&(data))
#define TP_RING_FULL_INT_get_ring_full_15(data)                       ((0x00010000&(data))>>16)
#define TP_RING_FULL_INT_get_ring_full_14(data)                       ((0x00008000&(data))>>15)
#define TP_RING_FULL_INT_get_ring_full_13(data)                       ((0x00004000&(data))>>14)
#define TP_RING_FULL_INT_get_ring_full_12(data)                       ((0x00002000&(data))>>13)
#define TP_RING_FULL_INT_get_ring_full_11(data)                       ((0x00001000&(data))>>12)
#define TP_RING_FULL_INT_get_ring_full_10(data)                       ((0x00000800&(data))>>11)
#define TP_RING_FULL_INT_get_ring_full_9(data)                        ((0x00000400&(data))>>10)
#define TP_RING_FULL_INT_get_ring_full_8(data)                        ((0x00000200&(data))>>9)
#define TP_RING_FULL_INT_get_ring_full_7(data)                        ((0x00000100&(data))>>8)
#define TP_RING_FULL_INT_get_ring_full_6(data)                        ((0x00000080&(data))>>7)
#define TP_RING_FULL_INT_get_ring_full_5(data)                        ((0x00000040&(data))>>6)
#define TP_RING_FULL_INT_get_ring_full_4(data)                        ((0x00000020&(data))>>5)
#define TP_RING_FULL_INT_get_ring_full_3(data)                        ((0x00000010&(data))>>4)
#define TP_RING_FULL_INT_get_ring_full_2(data)                        ((0x00000008&(data))>>3)
#define TP_RING_FULL_INT_get_ring_full_1(data)                        ((0x00000004&(data))>>2)
#define TP_RING_FULL_INT_get_ring_full_0(data)                        ((0x00000002&(data))>>1)
#define TP_RING_FULL_INT_get_write_data(data)                         (0x00000001&(data))

#define TP_RING_AVAIL_INT_EN_0                                        0x18014620
#define TP_RING_AVAIL_INT_EN_1                                        0x18014624
#define TP_RING_AVAIL_INT_EN_2                                        0x18014628
#define TP_RING_AVAIL_INT_EN_3                                        0x1801462C
#define TP_RING_AVAIL_INT_EN_0_reg_addr                               "0xB8014620"
#define TP_RING_AVAIL_INT_EN_1_reg_addr                               "0xB8014624"
#define TP_RING_AVAIL_INT_EN_2_reg_addr                               "0xB8014628"
#define TP_RING_AVAIL_INT_EN_3_reg_addr                               "0xB801462C"
#define TP_RING_AVAIL_INT_EN_0_reg                                    0xB8014620
#define TP_RING_AVAIL_INT_EN_1_reg                                    0xB8014624
#define TP_RING_AVAIL_INT_EN_2_reg                                    0xB8014628
#define TP_RING_AVAIL_INT_EN_3_reg                                    0xB801462C
#define TP_RING_AVAIL_INT_EN_0_inst_addr                              "0x0188"
#define TP_RING_AVAIL_INT_EN_0_inst                                   0x0188
#define TP_RING_AVAIL_INT_EN_1_inst_addr                              "0x0189"
#define TP_RING_AVAIL_INT_EN_1_inst                                   0x0189
#define TP_RING_AVAIL_INT_EN_2_inst_addr                              "0x018A"
#define TP_RING_AVAIL_INT_EN_2_inst                                   0x018A
#define TP_RING_AVAIL_INT_EN_3_inst_addr                              "0x018B"
#define TP_RING_AVAIL_INT_EN_3_inst                                   0x018B
#define TP_RING_AVAIL_INT_EN_ring_avail_15_en_shift                   (16)
#define TP_RING_AVAIL_INT_EN_ring_avail_14_en_shift                   (15)
#define TP_RING_AVAIL_INT_EN_ring_avail_13_en_shift                   (14)
#define TP_RING_AVAIL_INT_EN_ring_avail_12_en_shift                   (13)
#define TP_RING_AVAIL_INT_EN_ring_avail_11_en_shift                   (12)
#define TP_RING_AVAIL_INT_EN_ring_avail_10_en_shift                   (11)
#define TP_RING_AVAIL_INT_EN_ring_avail_9_en_shift                    (10)
#define TP_RING_AVAIL_INT_EN_ring_avail_8_en_shift                    (9)
#define TP_RING_AVAIL_INT_EN_ring_avail_7_en_shift                    (8)
#define TP_RING_AVAIL_INT_EN_ring_avail_6_en_shift                    (7)
#define TP_RING_AVAIL_INT_EN_ring_avail_5_en_shift                    (6)
#define TP_RING_AVAIL_INT_EN_ring_avail_4_en_shift                    (5)
#define TP_RING_AVAIL_INT_EN_ring_avail_3_en_shift                    (4)
#define TP_RING_AVAIL_INT_EN_ring_avail_2_en_shift                    (3)
#define TP_RING_AVAIL_INT_EN_ring_avail_1_en_shift                    (2)
#define TP_RING_AVAIL_INT_EN_ring_avail_0_en_shift                    (1)
#define TP_RING_AVAIL_INT_EN_write_data_shift                         (0)
#define TP_RING_AVAIL_INT_EN_ring_avail_15_en_mask                    (0x00010000)
#define TP_RING_AVAIL_INT_EN_ring_avail_14_en_mask                    (0x00008000)
#define TP_RING_AVAIL_INT_EN_ring_avail_13_en_mask                    (0x00004000)
#define TP_RING_AVAIL_INT_EN_ring_avail_12_en_mask                    (0x00002000)
#define TP_RING_AVAIL_INT_EN_ring_avail_11_en_mask                    (0x00001000)
#define TP_RING_AVAIL_INT_EN_ring_avail_10_en_mask                    (0x00000800)
#define TP_RING_AVAIL_INT_EN_ring_avail_9_en_mask                     (0x00000400)
#define TP_RING_AVAIL_INT_EN_ring_avail_8_en_mask                     (0x00000200)
#define TP_RING_AVAIL_INT_EN_ring_avail_7_en_mask                     (0x00000100)
#define TP_RING_AVAIL_INT_EN_ring_avail_6_en_mask                     (0x00000080)
#define TP_RING_AVAIL_INT_EN_ring_avail_5_en_mask                     (0x00000040)
#define TP_RING_AVAIL_INT_EN_ring_avail_4_en_mask                     (0x00000020)
#define TP_RING_AVAIL_INT_EN_ring_avail_3_en_mask                     (0x00000010)
#define TP_RING_AVAIL_INT_EN_ring_avail_2_en_mask                     (0x00000008)
#define TP_RING_AVAIL_INT_EN_ring_avail_1_en_mask                     (0x00000004)
#define TP_RING_AVAIL_INT_EN_ring_avail_0_en_mask                     (0x00000002)
#define TP_RING_AVAIL_INT_EN_write_data_mask                          (0x00000001)
#define TP_RING_AVAIL_INT_EN_ring_avail_15_en(data)                   (0x00010000&((data)<<16))
#define TP_RING_AVAIL_INT_EN_ring_avail_14_en(data)                   (0x00008000&((data)<<15))
#define TP_RING_AVAIL_INT_EN_ring_avail_13_en(data)                   (0x00004000&((data)<<14))
#define TP_RING_AVAIL_INT_EN_ring_avail_12_en(data)                   (0x00002000&((data)<<13))
#define TP_RING_AVAIL_INT_EN_ring_avail_11_en(data)                   (0x00001000&((data)<<12))
#define TP_RING_AVAIL_INT_EN_ring_avail_10_en(data)                   (0x00000800&((data)<<11))
#define TP_RING_AVAIL_INT_EN_ring_avail_9_en(data)                    (0x00000400&((data)<<10))
#define TP_RING_AVAIL_INT_EN_ring_avail_8_en(data)                    (0x00000200&((data)<<9))
#define TP_RING_AVAIL_INT_EN_ring_avail_7_en(data)                    (0x00000100&((data)<<8))
#define TP_RING_AVAIL_INT_EN_ring_avail_6_en(data)                    (0x00000080&((data)<<7))
#define TP_RING_AVAIL_INT_EN_ring_avail_5_en(data)                    (0x00000040&((data)<<6))
#define TP_RING_AVAIL_INT_EN_ring_avail_4_en(data)                    (0x00000020&((data)<<5))
#define TP_RING_AVAIL_INT_EN_ring_avail_3_en(data)                    (0x00000010&((data)<<4))
#define TP_RING_AVAIL_INT_EN_ring_avail_2_en(data)                    (0x00000008&((data)<<3))
#define TP_RING_AVAIL_INT_EN_ring_avail_1_en(data)                    (0x00000004&((data)<<2))
#define TP_RING_AVAIL_INT_EN_ring_avail_0_en(data)                    (0x00000002&((data)<<1))
#define TP_RING_AVAIL_INT_EN_write_data(data)                         (0x00000001&(data))
#define TP_RING_AVAIL_INT_EN_get_ring_avail_15_en(data)               ((0x00010000&(data))>>16)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_14_en(data)               ((0x00008000&(data))>>15)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_13_en(data)               ((0x00004000&(data))>>14)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_12_en(data)               ((0x00002000&(data))>>13)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_11_en(data)               ((0x00001000&(data))>>12)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_10_en(data)               ((0x00000800&(data))>>11)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_9_en(data)                ((0x00000400&(data))>>10)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_8_en(data)                ((0x00000200&(data))>>9)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_7_en(data)                ((0x00000100&(data))>>8)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_6_en(data)                ((0x00000080&(data))>>7)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_5_en(data)                ((0x00000040&(data))>>6)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_4_en(data)                ((0x00000020&(data))>>5)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_3_en(data)                ((0x00000010&(data))>>4)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_2_en(data)                ((0x00000008&(data))>>3)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_1_en(data)                ((0x00000004&(data))>>2)
#define TP_RING_AVAIL_INT_EN_get_ring_avail_0_en(data)                ((0x00000002&(data))>>1)
#define TP_RING_AVAIL_INT_EN_get_write_data(data)                     (0x00000001&(data))

#define TP_RING_FULL_INT_EN_0                                         0x18014630
#define TP_RING_FULL_INT_EN_1                                         0x18014634
#define TP_RING_FULL_INT_EN_2                                         0x18014638
#define TP_RING_FULL_INT_EN_3                                         0x1801463C
#define TP_RING_FULL_INT_EN_0_reg_addr                                "0xB8014630"
#define TP_RING_FULL_INT_EN_1_reg_addr                                "0xB8014634"
#define TP_RING_FULL_INT_EN_2_reg_addr                                "0xB8014638"
#define TP_RING_FULL_INT_EN_3_reg_addr                                "0xB801463C"
#define TP_RING_FULL_INT_EN_0_reg                                     0xB8014630
#define TP_RING_FULL_INT_EN_1_reg                                     0xB8014634
#define TP_RING_FULL_INT_EN_2_reg                                     0xB8014638
#define TP_RING_FULL_INT_EN_3_reg                                     0xB801463C
#define TP_RING_FULL_INT_EN_0_inst_addr                               "0x018C"
#define TP_RING_FULL_INT_EN_0_inst                                    0x018C
#define TP_RING_FULL_INT_EN_1_inst_addr                               "0x018D"
#define TP_RING_FULL_INT_EN_1_inst                                    0x018D
#define TP_RING_FULL_INT_EN_2_inst_addr                               "0x018E"
#define TP_RING_FULL_INT_EN_2_inst                                    0x018E
#define TP_RING_FULL_INT_EN_3_inst_addr                               "0x018F"
#define TP_RING_FULL_INT_EN_3_inst                                    0x018F
#define TP_RING_FULL_INT_EN_ring_full_15_en_shift                     (16)
#define TP_RING_FULL_INT_EN_ring_full_14_en_shift                     (15)
#define TP_RING_FULL_INT_EN_ring_full_13_en_shift                     (14)
#define TP_RING_FULL_INT_EN_ring_full_12_en_shift                     (13)
#define TP_RING_FULL_INT_EN_ring_full_11_en_shift                     (12)
#define TP_RING_FULL_INT_EN_ring_full_10_en_shift                     (11)
#define TP_RING_FULL_INT_EN_ring_full_9_en_shift                      (10)
#define TP_RING_FULL_INT_EN_ring_full_8_en_shift                      (9)
#define TP_RING_FULL_INT_EN_ring_full_7_en_shift                      (8)
#define TP_RING_FULL_INT_EN_ring_full_6_en_shift                      (7)
#define TP_RING_FULL_INT_EN_ring_full_5_en_shift                      (6)
#define TP_RING_FULL_INT_EN_ring_full_4_en_shift                      (5)
#define TP_RING_FULL_INT_EN_ring_full_3_en_shift                      (4)
#define TP_RING_FULL_INT_EN_ring_full_2_en_shift                      (3)
#define TP_RING_FULL_INT_EN_ring_full_1_en_shift                      (2)
#define TP_RING_FULL_INT_EN_ring_full_0_en_shift                      (1)
#define TP_RING_FULL_INT_EN_write_data_shift                          (0)
#define TP_RING_FULL_INT_EN_ring_full_15_en_mask                      (0x00010000)
#define TP_RING_FULL_INT_EN_ring_full_14_en_mask                      (0x00008000)
#define TP_RING_FULL_INT_EN_ring_full_13_en_mask                      (0x00004000)
#define TP_RING_FULL_INT_EN_ring_full_12_en_mask                      (0x00002000)
#define TP_RING_FULL_INT_EN_ring_full_11_en_mask                      (0x00001000)
#define TP_RING_FULL_INT_EN_ring_full_10_en_mask                      (0x00000800)
#define TP_RING_FULL_INT_EN_ring_full_9_en_mask                       (0x00000400)
#define TP_RING_FULL_INT_EN_ring_full_8_en_mask                       (0x00000200)
#define TP_RING_FULL_INT_EN_ring_full_7_en_mask                       (0x00000100)
#define TP_RING_FULL_INT_EN_ring_full_6_en_mask                       (0x00000080)
#define TP_RING_FULL_INT_EN_ring_full_5_en_mask                       (0x00000040)
#define TP_RING_FULL_INT_EN_ring_full_4_en_mask                       (0x00000020)
#define TP_RING_FULL_INT_EN_ring_full_3_en_mask                       (0x00000010)
#define TP_RING_FULL_INT_EN_ring_full_2_en_mask                       (0x00000008)
#define TP_RING_FULL_INT_EN_ring_full_1_en_mask                       (0x00000004)
#define TP_RING_FULL_INT_EN_ring_full_0_en_mask                       (0x00000002)
#define TP_RING_FULL_INT_EN_write_data_mask                           (0x00000001)
#define TP_RING_FULL_INT_EN_ring_full_15_en(data)                     (0x00010000&((data)<<16))
#define TP_RING_FULL_INT_EN_ring_full_14_en(data)                     (0x00008000&((data)<<15))
#define TP_RING_FULL_INT_EN_ring_full_13_en(data)                     (0x00004000&((data)<<14))
#define TP_RING_FULL_INT_EN_ring_full_12_en(data)                     (0x00002000&((data)<<13))
#define TP_RING_FULL_INT_EN_ring_full_11_en(data)                     (0x00001000&((data)<<12))
#define TP_RING_FULL_INT_EN_ring_full_10_en(data)                     (0x00000800&((data)<<11))
#define TP_RING_FULL_INT_EN_ring_full_9_en(data)                      (0x00000400&((data)<<10))
#define TP_RING_FULL_INT_EN_ring_full_8_en(data)                      (0x00000200&((data)<<9))
#define TP_RING_FULL_INT_EN_ring_full_7_en(data)                      (0x00000100&((data)<<8))
#define TP_RING_FULL_INT_EN_ring_full_6_en(data)                      (0x00000080&((data)<<7))
#define TP_RING_FULL_INT_EN_ring_full_5_en(data)                      (0x00000040&((data)<<6))
#define TP_RING_FULL_INT_EN_ring_full_4_en(data)                      (0x00000020&((data)<<5))
#define TP_RING_FULL_INT_EN_ring_full_3_en(data)                      (0x00000010&((data)<<4))
#define TP_RING_FULL_INT_EN_ring_full_2_en(data)                      (0x00000008&((data)<<3))
#define TP_RING_FULL_INT_EN_ring_full_1_en(data)                      (0x00000004&((data)<<2))
#define TP_RING_FULL_INT_EN_ring_full_0_en(data)                      (0x00000002&((data)<<1))
#define TP_RING_FULL_INT_EN_write_data(data)                          (0x00000001&(data))
#define TP_RING_FULL_INT_EN_get_ring_full_15_en(data)                 ((0x00010000&(data))>>16)
#define TP_RING_FULL_INT_EN_get_ring_full_14_en(data)                 ((0x00008000&(data))>>15)
#define TP_RING_FULL_INT_EN_get_ring_full_13_en(data)                 ((0x00004000&(data))>>14)
#define TP_RING_FULL_INT_EN_get_ring_full_12_en(data)                 ((0x00002000&(data))>>13)
#define TP_RING_FULL_INT_EN_get_ring_full_11_en(data)                 ((0x00001000&(data))>>12)
#define TP_RING_FULL_INT_EN_get_ring_full_10_en(data)                 ((0x00000800&(data))>>11)
#define TP_RING_FULL_INT_EN_get_ring_full_9_en(data)                  ((0x00000400&(data))>>10)
#define TP_RING_FULL_INT_EN_get_ring_full_8_en(data)                  ((0x00000200&(data))>>9)
#define TP_RING_FULL_INT_EN_get_ring_full_7_en(data)                  ((0x00000100&(data))>>8)
#define TP_RING_FULL_INT_EN_get_ring_full_6_en(data)                  ((0x00000080&(data))>>7)
#define TP_RING_FULL_INT_EN_get_ring_full_5_en(data)                  ((0x00000040&(data))>>6)
#define TP_RING_FULL_INT_EN_get_ring_full_4_en(data)                  ((0x00000020&(data))>>5)
#define TP_RING_FULL_INT_EN_get_ring_full_3_en(data)                  ((0x00000010&(data))>>4)
#define TP_RING_FULL_INT_EN_get_ring_full_2_en(data)                  ((0x00000008&(data))>>3)
#define TP_RING_FULL_INT_EN_get_ring_full_1_en(data)                  ((0x00000004&(data))>>2)
#define TP_RING_FULL_INT_EN_get_ring_full_0_en(data)                  ((0x00000002&(data))>>1)
#define TP_RING_FULL_INT_EN_get_write_data(data)                      (0x00000001&(data))

#define TP_M2M_RING_LIMIT                                             0x18014640
#define TP_M2M_RING_LIMIT_reg_addr                                    "0xB8014640"
#define TP_M2M_RING_LIMIT_reg                                         0xB8014640
#define TP_M2M_RING_LIMIT_inst_addr                                   "0x0190"
#define TP_M2M_RING_LIMIT_inst                                        0x0190
#define TP_M2M_RING_LIMIT_ring_limit_shift                            (3)
#define TP_M2M_RING_LIMIT_ring_limit_mask                             (0x07FFFFF8)
#define TP_M2M_RING_LIMIT_ring_limit(data)                            (0x07FFFFF8&((data)<<3))
#define TP_M2M_RING_LIMIT_get_ring_limit(data)                        ((0x07FFFFF8&(data))>>3)

#define TP_M2M_RING_BASE                                              0x18014644
#define TP_M2M_RING_BASE_reg_addr                                     "0xB8014644"
#define TP_M2M_RING_BASE_reg                                          0xB8014644
#define TP_M2M_RING_BASE_inst_addr                                    "0x0191"
#define TP_M2M_RING_BASE_inst                                         0x0191
#define TP_M2M_RING_BASE_ring_base_shift                              (3)
#define TP_M2M_RING_BASE_ring_base_mask                               (0x07FFFFF8)
#define TP_M2M_RING_BASE_ring_base(data)                              (0x07FFFFF8&((data)<<3))
#define TP_M2M_RING_BASE_get_ring_base(data)                          ((0x07FFFFF8&(data))>>3)

#define TP_M2M_RING_RP                                                0x18014648
#define TP_M2M_RING_RP_reg_addr                                       "0xB8014648"
#define TP_M2M_RING_RP_reg                                            0xB8014648
#define TP_M2M_RING_RP_inst_addr                                      "0x0192"
#define TP_M2M_RING_RP_inst                                           0x0192
#define TP_M2M_RING_RP_ring_rp_shift                                  (0)
#define TP_M2M_RING_RP_ring_rp_mask                                   (0x07FFFFFF)
#define TP_M2M_RING_RP_ring_rp(data)                                  (0x07FFFFFF&(data))
#define TP_M2M_RING_RP_get_ring_rp(data)                              (0x07FFFFFF&(data))

#define TP_M2M_RING_WP                                                0x1801464C
#define TP_M2M_RING_WP_reg_addr                                       "0xB801464C"
#define TP_M2M_RING_WP_reg                                            0xB801464C
#define TP_M2M_RING_WP_inst_addr                                      "0x0193"
#define TP_M2M_RING_WP_inst                                           0x0193
#define TP_M2M_RING_WP_ring_wp_shift                                  (0)
#define TP_M2M_RING_WP_ring_wp_mask                                   (0x07FFFFFF)
#define TP_M2M_RING_WP_ring_wp(data)                                  (0x07FFFFFF&(data))
#define TP_M2M_RING_WP_get_ring_wp(data)                              (0x07FFFFFF&(data))

#define TP_M2M_RING_CTRL                                              0x18014650
#define TP_M2M_RING_CTRL_reg_addr                                     "0xB8014650"
#define TP_M2M_RING_CTRL_reg                                          0xB8014650
#define TP_M2M_RING_CTRL_inst_addr                                    "0x0194"
#define TP_M2M_RING_CTRL_inst                                         0x0194
#define TP_M2M_RING_CTRL_empty_shift                                  (4)
#define TP_M2M_RING_CTRL_empty_en_shift                               (3)
#define TP_M2M_RING_CTRL_stop_shift                                   (2)
#define TP_M2M_RING_CTRL_go_shift                                     (1)
#define TP_M2M_RING_CTRL_write_data_shift                             (0)
#define TP_M2M_RING_CTRL_empty_mask                                   (0x00000010)
#define TP_M2M_RING_CTRL_empty_en_mask                                (0x00000008)
#define TP_M2M_RING_CTRL_stop_mask                                    (0x00000004)
#define TP_M2M_RING_CTRL_go_mask                                      (0x00000002)
#define TP_M2M_RING_CTRL_write_data_mask                              (0x00000001)
#define TP_M2M_RING_CTRL_empty(data)                                  (0x00000010&((data)<<4))
#define TP_M2M_RING_CTRL_empty_en(data)                               (0x00000008&((data)<<3))
#define TP_M2M_RING_CTRL_stop(data)                                   (0x00000004&((data)<<2))
#define TP_M2M_RING_CTRL_go(data)                                     (0x00000002&((data)<<1))
#define TP_M2M_RING_CTRL_write_data(data)                             (0x00000001&(data))
#define TP_M2M_RING_CTRL_get_empty(data)                              ((0x00000010&(data))>>4)
#define TP_M2M_RING_CTRL_get_empty_en(data)                           ((0x00000008&(data))>>3)
#define TP_M2M_RING_CTRL_get_stop(data)                               ((0x00000004&(data))>>2)
#define TP_M2M_RING_CTRL_get_go(data)                                 ((0x00000002&(data))>>1)
#define TP_M2M_RING_CTRL_get_write_data(data)                         (0x00000001&(data))

#define TP_DEBUG                                                      0x18014690
#define TP_DEBUG_reg_addr                                             "0xB8014690"
#define TP_DEBUG_reg                                                  0xB8014690
#define TP_DEBUG_inst_addr                                            "0x01A4"
#define TP_DEBUG_inst                                                 0x01A4
#define TP_DEBUG_dbg_mode_shift                                       (0)
#define TP_DEBUG_dbg_mode_mask                                        (0x0000000F)
#define TP_DEBUG_dbg_mode(data)                                       (0x0000000F&(data))
#define TP_DEBUG_get_dbg_mode(data)                                   (0x0000000F&(data))
#endif
