ARM GAS  /tmp/ccnjZxaa.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SPI2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_SPI2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI2 init function */
  30:Core/Src/spi.c **** void MX_SPI2_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccnjZxaa.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  40:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  35              		.loc 1 40 3 view .LVU1
  36              		.loc 1 40 18 is_stmt 0 view .LVU2
  37 0002 0E48     		ldr	r0, .L5
  38 0004 0E4B     		ldr	r3, .L5+4
  39 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 41 3 is_stmt 1 view .LVU3
  41              		.loc 1 41 19 is_stmt 0 view .LVU4
  42 0008 4FF48273 		mov	r3, #260
  43 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_1LINE;
  44              		.loc 1 42 3 is_stmt 1 view .LVU5
  45              		.loc 1 42 24 is_stmt 0 view .LVU6
  46 000e 4FF40043 		mov	r3, #32768
  47 0012 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  48              		.loc 1 43 3 is_stmt 1 view .LVU7
  49              		.loc 1 43 23 is_stmt 0 view .LVU8
  50 0014 0023     		movs	r3, #0
  51 0016 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 26 is_stmt 0 view .LVU10
  54 0018 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU11
  56              		.loc 1 45 23 is_stmt 0 view .LVU12
  57 001a 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 46 3 is_stmt 1 view .LVU13
  59              		.loc 1 46 18 is_stmt 0 view .LVU14
  60 001c 4FF40072 		mov	r2, #512
  61 0020 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  62              		.loc 1 47 3 is_stmt 1 view .LVU15
  63              		.loc 1 47 32 is_stmt 0 view .LVU16
  64 0022 C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  65              		.loc 1 48 3 is_stmt 1 view .LVU17
  66              		.loc 1 48 23 is_stmt 0 view .LVU18
  67 0024 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccnjZxaa.s 			page 3


  49:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU19
  69              		.loc 1 49 21 is_stmt 0 view .LVU20
  70 0026 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU21
  72              		.loc 1 50 29 is_stmt 0 view .LVU22
  73 0028 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  74              		.loc 1 51 3 is_stmt 1 view .LVU23
  75              		.loc 1 51 28 is_stmt 0 view .LVU24
  76 002a 0A23     		movs	r3, #10
  77 002c C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  78              		.loc 1 52 3 is_stmt 1 view .LVU25
  79              		.loc 1 52 7 is_stmt 0 view .LVU26
  80 002e FFF7FEFF 		bl	HAL_SPI_Init
  81              	.LVL0:
  82              		.loc 1 52 6 view .LVU27
  83 0032 00B9     		cbnz	r0, .L4
  84              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  85              		.loc 1 60 1 view .LVU28
  86 0034 08BD     		pop	{r3, pc}
  87              	.L4:
  54:Core/Src/spi.c ****   }
  88              		.loc 1 54 5 is_stmt 1 view .LVU29
  89 0036 FFF7FEFF 		bl	Error_Handler
  90              	.LVL1:
  91              		.loc 1 60 1 is_stmt 0 view .LVU30
  92 003a FBE7     		b	.L1
  93              	.L6:
  94              		.align	2
  95              	.L5:
  96 003c 00000000 		.word	.LANCHOR0
  97 0040 00380040 		.word	1073756160
  98              		.cfi_endproc
  99              	.LFE65:
 101              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 102              		.align	1
 103              		.global	HAL_SPI_MspInit
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu softvfp
 109              	HAL_SPI_MspInit:
 110              	.LVL2:
 111              	.LFB66:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
ARM GAS  /tmp/ccnjZxaa.s 			page 4


  63:Core/Src/spi.c **** {
 112              		.loc 1 63 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 24
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		.loc 1 63 1 is_stmt 0 view .LVU32
 117 0000 00B5     		push	{lr}
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 14, -4
 120 0002 87B0     		sub	sp, sp, #28
 121              		.cfi_def_cfa_offset 32
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 122              		.loc 1 65 3 is_stmt 1 view .LVU33
 123              		.loc 1 65 20 is_stmt 0 view .LVU34
 124 0004 0023     		movs	r3, #0
 125 0006 0293     		str	r3, [sp, #8]
 126 0008 0393     		str	r3, [sp, #12]
 127 000a 0493     		str	r3, [sp, #16]
 128 000c 0593     		str	r3, [sp, #20]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 129              		.loc 1 66 3 is_stmt 1 view .LVU35
 130              		.loc 1 66 15 is_stmt 0 view .LVU36
 131 000e 0268     		ldr	r2, [r0]
 132              		.loc 1 66 5 view .LVU37
 133 0010 124B     		ldr	r3, .L11
 134 0012 9A42     		cmp	r2, r3
 135 0014 02D0     		beq	.L10
 136              	.LVL3:
 137              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI2 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  76:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
  77:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
  78:Core/Src/spi.c ****     */
  79:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  83:Core/Src/spi.c **** 
  84:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
  85:Core/Src/spi.c **** 
  86:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
  87:Core/Src/spi.c ****   }
  88:Core/Src/spi.c **** }
 138              		.loc 1 88 1 view .LVU38
 139 0016 07B0     		add	sp, sp, #28
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 4
 142              		@ sp needed
ARM GAS  /tmp/ccnjZxaa.s 			page 5


 143 0018 5DF804FB 		ldr	pc, [sp], #4
 144              	.LVL4:
 145              	.L10:
 146              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 147              		.loc 1 72 5 is_stmt 1 view .LVU39
 148              	.LBB2:
  72:Core/Src/spi.c **** 
 149              		.loc 1 72 5 view .LVU40
  72:Core/Src/spi.c **** 
 150              		.loc 1 72 5 view .LVU41
 151 001c 03F5EC33 		add	r3, r3, #120832
 152 0020 DA69     		ldr	r2, [r3, #28]
 153 0022 42F48042 		orr	r2, r2, #16384
 154 0026 DA61     		str	r2, [r3, #28]
  72:Core/Src/spi.c **** 
 155              		.loc 1 72 5 view .LVU42
 156 0028 DA69     		ldr	r2, [r3, #28]
 157 002a 02F48042 		and	r2, r2, #16384
 158 002e 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 159              		.loc 1 72 5 view .LVU43
 160 0030 009A     		ldr	r2, [sp]
 161              	.LBE2:
  72:Core/Src/spi.c **** 
 162              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 163              		.loc 1 74 5 view .LVU45
 164              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 165              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 166              		.loc 1 74 5 view .LVU47
 167 0032 9A69     		ldr	r2, [r3, #24]
 168 0034 42F00802 		orr	r2, r2, #8
 169 0038 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 170              		.loc 1 74 5 view .LVU48
 171 003a 9B69     		ldr	r3, [r3, #24]
 172 003c 03F00803 		and	r3, r3, #8
 173 0040 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 174              		.loc 1 74 5 view .LVU49
 175 0042 019B     		ldr	r3, [sp, #4]
 176              	.LBE3:
  74:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 177              		.loc 1 74 5 view .LVU50
  79:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 79 5 view .LVU51
  79:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 79 25 is_stmt 0 view .LVU52
 180 0044 4FF42043 		mov	r3, #40960
 181 0048 0293     		str	r3, [sp, #8]
  80:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 182              		.loc 1 80 5 is_stmt 1 view .LVU53
  80:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 183              		.loc 1 80 26 is_stmt 0 view .LVU54
ARM GAS  /tmp/ccnjZxaa.s 			page 6


 184 004a 0223     		movs	r3, #2
 185 004c 0393     		str	r3, [sp, #12]
  81:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 186              		.loc 1 81 5 is_stmt 1 view .LVU55
  81:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 187              		.loc 1 81 27 is_stmt 0 view .LVU56
 188 004e 0323     		movs	r3, #3
 189 0050 0593     		str	r3, [sp, #20]
  82:Core/Src/spi.c **** 
 190              		.loc 1 82 5 is_stmt 1 view .LVU57
 191 0052 02A9     		add	r1, sp, #8
 192 0054 0248     		ldr	r0, .L11+4
 193              	.LVL5:
  82:Core/Src/spi.c **** 
 194              		.loc 1 82 5 is_stmt 0 view .LVU58
 195 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL6:
 197              		.loc 1 88 1 view .LVU59
 198 005a DCE7     		b	.L7
 199              	.L12:
 200              		.align	2
 201              	.L11:
 202 005c 00380040 		.word	1073756160
 203 0060 000C0140 		.word	1073810432
 204              		.cfi_endproc
 205              	.LFE66:
 207              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_SPI_MspDeInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	HAL_SPI_MspDeInit:
 216              	.LVL7:
 217              	.LFB67:
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  91:Core/Src/spi.c **** {
 218              		.loc 1 91 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 91 1 is_stmt 0 view .LVU61
 223 0000 08B5     		push	{r3, lr}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 3, -8
 226              		.cfi_offset 14, -4
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 227              		.loc 1 93 3 is_stmt 1 view .LVU62
 228              		.loc 1 93 15 is_stmt 0 view .LVU63
 229 0002 0268     		ldr	r2, [r0]
 230              		.loc 1 93 5 view .LVU64
 231 0004 074B     		ldr	r3, .L17
 232 0006 9A42     		cmp	r2, r3
 233 0008 00D0     		beq	.L16
ARM GAS  /tmp/ccnjZxaa.s 			page 7


 234              	.LVL8:
 235              	.L13:
  94:Core/Src/spi.c ****   {
  95:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
  98:Core/Src/spi.c ****     /* Peripheral clock disable */
  99:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 100:Core/Src/spi.c **** 
 101:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 102:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 103:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 104:Core/Src/spi.c ****     */
 105:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 108:Core/Src/spi.c **** 
 109:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 110:Core/Src/spi.c ****   }
 111:Core/Src/spi.c **** }
 236              		.loc 1 111 1 view .LVU65
 237 000a 08BD     		pop	{r3, pc}
 238              	.LVL9:
 239              	.L16:
  99:Core/Src/spi.c **** 
 240              		.loc 1 99 5 is_stmt 1 view .LVU66
 241 000c 064A     		ldr	r2, .L17+4
 242 000e D369     		ldr	r3, [r2, #28]
 243 0010 23F48043 		bic	r3, r3, #16384
 244 0014 D361     		str	r3, [r2, #28]
 105:Core/Src/spi.c **** 
 245              		.loc 1 105 5 view .LVU67
 246 0016 4FF42041 		mov	r1, #40960
 247 001a 0448     		ldr	r0, .L17+8
 248              	.LVL10:
 105:Core/Src/spi.c **** 
 249              		.loc 1 105 5 is_stmt 0 view .LVU68
 250 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 251              	.LVL11:
 252              		.loc 1 111 1 view .LVU69
 253 0020 F3E7     		b	.L13
 254              	.L18:
 255 0022 00BF     		.align	2
 256              	.L17:
 257 0024 00380040 		.word	1073756160
 258 0028 00100240 		.word	1073876992
 259 002c 000C0140 		.word	1073810432
 260              		.cfi_endproc
 261              	.LFE67:
 263              		.global	hspi2
 264              		.section	.bss.hspi2,"aw",%nobits
 265              		.align	2
 266              		.set	.LANCHOR0,. + 0
 269              	hspi2:
 270 0000 00000000 		.space	88
 270      00000000 
 270      00000000 
ARM GAS  /tmp/ccnjZxaa.s 			page 8


 270      00000000 
 270      00000000 
 271              		.text
 272              	.Letext0:
 273              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 274              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 275              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 276              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 277              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 278              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 279              		.file 8 "Core/Inc/main.h"
 280              		.file 9 "Core/Inc/spi.h"
ARM GAS  /tmp/ccnjZxaa.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccnjZxaa.s:16     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccnjZxaa.s:24     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccnjZxaa.s:96     .text.MX_SPI2_Init:000000000000003c $d
     /tmp/ccnjZxaa.s:102    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccnjZxaa.s:109    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccnjZxaa.s:202    .text.HAL_SPI_MspInit:000000000000005c $d
     /tmp/ccnjZxaa.s:208    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccnjZxaa.s:215    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccnjZxaa.s:257    .text.HAL_SPI_MspDeInit:0000000000000024 $d
     /tmp/ccnjZxaa.s:269    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccnjZxaa.s:265    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
