-makelib xcelium_lib/xpm -sv \
  "/home/avanpc/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "/home/avanpc/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "/home/avanpc/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "/home/avanpc/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/generic_baseblocks_v2_1_0 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_infrastructure_v1_1_0 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_register_slice_v2_1_22 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_5 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/axi_data_fifo_v2_1_21 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_crossbar_v2_1_23 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_xbar_0/sim/rm_design_xbar_0.v" \
-endlib
-makelib xcelium_lib/lib_pkg_v1_0_2 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_fifo_v1_0_14 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_srl_fifo_v1_0_2 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_datamover_v5_1_24 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_sg_v4_1_13 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_dma_v7_1_23 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_axi_dma_0_0/sim/rm_design_axi_dma_0_0.vhd" \
-endlib
-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/d117/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_16 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/ce84/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_11 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/b0c0/hdl/floating_point_v7_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_11 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/b0c0/hdl/floating_point_v7_1_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_floating_point_0_0/sim/rm_design_floating_point_0_0.v" \
  "../../../bd/rm_design/ip/rm_design_xbar_1/sim/rm_design_xbar_1.v" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_intc_v4_1_15 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/47b8/hdl/axi_intc_v4_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_axi_intc_0_0/sim/rm_design_axi_intc_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlconcat_v2_1_4 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_xlconcat_0_0/sim/rm_design_xlconcat_0_0.v" \
-endlib
-makelib xcelium_lib/proc_sys_reset_v5_0_13 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_proc_sys_reset_0_240MHz_0/sim/rm_design_proc_sys_reset_0_240MHz_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_system_ila_0_0/bd_0/sim/bd_8f7a.v" \
  "../../../bd/rm_design/ip/rm_design_system_ila_0_0/bd_0/ip/ip_0/sim/bd_8f7a_ila_lib_0.v" \
-endlib
-makelib xcelium_lib/gigantic_mux \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/d322/hdl/gigantic_mux_v1_0_cntr.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_system_ila_0_0/bd_0/ip/ip_1/bd_8f7a_g_inst_0_gigantic_mux.v" \
  "../../../bd/rm_design/ip/rm_design_system_ila_0_0/bd_0/ip/ip_1/sim/bd_8f7a_g_inst_0.v" \
  "../../../bd/rm_design/ip/rm_design_system_ila_0_0/sim/rm_design_system_ila_0_0.v" \
-endlib
-makelib xcelium_lib/dfx_axi_shutdown_manager_v1_0_0 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/0414/hdl/dfx_axi_shutdown_manager_v1_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_dfx_axi_shutdown_man_0_0/sim/rm_design_dfx_axi_shutdown_man_0_0.vhd" \
  "../../../bd/rm_design/ip/rm_design_dfx_axi_shutdown_man_1_0/sim/rm_design_dfx_axi_shutdown_man_1_0.vhd" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_7 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_xlconstant_1_0/sim/rm_design_xlconstant_1_0.v" \
  "../../../bd/rm_design/sim/rm_design.v" \
-endlib
-makelib xcelium_lib/axi_protocol_converter_v2_1_22 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_clock_converter_v2_1_21 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/1304/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/axi_dwidth_converter_v2_1_22 \
  "../../../../rm_template.gen/sources_1/bd/rm_design/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/rm_design/ip/rm_design_auto_ds_0/sim/rm_design_auto_ds_0.v" \
  "../../../bd/rm_design/ip/rm_design_auto_pc_0/sim/rm_design_auto_pc_0.v" \
  "../../../bd/rm_design/ip/rm_design_auto_us_0/sim/rm_design_auto_us_0.v" \
  "../../../bd/rm_design/ip/rm_design_auto_us_1/sim/rm_design_auto_us_1.v" \
  "../../../bd/rm_design/ip/rm_design_auto_cc_0/sim/rm_design_auto_cc_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

