csl_enum mv {
	gn,
	wx,
	ic,
	ug,
	pw,
	xg,
	hv,
	wl,
	mh,
	du
};
csl_enum ob {
	nq,
	cj,
	np,
	wd,
	nd,
	ql,
	cb,
	ny,
	ie,
	wi
};
csl_enum me {
	hk,
	rt,
	tw,
	ok
};
csl_isa_instruction_format hf{
    hf( ){
     set_width( 9);
     generate_decoder( sgnv);
  }
}
;
csl_isa_instruction iv : hf{
    iv( ){
    set_asm_mnemonic( ge);
  }
}
;
csl_isa_instruction ij : hf{
    ij( ){
    set_asm_mnemonic( csl_list "ct", "nb", "og", "ea", "qa");
  }
}
;
csl_isa an{
  iv xo;
  iv yn;
  ij py;
  ij th;
  ij gb;
  iv cr;
  ij my;
  iv wc;
  ij ta;
  iv hi;
  iv xs;
  ij sp;
  iv hu;
  iv vk;
  iv uj;
  iv pi;
  ij qb;
  ij yh;
  iv fe;
  iv op;
  iv xl;
  iv mm;
    an( ){
     set_decoder_name( "ju");
     set_decoder_out_name_prefix( "do");
     set_decoder_out_name_suffix( "yt");
     generate_decoder( sgdo);
     print( isa.txt);
  }
}
;
csl_fifo du{
   du( ){
     add_logic( stall_rd_side);
  }
}
;
csl_memory_map_page bu{
    bu( ){
     add_address_range( 9, 5);
     set_address_increment( 9);
     get_next_address( );
     set_access_rights( access_read_write, access_read_write);
     get_data_word_wodth( );
     get_endianess( );
  }
}
;
csl_memory_map_page dq{
    dq( ){
     add_address_range( 2, 4);
     get_address_increment( );
     set_access_rights( access_read, access_read);
     add_reserved_address_range( 6, 9);
     get_lower_bound( );
     get_upper_bound( );
     set_data_word_width( 3);
     get_data_word_wodth( );
     get_endianess( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page bv{
    bv( ){
     set_address_increment( 8);
     get_address_increment( );
     set_next_address( 1);
     set_access_rights( access_read, none);
     add_reserved_address_range( 5, 5);
     get_lower_bound( );
     get_upper_bound( );
     get_data_word_wodth( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map oo{
    oo( ){
     auto_gen_memory_map( );
     set_top_unit( nv);
  }
}
;
csl_register at{
    at( ){
     set_atribute( shadow);
     get_atributes( );
  }
}
;
csl_register mq{
    mq( ){
     add_logic( read_valid);
     create_rtl_module( );
     set_const_value( 4);
     add_logic( bypass);
  }
}
;
