============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 16:50:41 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.303716s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (70.7%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96778498080768"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96778498080768"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86144159055872"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 1100110111111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13709/17 useful/useless nets, 11484/6 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13294/16 useful/useless nets, 12029/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 538 better
SYN-1014 : Optimize round 2
SYN-1032 : 12884/45 useful/useless nets, 11619/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.085603s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (63.3%)

RUN-1004 : used memory is 282 MB, reserved memory is 254 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13508/2 useful/useless nets, 12250/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54864, tnet num: 13508, tinst num: 12249, tnode num: 67561, tedge num: 88967.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13508 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 624 instances into 309 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 503 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.964017s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (79.6%)

RUN-1004 : used memory is 303 MB, reserved memory is 291 MB, peak memory is 426 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.184000s wall, 2.187500s user + 0.140625s system = 2.328125s CPU (73.1%)

RUN-1004 : used memory is 304 MB, reserved memory is 292 MB, peak memory is 426 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (361 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10963 instances
RUN-0007 : 6528 luts, 3450 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12254 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7114 nets have 2 pins
RUN-1001 : 3771 nets have [3 - 5] pins
RUN-1001 : 811 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     230     
RUN-1001 :   No   |  No   |  Yes  |    1481     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     936     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10961 instances, 6528 luts, 3450 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 41%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52187, tnet num: 12252, tinst num: 10961, tnode num: 63819, tedge num: 85390.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.034290s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (77.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.92491e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10961.
PHY-3001 : Level 1 #clusters 1641.
PHY-3001 : End clustering;  0.087293s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 878048, overlap = 336.812
PHY-3002 : Step(2): len = 774035, overlap = 377.781
PHY-3002 : Step(3): len = 564587, overlap = 532.125
PHY-3002 : Step(4): len = 487567, overlap = 576.031
PHY-3002 : Step(5): len = 400196, overlap = 623.812
PHY-3002 : Step(6): len = 346288, overlap = 676.906
PHY-3002 : Step(7): len = 277921, overlap = 729.719
PHY-3002 : Step(8): len = 241466, overlap = 763.875
PHY-3002 : Step(9): len = 205742, overlap = 812.938
PHY-3002 : Step(10): len = 189141, overlap = 848.625
PHY-3002 : Step(11): len = 163574, overlap = 884.125
PHY-3002 : Step(12): len = 155201, overlap = 896
PHY-3002 : Step(13): len = 138979, overlap = 924.844
PHY-3002 : Step(14): len = 135470, overlap = 939.5
PHY-3002 : Step(15): len = 125451, overlap = 942.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89181e-06
PHY-3002 : Step(16): len = 144217, overlap = 927.312
PHY-3002 : Step(17): len = 196761, overlap = 778.906
PHY-3002 : Step(18): len = 208270, overlap = 691
PHY-3002 : Step(19): len = 210098, overlap = 715.188
PHY-3002 : Step(20): len = 200656, overlap = 707.906
PHY-3002 : Step(21): len = 194781, overlap = 674.719
PHY-3002 : Step(22): len = 188158, overlap = 700.344
PHY-3002 : Step(23): len = 183463, overlap = 714.156
PHY-3002 : Step(24): len = 179131, overlap = 736.906
PHY-3002 : Step(25): len = 175988, overlap = 739.719
PHY-3002 : Step(26): len = 173140, overlap = 728.031
PHY-3002 : Step(27): len = 171761, overlap = 755.469
PHY-3002 : Step(28): len = 170488, overlap = 771.719
PHY-3002 : Step(29): len = 169721, overlap = 773.656
PHY-3002 : Step(30): len = 169362, overlap = 769.812
PHY-3002 : Step(31): len = 169143, overlap = 759.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78363e-06
PHY-3002 : Step(32): len = 175062, overlap = 745.938
PHY-3002 : Step(33): len = 188220, overlap = 723.031
PHY-3002 : Step(34): len = 192747, overlap = 685.562
PHY-3002 : Step(35): len = 194837, overlap = 676.844
PHY-3002 : Step(36): len = 193856, overlap = 673.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.56726e-06
PHY-3002 : Step(37): len = 204532, overlap = 661.75
PHY-3002 : Step(38): len = 229140, overlap = 579
PHY-3002 : Step(39): len = 238463, overlap = 543.031
PHY-3002 : Step(40): len = 242512, overlap = 523.312
PHY-3002 : Step(41): len = 243019, overlap = 515.969
PHY-3002 : Step(42): len = 242900, overlap = 520.5
PHY-3002 : Step(43): len = 241201, overlap = 513.406
PHY-3002 : Step(44): len = 240265, overlap = 509.125
PHY-3002 : Step(45): len = 239229, overlap = 508.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.51345e-05
PHY-3002 : Step(46): len = 251608, overlap = 497.688
PHY-3002 : Step(47): len = 274354, overlap = 416.469
PHY-3002 : Step(48): len = 283600, overlap = 394.312
PHY-3002 : Step(49): len = 287437, overlap = 365.344
PHY-3002 : Step(50): len = 287632, overlap = 369.906
PHY-3002 : Step(51): len = 286921, overlap = 338.156
PHY-3002 : Step(52): len = 285390, overlap = 319.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.0269e-05
PHY-3002 : Step(53): len = 304221, overlap = 305.094
PHY-3002 : Step(54): len = 320916, overlap = 293.75
PHY-3002 : Step(55): len = 328092, overlap = 292.062
PHY-3002 : Step(56): len = 331248, overlap = 274.875
PHY-3002 : Step(57): len = 331622, overlap = 262.062
PHY-3002 : Step(58): len = 331387, overlap = 261.688
PHY-3002 : Step(59): len = 330032, overlap = 256.281
PHY-3002 : Step(60): len = 329744, overlap = 274.438
PHY-3002 : Step(61): len = 329899, overlap = 278.844
PHY-3002 : Step(62): len = 329886, overlap = 272.062
PHY-3002 : Step(63): len = 328298, overlap = 278.156
PHY-3002 : Step(64): len = 328154, overlap = 281.188
PHY-3002 : Step(65): len = 328352, overlap = 270.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.0538e-05
PHY-3002 : Step(66): len = 341291, overlap = 258.812
PHY-3002 : Step(67): len = 354102, overlap = 242.719
PHY-3002 : Step(68): len = 359530, overlap = 211.031
PHY-3002 : Step(69): len = 363266, overlap = 223.188
PHY-3002 : Step(70): len = 366159, overlap = 221.125
PHY-3002 : Step(71): len = 367738, overlap = 214.438
PHY-3002 : Step(72): len = 364927, overlap = 222.531
PHY-3002 : Step(73): len = 364809, overlap = 202.938
PHY-3002 : Step(74): len = 365650, overlap = 206.938
PHY-3002 : Step(75): len = 366132, overlap = 198.312
PHY-3002 : Step(76): len = 364777, overlap = 203.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000121076
PHY-3002 : Step(77): len = 377272, overlap = 167.625
PHY-3002 : Step(78): len = 385696, overlap = 146.844
PHY-3002 : Step(79): len = 386746, overlap = 141.688
PHY-3002 : Step(80): len = 389604, overlap = 141.906
PHY-3002 : Step(81): len = 395054, overlap = 126.656
PHY-3002 : Step(82): len = 397751, overlap = 129.844
PHY-3002 : Step(83): len = 396026, overlap = 130.75
PHY-3002 : Step(84): len = 396330, overlap = 132.625
PHY-3002 : Step(85): len = 398082, overlap = 131.969
PHY-3002 : Step(86): len = 399291, overlap = 126.062
PHY-3002 : Step(87): len = 396956, overlap = 129.25
PHY-3002 : Step(88): len = 396354, overlap = 135.656
PHY-3002 : Step(89): len = 397321, overlap = 129.781
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000242152
PHY-3002 : Step(90): len = 407616, overlap = 120.469
PHY-3002 : Step(91): len = 414360, overlap = 115.125
PHY-3002 : Step(92): len = 414740, overlap = 94.8438
PHY-3002 : Step(93): len = 416624, overlap = 94.375
PHY-3002 : Step(94): len = 421794, overlap = 88.5312
PHY-3002 : Step(95): len = 424925, overlap = 77.6562
PHY-3002 : Step(96): len = 423957, overlap = 78.2812
PHY-3002 : Step(97): len = 424754, overlap = 78.4062
PHY-3002 : Step(98): len = 426164, overlap = 76.375
PHY-3002 : Step(99): len = 426348, overlap = 81.4062
PHY-3002 : Step(100): len = 424091, overlap = 77.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000442854
PHY-3002 : Step(101): len = 430400, overlap = 78.3438
PHY-3002 : Step(102): len = 434592, overlap = 79.4062
PHY-3002 : Step(103): len = 435063, overlap = 82
PHY-3002 : Step(104): len = 436865, overlap = 80.3438
PHY-3002 : Step(105): len = 440399, overlap = 80.9688
PHY-3002 : Step(106): len = 442655, overlap = 80.2812
PHY-3002 : Step(107): len = 440883, overlap = 75.1562
PHY-3002 : Step(108): len = 440863, overlap = 75.4375
PHY-3002 : Step(109): len = 444324, overlap = 79.6875
PHY-3002 : Step(110): len = 446826, overlap = 76.25
PHY-3002 : Step(111): len = 443603, overlap = 80.7188
PHY-3002 : Step(112): len = 442710, overlap = 91.9062
PHY-3002 : Step(113): len = 444952, overlap = 86.0312
PHY-3002 : Step(114): len = 446021, overlap = 85.7812
PHY-3002 : Step(115): len = 443678, overlap = 88.25
PHY-3002 : Step(116): len = 443354, overlap = 87.25
PHY-3002 : Step(117): len = 444414, overlap = 87.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000885709
PHY-3002 : Step(118): len = 449190, overlap = 83.2812
PHY-3002 : Step(119): len = 452759, overlap = 81.5625
PHY-3002 : Step(120): len = 452894, overlap = 80.3125
PHY-3002 : Step(121): len = 453274, overlap = 81.2812
PHY-3002 : Step(122): len = 454766, overlap = 82.0938
PHY-3002 : Step(123): len = 456027, overlap = 71.875
PHY-3002 : Step(124): len = 455889, overlap = 83.1562
PHY-3002 : Step(125): len = 456840, overlap = 83.5938
PHY-3002 : Step(126): len = 458604, overlap = 81.5312
PHY-3002 : Step(127): len = 460415, overlap = 78.0312
PHY-3002 : Step(128): len = 460611, overlap = 82.1875
PHY-3002 : Step(129): len = 461387, overlap = 82.125
PHY-3002 : Step(130): len = 462592, overlap = 80.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00170269
PHY-3002 : Step(131): len = 464596, overlap = 82.9375
PHY-3002 : Step(132): len = 467081, overlap = 78.6875
PHY-3002 : Step(133): len = 468051, overlap = 76.5938
PHY-3002 : Step(134): len = 469113, overlap = 76.9375
PHY-3002 : Step(135): len = 470480, overlap = 70.1562
PHY-3002 : Step(136): len = 472082, overlap = 82.5625
PHY-3002 : Step(137): len = 472472, overlap = 78.9375
PHY-3002 : Step(138): len = 473368, overlap = 82.6562
PHY-3002 : Step(139): len = 474423, overlap = 84.2812
PHY-3002 : Step(140): len = 475478, overlap = 89.5938
PHY-3002 : Step(141): len = 475768, overlap = 86.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00281126
PHY-3002 : Step(142): len = 476847, overlap = 84.9375
PHY-3002 : Step(143): len = 478414, overlap = 83.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019144s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621712, over cnt = 1383(3%), over = 7829, worst = 41
PHY-1001 : End global iterations;  0.332656s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (47.0%)

PHY-1001 : Congestion index: top1 = 83.06, top5 = 64.58, top10 = 54.34, top15 = 47.76.
PHY-3001 : End congestion estimation;  0.458204s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (54.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438092s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (67.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174332
PHY-3002 : Step(144): len = 517239, overlap = 34.5
PHY-3002 : Step(145): len = 518056, overlap = 22.5
PHY-3002 : Step(146): len = 514826, overlap = 22.3438
PHY-3002 : Step(147): len = 512757, overlap = 21.1562
PHY-3002 : Step(148): len = 512597, overlap = 19.4688
PHY-3002 : Step(149): len = 514917, overlap = 18.625
PHY-3002 : Step(150): len = 515786, overlap = 21.7812
PHY-3002 : Step(151): len = 514900, overlap = 24.4062
PHY-3002 : Step(152): len = 512647, overlap = 23.9062
PHY-3002 : Step(153): len = 511654, overlap = 24.375
PHY-3002 : Step(154): len = 510888, overlap = 22.5625
PHY-3002 : Step(155): len = 508603, overlap = 22.8125
PHY-3002 : Step(156): len = 506401, overlap = 19.8125
PHY-3002 : Step(157): len = 503460, overlap = 18.7812
PHY-3002 : Step(158): len = 501628, overlap = 18.7812
PHY-3002 : Step(159): len = 498688, overlap = 19.2188
PHY-3002 : Step(160): len = 496915, overlap = 19.2188
PHY-3002 : Step(161): len = 494385, overlap = 19.0938
PHY-3002 : Step(162): len = 492284, overlap = 18.9688
PHY-3002 : Step(163): len = 491366, overlap = 18.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000348663
PHY-3002 : Step(164): len = 493320, overlap = 17.3438
PHY-3002 : Step(165): len = 497428, overlap = 17.625
PHY-3002 : Step(166): len = 500725, overlap = 17.8125
PHY-3002 : Step(167): len = 502962, overlap = 17.9062
PHY-3002 : Step(168): len = 505679, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000697326
PHY-3002 : Step(169): len = 507891, overlap = 17.7188
PHY-3002 : Step(170): len = 514181, overlap = 16.25
PHY-3002 : Step(171): len = 522375, overlap = 9.8125
PHY-3002 : Step(172): len = 524240, overlap = 9.25
PHY-3002 : Step(173): len = 524513, overlap = 8.0625
PHY-3002 : Step(174): len = 525210, overlap = 6.9375
PHY-3002 : Step(175): len = 526896, overlap = 8.5
PHY-3002 : Step(176): len = 526784, overlap = 7.625
PHY-3002 : Step(177): len = 527095, overlap = 3.15625
PHY-3002 : Step(178): len = 526774, overlap = 2.875
PHY-3002 : Step(179): len = 526095, overlap = 1.9375
PHY-3002 : Step(180): len = 524434, overlap = 1.5
PHY-3002 : Step(181): len = 523298, overlap = 1
PHY-3002 : Step(182): len = 522172, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/12254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 624920, over cnt = 1909(5%), over = 8177, worst = 54
PHY-1001 : End global iterations;  0.429468s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.4%)

PHY-1001 : Congestion index: top1 = 74.63, top5 = 57.78, top10 = 50.24, top15 = 45.64.
PHY-3001 : End congestion estimation;  0.569644s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (76.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430463s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (87.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162674
PHY-3002 : Step(183): len = 520869, overlap = 110.344
PHY-3002 : Step(184): len = 518481, overlap = 93.8125
PHY-3002 : Step(185): len = 514429, overlap = 89.375
PHY-3002 : Step(186): len = 510438, overlap = 84
PHY-3002 : Step(187): len = 506811, overlap = 74.7188
PHY-3002 : Step(188): len = 503898, overlap = 76.25
PHY-3002 : Step(189): len = 501137, overlap = 75.5312
PHY-3002 : Step(190): len = 497990, overlap = 69.5938
PHY-3002 : Step(191): len = 494221, overlap = 67.5312
PHY-3002 : Step(192): len = 492031, overlap = 70.3125
PHY-3002 : Step(193): len = 488591, overlap = 69.25
PHY-3002 : Step(194): len = 486450, overlap = 67.9375
PHY-3002 : Step(195): len = 483977, overlap = 69.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000325348
PHY-3002 : Step(196): len = 485836, overlap = 65.5312
PHY-3002 : Step(197): len = 489495, overlap = 61.3438
PHY-3002 : Step(198): len = 490184, overlap = 60.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00063598
PHY-3002 : Step(199): len = 494787, overlap = 53.1562
PHY-3002 : Step(200): len = 500826, overlap = 49
PHY-3002 : Step(201): len = 503629, overlap = 44.5625
PHY-3002 : Step(202): len = 505069, overlap = 42.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52187, tnet num: 12252, tinst num: 10961, tnode num: 63819, tedge num: 85390.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 289.88 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 373/12254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 623328, over cnt = 2059(5%), over = 7026, worst = 29
PHY-1001 : End global iterations;  0.481710s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (64.9%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.47, top10 = 45.90, top15 = 42.52.
PHY-1001 : End incremental global routing;  0.616741s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (70.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12252 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.445313s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (80.7%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10853 has valid locations, 36 needs to be replaced
PHY-3001 : design contains 10992 instances, 6534 luts, 3475 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 507782
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10406/12285.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625952, over cnt = 2065(5%), over = 7058, worst = 29
PHY-1001 : End global iterations;  0.086100s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.7%)

PHY-1001 : Congestion index: top1 = 62.44, top5 = 51.56, top10 = 45.97, top15 = 42.57.
PHY-3001 : End congestion estimation;  0.250375s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52311, tnet num: 12283, tinst num: 10992, tnode num: 64018, tedge num: 85576.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.293440s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (76.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(203): len = 507532, overlap = 0.0625
PHY-3002 : Step(204): len = 507506, overlap = 0.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10417/12285.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625520, over cnt = 2064(5%), over = 7055, worst = 29
PHY-1001 : End global iterations;  0.070164s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.5%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 51.58, top10 = 45.98, top15 = 42.58.
PHY-3001 : End congestion estimation;  0.231441s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (67.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.445173s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (66.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00126027
PHY-3002 : Step(205): len = 507492, overlap = 43.125
PHY-3002 : Step(206): len = 507492, overlap = 43.125
PHY-3001 : Final: Len = 507492, Over = 43.125
PHY-3001 : End incremental placement;  2.486741s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (71.0%)

OPT-1001 : Total overflow 290.34 peak overflow 3.34
OPT-1001 : End high-fanout net optimization;  3.794345s wall, 2.734375s user + 0.031250s system = 2.765625s CPU (72.9%)

OPT-1001 : Current memory(MB): used = 535, reserve = 518, peak = 539.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10419/12285.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625480, over cnt = 2054(5%), over = 6991, worst = 29
PHY-1002 : len = 661608, over cnt = 1272(3%), over = 3183, worst = 29
PHY-1002 : len = 680000, over cnt = 502(1%), over = 1276, worst = 18
PHY-1002 : len = 689856, over cnt = 215(0%), over = 474, worst = 15
PHY-1002 : len = 694672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.743293s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (79.9%)

PHY-1001 : Congestion index: top1 = 53.23, top5 = 45.94, top10 = 42.25, top15 = 39.98.
OPT-1001 : End congestion update;  0.902485s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (77.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12283 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.376646s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.5%)

OPT-0007 : Start: WNS -3611 TNS -89921 NUM_FEPS 109
OPT-0007 : Iter 1: improved WNS -3611 TNS -77975 NUM_FEPS 109 with 43 cells processed and 2582 slack improved
OPT-0007 : Iter 2: improved WNS -3611 TNS -77777 NUM_FEPS 109 with 12 cells processed and 518 slack improved
OPT-0007 : Iter 3: improved WNS -3611 TNS -77777 NUM_FEPS 109 with 4 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.299535s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (75.7%)

OPT-1001 : Current memory(MB): used = 535, reserve = 518, peak = 539.
OPT-1001 : End physical optimization;  6.261384s wall, 4.703125s user + 0.062500s system = 4.765625s CPU (76.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6534 LUT to BLE ...
SYN-4008 : Packed 6534 LUT and 1248 SEQ to BLE.
SYN-4003 : Packing 2227 remaining SEQ's ...
SYN-4005 : Packed 1695 SEQ with LUT/SLICE
SYN-4006 : 3731 single LUT's are left
SYN-4006 : 532 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7066/8639 primitive instances ...
PHY-3001 : End packing;  0.484044s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4866 instances
RUN-1001 : 2363 mslices, 2363 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11229 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5820 nets have 2 pins
RUN-1001 : 3912 nets have [3 - 5] pins
RUN-1001 : 893 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 4864 instances, 4726 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 518932, Over = 108.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5816/11229.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 677264, over cnt = 1241(3%), over = 1931, worst = 9
PHY-1002 : len = 682488, over cnt = 716(2%), over = 986, worst = 7
PHY-1002 : len = 690984, over cnt = 202(0%), over = 241, worst = 5
PHY-1002 : len = 693176, over cnt = 42(0%), over = 44, worst = 2
PHY-1002 : len = 694704, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.826368s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (75.6%)

PHY-1001 : Congestion index: top1 = 56.08, top5 = 46.90, top10 = 42.70, top15 = 40.04.
PHY-3001 : End congestion estimation;  1.041633s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (75.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49053, tnet num: 11227, tinst num: 4864, tnode num: 58114, tedge num: 82875.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.400861s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (60.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.77933e-05
PHY-3002 : Step(207): len = 509603, overlap = 112.25
PHY-3002 : Step(208): len = 502138, overlap = 123.25
PHY-3002 : Step(209): len = 498105, overlap = 128
PHY-3002 : Step(210): len = 494723, overlap = 135
PHY-3002 : Step(211): len = 492977, overlap = 143
PHY-3002 : Step(212): len = 491878, overlap = 143.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135587
PHY-3002 : Step(213): len = 498164, overlap = 127.5
PHY-3002 : Step(214): len = 504655, overlap = 112
PHY-3002 : Step(215): len = 504923, overlap = 115.25
PHY-3002 : Step(216): len = 505421, overlap = 117.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000271173
PHY-3002 : Step(217): len = 512331, overlap = 103.75
PHY-3002 : Step(218): len = 519077, overlap = 96
PHY-3002 : Step(219): len = 523099, overlap = 90.75
PHY-3002 : Step(220): len = 524515, overlap = 82.5
PHY-3002 : Step(221): len = 523918, overlap = 82.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.830249s wall, 0.125000s user + 0.453125s system = 0.578125s CPU (69.6%)

PHY-3001 : Trial Legalized: Len = 567609
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 787/11229.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696504, over cnt = 1671(4%), over = 2765, worst = 6
PHY-1002 : len = 706272, over cnt = 1021(2%), over = 1489, worst = 6
PHY-1002 : len = 720608, over cnt = 183(0%), over = 221, worst = 4
PHY-1002 : len = 722304, over cnt = 76(0%), over = 84, worst = 4
PHY-1002 : len = 723384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.095646s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (72.7%)

PHY-1001 : Congestion index: top1 = 52.22, top5 = 46.14, top10 = 42.92, top15 = 40.69.
PHY-3001 : End congestion estimation;  1.326322s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (75.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473871s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (62.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000169814
PHY-3002 : Step(222): len = 552429, overlap = 11.5
PHY-3002 : Step(223): len = 542818, overlap = 25.25
PHY-3002 : Step(224): len = 534439, overlap = 39
PHY-3002 : Step(225): len = 528918, overlap = 50.5
PHY-3002 : Step(226): len = 524920, overlap = 62.75
PHY-3002 : Step(227): len = 523857, overlap = 64
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000339628
PHY-3002 : Step(228): len = 531284, overlap = 57
PHY-3002 : Step(229): len = 534654, overlap = 54.5
PHY-3002 : Step(230): len = 537313, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000679256
PHY-3002 : Step(231): len = 541880, overlap = 45.5
PHY-3002 : Step(232): len = 547450, overlap = 43.5
PHY-3002 : Step(233): len = 549475, overlap = 43.75
PHY-3002 : Step(234): len = 551297, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 565131, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033521s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (139.8%)

PHY-3001 : 57 instances has been re-located, deltaX = 8, deltaY = 35, maxDist = 2.
PHY-3001 : Final: Len = 565843, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49053, tnet num: 11227, tinst num: 4864, tnode num: 58114, tedge num: 82875.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.039540s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (79.7%)

RUN-1004 : used memory is 497 MB, reserved memory is 484 MB, peak memory is 553 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3249/11229.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 707160, over cnt = 1599(4%), over = 2492, worst = 6
PHY-1002 : len = 715088, over cnt = 906(2%), over = 1283, worst = 6
PHY-1002 : len = 725024, over cnt = 306(0%), over = 420, worst = 6
PHY-1002 : len = 727448, over cnt = 173(0%), over = 229, worst = 4
PHY-1002 : len = 730112, over cnt = 11(0%), over = 13, worst = 2
PHY-1001 : End global iterations;  1.049360s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 49.78, top5 = 44.81, top10 = 41.89, top15 = 39.87.
PHY-1001 : End incremental global routing;  1.271392s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (70.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11227 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.461902s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (88.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4760 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4867 instances, 4729 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 566997
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10330/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731264, over cnt = 27(0%), over = 32, worst = 3
PHY-1002 : len = 731432, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 731504, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 731560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.424828s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 49.85, top5 = 44.83, top10 = 41.89, top15 = 39.90.
PHY-3001 : End congestion estimation;  0.643174s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (60.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49089, tnet num: 11230, tinst num: 4867, tnode num: 58159, tedge num: 82926.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.055374s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (85.9%)

RUN-1004 : used memory is 528 MB, reserved memory is 512 MB, peak memory is 557 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.530077s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (77.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(235): len = 566602, overlap = 0
PHY-3002 : Step(236): len = 566387, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10326/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730760, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 730792, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 730840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.305768s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (56.2%)

PHY-1001 : Congestion index: top1 = 50.09, top5 = 44.89, top10 = 41.89, top15 = 39.88.
PHY-3001 : End congestion estimation;  0.531026s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (70.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469939s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (86.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000728961
PHY-3002 : Step(237): len = 566387, overlap = 0
PHY-3002 : Step(238): len = 566387, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004019s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (388.8%)

PHY-3001 : Legalized: Len = 566404, Over = 0
PHY-3001 : End spreading;  0.029877s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.3%)

PHY-3001 : Final: Len = 566404, Over = 0
PHY-3001 : End incremental placement;  3.468806s wall, 2.500000s user + 0.062500s system = 2.562500s CPU (73.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.495252s wall, 3.968750s user + 0.109375s system = 4.078125s CPU (74.2%)

OPT-1001 : Current memory(MB): used = 564, reserve = 548, peak = 567.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10332/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730912, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 730952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 730960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.289744s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (80.9%)

PHY-1001 : Congestion index: top1 = 50.02, top5 = 44.87, top10 = 41.88, top15 = 39.87.
OPT-1001 : End congestion update;  0.512069s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (79.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368422s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (76.3%)

OPT-0007 : Start: WNS -3755 TNS -73762 NUM_FEPS 83
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4764 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4867 instances, 4729 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 574744, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028872s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.2%)

PHY-3001 : 17 instances has been re-located, deltaX = 2, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 575126, Over = 0
PHY-3001 : End incremental legalization;  0.218707s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.3%)

OPT-0007 : Iter 1: improved WNS -3705 TNS -52271 NUM_FEPS 81 with 51 cells processed and 11749 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4764 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4867 instances, 4729 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 577516, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030912s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.5%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 577602, Over = 0
PHY-3001 : End incremental legalization;  0.228242s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (68.5%)

OPT-0007 : Iter 2: improved WNS -3705 TNS -45491 NUM_FEPS 79 with 23 cells processed and 11048 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4764 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4867 instances, 4729 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 577516, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029478s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.0%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 577626, Over = 0
PHY-3001 : End incremental legalization;  0.236463s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (72.7%)

OPT-0007 : Iter 3: improved WNS -3705 TNS -44707 NUM_FEPS 79 with 12 cells processed and 2293 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4764 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4867 instances, 4729 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 577548, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029173s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 577642, Over = 0
PHY-3001 : End incremental legalization;  0.225005s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (83.3%)

OPT-0007 : Iter 4: improved WNS -3705 TNS -44119 NUM_FEPS 79 with 12 cells processed and 2223 slack improved
OPT-1001 : End path based optimization;  2.167106s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (77.9%)

OPT-1001 : Current memory(MB): used = 565, reserve = 548, peak = 567.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.374156s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (87.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10075/11232.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 741656, over cnt = 94(0%), over = 130, worst = 4
PHY-1002 : len = 742176, over cnt = 33(0%), over = 33, worst = 1
PHY-1002 : len = 742480, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 742496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 742496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.579737s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 50.24, top5 = 45.09, top10 = 42.08, top15 = 40.10.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405642s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (73.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3705 TNS -44545 NUM_FEPS 80
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.827586
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3705ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11232 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11232 nets
OPT-1001 : End physical optimization;  10.507858s wall, 7.875000s user + 0.109375s system = 7.984375s CPU (76.0%)

RUN-1003 : finish command "place" in  31.571601s wall, 20.750000s user + 1.890625s system = 22.640625s CPU (71.7%)

RUN-1004 : used memory is 501 MB, reserved memory is 482 MB, peak memory is 567 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.160668s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (105.0%)

RUN-1004 : used memory is 501 MB, reserved memory is 484 MB, peak memory is 567 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4869 instances
RUN-1001 : 2363 mslices, 2366 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11232 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5817 nets have 2 pins
RUN-1001 : 3915 nets have [3 - 5] pins
RUN-1001 : 894 nets have [6 - 10] pins
RUN-1001 : 356 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49089, tnet num: 11230, tinst num: 4867, tnode num: 58159, tedge num: 82926.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2363 mslices, 2366 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699360, over cnt = 1649(4%), over = 2733, worst = 7
PHY-1002 : len = 710744, over cnt = 887(2%), over = 1288, worst = 6
PHY-1002 : len = 718280, over cnt = 472(1%), over = 655, worst = 5
PHY-1002 : len = 725800, over cnt = 23(0%), over = 27, worst = 2
PHY-1002 : len = 726136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.904695s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 44.60, top10 = 41.46, top15 = 39.39.
PHY-1001 : End global routing;  1.104065s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (67.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 566, reserve = 553, peak = 567.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 822, reserve = 810, peak = 822.
PHY-1001 : End build detailed router design. 2.860142s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (69.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 135528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.481911s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (68.5%)

PHY-1001 : Current memory(MB): used = 857, reserve = 846, peak = 857.
PHY-1001 : End phase 1; 1.487606s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (69.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.993e+06, over cnt = 986(0%), over = 991, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 862, reserve = 849, peak = 862.
PHY-1001 : End initial routed; 29.547963s wall, 15.750000s user + 0.156250s system = 15.906250s CPU (53.8%)

PHY-1001 : Update timing.....
PHY-1001 : 345/10486(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.018   |  -368.457  |  172  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.697977s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (51.5%)

PHY-1001 : Current memory(MB): used = 867, reserve = 855, peak = 867.
PHY-1001 : End phase 2; 31.246018s wall, 16.625000s user + 0.156250s system = 16.781250s CPU (53.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -3.887ns STNS -360.062ns FEP 172.
PHY-1001 : End OPT Iter 1; 0.191371s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.5%)

PHY-1022 : len = 1.9933e+06, over cnt = 1003(0%), over = 1009, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.331643s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.95925e+06, over cnt = 287(0%), over = 288, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.496039s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (70.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.95647e+06, over cnt = 75(0%), over = 75, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.405765s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.9559e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.239378s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (39.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9559e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.123717s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.95594e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.109445s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.8%)

PHY-1001 : Update timing.....
PHY-1001 : 345/10486(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.887   |  -362.150  |  172  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.697892s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (44.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 304 feed throughs used by 161 nets
PHY-1001 : End commit to database; 1.227562s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (61.1%)

PHY-1001 : Current memory(MB): used = 937, reserve = 927, peak = 937.
PHY-1001 : End phase 3; 5.836572s wall, 3.187500s user + 0.015625s system = 3.203125s CPU (54.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -3.887ns STNS -358.513ns FEP 172.
PHY-1001 : End OPT Iter 1; 0.164701s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.4%)

PHY-1022 : len = 1.95595e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.312295s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (65.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.887ns, -358.513ns, 172}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.95594e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.109495s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.8%)

PHY-1001 : Update timing.....
PHY-1001 : 345/10486(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.887   |  -359.460  |  172  
RUN-1001 :   Hold   |   0.119   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.680559s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (70.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 306 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.273338s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (62.6%)

PHY-1001 : Current memory(MB): used = 944, reserve = 934, peak = 944.
PHY-1001 : End phase 4; 3.401447s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (65.7%)

PHY-1003 : Routed, final wirelength = 1.95594e+06
PHY-1001 : Current memory(MB): used = 947, reserve = 937, peak = 947.
PHY-1001 : End export database. 0.040317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  45.109561s wall, 25.312500s user + 0.187500s system = 25.500000s CPU (56.5%)

RUN-1003 : finish command "route" in  47.669957s wall, 26.968750s user + 0.203125s system = 27.171875s CPU (57.0%)

RUN-1004 : used memory is 893 MB, reserved memory is 881 MB, peak memory is 947 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8652   out of  19600   44.14%
#reg                     3607   out of  19600   18.40%
#le                      9178
  #lut only              5571   out of   9178   60.70%
  #reg only               526   out of   9178    5.73%
  #lut&reg               3081   out of   9178   33.57%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1685
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    259
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    243
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               213
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9178   |7807    |845     |3619    |32      |3       |
|  ISP                               |AHBISP                                        |1367   |748     |339     |782     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |586    |282     |145     |334     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |73     |33      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |70     |40      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |68     |36      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |3       |0       |7       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |72     |33      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|    u_bypass                        |bypass                                        |137    |97      |40      |43      |0       |0       |
|    u_demosaic                      |demosaic                                      |429    |201     |142     |280     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |37      |31      |76      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |74     |33      |27      |46      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |76     |34      |27      |48      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |93     |50      |33      |72      |0       |0       |
|    u_gamma                         |gamma                                         |36     |36      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |18     |18      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |17     |13      |4       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |8      |8       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |9      |5       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |15     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |39     |39      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |5      |5       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |36     |20      |0       |33      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |7       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |149    |80      |18      |117     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |15     |15      |0       |15      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |17      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |23      |0       |35      |0       |0       |
|  kb                                |Keyboard                                      |110    |94      |16      |50      |0       |0       |
|  sd_reader                         |sd_reader                                     |695    |598     |94      |320     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |314    |277     |34      |159     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |784    |606     |121     |389     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |399    |267     |75      |263     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |145    |86      |21      |110     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |11      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |24      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |29     |26      |0       |29      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |162    |113     |30      |123     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |28     |23      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |34      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |385    |339     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |56     |44      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |62     |62      |0       |14      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |42     |38      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |132    |114     |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |93     |81      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5004   |4939    |51      |1359    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |150    |85      |65      |35      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |764    |531     |131     |474     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |764    |531     |131     |474     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |337    |245     |0       |325     |0       |0       |
|        reg_inst                    |register                                      |337    |245     |0       |325     |0       |0       |
|      trigger_inst                  |trigger                                       |427    |286     |131     |149     |0       |0       |
|        bus_inst                    |bus_top                                       |198    |124     |74      |53      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |14     |8       |6       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |98     |64      |34      |33      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |86     |52      |34      |18      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |108    |79      |29      |52      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5772  
    #2          2       2349  
    #3          3       948   
    #4          4       618   
    #5        5-10      958   
    #6        11-50     504   
    #7       51-100      18   
    #8       101-500     4    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.432482s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (109.1%)

RUN-1004 : used memory is 894 MB, reserved memory is 882 MB, peak memory is 950 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49089, tnet num: 11230, tinst num: 4867, tnode num: 58159, tedge num: 82926.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11230 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5956a6058a8b3c81d69416d7902a72581fa84cfa27d09ef7c749692e78cb1abf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4867
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11232, pip num: 128291
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 306
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3155 valid insts, and 347208 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010001100110111111111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.131645s wall, 91.500000s user + 0.968750s system = 92.468750s CPU (539.8%)

RUN-1004 : used memory is 954 MB, reserved memory is 951 MB, peak memory is 1130 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_165041.log"
