From 37642d815f4296372756ff0ef9c5cd1b8556cdea Mon Sep 17 00:00:00 2001
From: andreas salvisberg <andreas.salvisberg@netmodule.com>
Date: Wed, 20 Nov 2013 14:59:23 +0100
Subject: [PATCH 10/20] zx3_pm3: cleanup board environment

    - QSPI storage layout documented
    - added SHA-EEPROM defines
---
 board/enclustra/zx3_pm3/board.c |    5 ---
 include/configs/zx3_pm3.h       |   71 +++++++++++++++++++++++++++------------
 2 files changed, 49 insertions(+), 27 deletions(-)

diff --git a/board/enclustra/zx3_pm3/board.c b/board/enclustra/zx3_pm3/board.c
index 8d5f8b4..d356ac0 100644
--- a/board/enclustra/zx3_pm3/board.c
+++ b/board/enclustra/zx3_pm3/board.c
@@ -220,11 +220,6 @@ void zx3_set_storage (int store) {
 }
 
 #ifdef CONFIG_CMD_NET
-
-#define ZX3_SHA_EEPROM_ADDR       (0x5C)
-#define ZX3_SHA_EEPROM_ADDR_LEN   (0x01)
-#define ZX3_SHA_EEPROM_MAC_OFFSET (0x10)
-
 /**
  * Read the MAC address in the module EEPROM
  */
diff --git a/include/configs/zx3_pm3.h b/include/configs/zx3_pm3.h
index 6e550d4..34e0786 100644
--- a/include/configs/zx3_pm3.h
+++ b/include/configs/zx3_pm3.h
@@ -50,23 +50,43 @@
 #define CONFIG_CMD_UBI
 
 #define MTDIDS_DEFAULT          "nand0=nand"
-#define MTDPARTS_DEFAULT        "mtdparts=nand:5m(nand-linux),"\
-                    "1m(nand-device-tree),-(nand-rootfs)"
+#define MTDPARTS_DEFAULT        "mtdparts=" \
+                                "nand:5m(nand-linux)," \
+                                "1m(nand-device-tree)," \
+                                "-(nand-rootfs)"
 
 
 #include <configs/zynq_common.h>
 
+// QSPI Flash Memory Map
+#define QSPI_BOOT_OFFSET          0x00000000   // Storage for Bootimage (FSBL, FPGA Bitstream, UBoot)
+#define QSPI_BOOT_SIZE            0x00600000   // size 6MB
+#define QSPI_RESCUELINUX_OFFSET   0x00600000   // Storage for Linux Kernel
+#define QSPI_RESCUELINUX_SIZE     0x00300000   // size 3MB
+#define QSPI_RESCUEDTB_OFFSET     0x00900000   // Storage for Linux Devicetree
+#define QSPI_RESCUEDTB_SIZE       0x00080000   // size 512kB
+#define QSPI_BOOTARGS_OFFSET      0x00980000   // Storage for Uboot Environment
+#define QSPI_BOOTARGS_SIZE        0x00080000   // size 512kB
+#define QSPI_RESCUEROOTFS_OFFSET  0x00A00000   // Storage for Linux Root FS
+#define QSPI_RESCUEROOTFS_SIZE    0x00600000   // size 6MB
+
+#define STRINGIFY_PRE(x)   #x
+#define STRINGIFY(x)   STRINGIFY_PRE(x)
+
 #undef CONFIG_EXTRA_ENV_SETTINGS
 #define CONFIG_EXTRA_ENV_SETTINGS   \
+    "loadaddr=0x200000\0"   \
     "ethaddr=00:0a:35:00:01:22\0"   \
+    "ipaddr=192.168.1.1\0"   \
+    "netmask=255.255.255.0\0"   \
     "kernel_image=uImage\0" \
     "ramdisk_image=uramdisk.image.gz\0" \
-    "devicetree_image=devicetree.dtb\0" \
-    "kernel_size=0x2E0000\0"    \
-    "ramdisk_size=0x600000\0"   \
-    "devicetree_size=0x10000\0" \
+    "devicetree_image=uImage-zx3-pm3.dtb\0" \
+    "ramdisk_size=" STRINGIFY(QSPI_RESCUEROOTFS_SIZE) "\0"   \
     "nand_kernel_size=0x500000\0"   \
+    "kernel_size=" STRINGIFY(QSPI_RESCUELINUX_SIZE) "\0"    \
     "nand_devicetree_size=0x10000\0" \
+    "devicetree_size=" STRINGIFY(QSPI_RESCUEDTB_SIZE) "\0" \
     "fdt_high=0x20000000\0" \
     "initrd_high=0x20000000\0"  \
     "mtdids=" MTDIDS_DEFAULT "\0"    \
@@ -84,6 +104,7 @@
         "$othbootargs " \
         "earlyprintk\0" \
     "prodboot=echo Booting on NAND...;" \
+        "nand device 0;" \
         "ubi part nand-linux;" \
         "ubi read 0x3000000 kernel ${nand_kernel_size};" \
         "ubi part nand-device-tree;" \
@@ -92,9 +113,9 @@
         "bootm 0x3000000 - 0x2A00000\0" \
     "rescboot=echo Booting on QSPI Flash...;" \
         "sf probe;" \
-        "sf read 0x3000000 0x600000 ${kernel_size};" \
-        "sf read 0x2A00000 0x900000 ${devicetree_size};" \
-        "sf read 0x2000000 0xA00000 ${ramdisk_size};" \
+        "sf read 0x3000000 " STRINGIFY(QSPI_RESCUELINUX_OFFSET) " ${kernel_size};" \
+        "sf read 0x2A00000 " STRINGIFY(QSPI_RESCUEDTB_OFFSET) " ${devicetree_size};" \
+        "sf read 0x2000000 " STRINGIFY(QSPI_RESCUEROOTFS_OFFSET) " ${ramdisk_size};" \
         "nand device 0;" \
         "run ramargs;" \
         "bootm 0x3000000 0x2000000 0x2A00000;\0" \
@@ -114,14 +135,14 @@
 
 /* NAND */
 #ifdef CONFIG_NAND_ZYNQ
-# define CONFIG_SYS_NAND_BASE ZYNQ_NAND_BASEADDR
+# define CONFIG_SYS_NAND_BASE       ZYNQ_NAND_BASEADDR
 #endif
 
 /* SPI */
 #ifdef CONFIG_ZYNQ_SPI
 # define CONFIG_ENV_IS_IN_SPI_FLASH
 # undef  CONFIG_ENV_OFFSET
-# define CONFIG_ENV_OFFSET  0x800000   /* Environment saved at offset 8MB in SPI Flash */
+# define CONFIG_ENV_OFFSET          QSPI_BOOTARGS_OFFSET  /* Uboot Environment saved in SPI Flash */
 # define CONFIG_CMD_SF_TEST
 #else
 # define CONFIG_ENV_IS_NOWHERE
@@ -143,26 +164,32 @@
 #undef CONFIG_SERVERIP
 
 #undef CONFIG_SYS_PROMPT
-#define CONFIG_SYS_PROMPT   "zx3-uboot> "
+#define CONFIG_SYS_PROMPT   "zx3-pm3> "
 
 /**
  * I2C support
  */
 #define CONFIG_CMD_I2C
-#define CONFIG_ZYNQ_I2C						/* Support for Zynq I2C */
-#define CONFIG_HARD_I2C						/* I2C with hardware support */
-#define CONFIG_ZYNQ_I2C0					/* Enable I2C_0 */
-#define CONFIG_SYS_I2C_SPEED		100000	/* I2C speed and slave address */
+#define CONFIG_ZYNQ_I2C                     /* Support for Zynq I2C */
+#define CONFIG_HARD_I2C                     /* I2C with hardware support */
+#define CONFIG_ZYNQ_I2C0                    /* Enable I2C_0 */
+#define CONFIG_SYS_I2C_SPEED        100000  /* I2C speed and slave address */
 
+/**
+ * I2C SHA-EEPROM (on ZX3 module)
+ */
+#define ZX3_SHA_EEPROM_ADDR       (0x5C)
+#define ZX3_SHA_EEPROM_ADDR_LEN   (0x01)
+#define ZX3_SHA_EEPROM_MAC_OFFSET (0x10)
 
 /**
  * I2C EEPROM (on PM3 Baseboard)
  */
 #define CONFIG_CMD_EEPROM
-#define CONFIG_SYS_I2C_EEPROM_ADDR				0x54
-#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN			2
-#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS		6	/* 5 bits = 32 bytes */
-#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS	10
-#undef  CONFIG_SYS_I2C_MULTI_EEPROMS				/* consider only the board EEPROM */
+#define CONFIG_SYS_I2C_EEPROM_ADDR              0x54
+#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN          2
+#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS       6   /* 5 bits = 32 bytes */
+#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS   10
+#undef  CONFIG_SYS_I2C_MULTI_EEPROMS                /* consider only the board EEPROM */
 
-#endif /* __CONFIG_ZX3_PM*_H */
+#endif /* __CONFIG_ZX3_PM3_H */
-- 
1.7.10.4

