-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block5.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block5
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 4/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block5 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block5;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block5 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"0073", X"1615", X"10b3", X"d655", X"0408", X"e31f", X"08ee", X"e942", X"ffd1", X"cc10", X"f1cb", X"fb15", X"d913", X"eeea",
                                                        X"d5d2", X"0110", X"0639", X"cd18", X"1ba4", X"fe08", X"e13d", X"09d6", X"e789", X"0670", X"d75d", X"04a9", X"08d2", X"12ac",
                                                        X"d9b4", X"01ff", X"e5c4", X"00e8", X"ff3a", X"cd80", X"ee7d", X"f8d1", X"de76", X"fb34", X"1b4f", X"e617", X"dded", X"0430",
                                                        X"ed7f", X"f97d", X"eeaf", X"0af7", X"00d2", X"fb2d", X"06a1", X"f51d", X"093c", X"0829", X"0664", X"d33e", X"f374", X"c44a",
                                                        X"01a6", X"0b74", X"d4d5", X"ef8c", X"ec83", X"e2c4", X"f241", X"05d3", X"fff5", X"0926", X"fe3d", X"06a2", X"dfa0", X"06df",
                                                        X"d986", X"d383", X"0f49", X"eff9", X"0762", X"cb82", X"ecb6", X"c3f5", X"cef2", X"ecf9", X"eb88", X"0489", X"0445", X"1f3c",
                                                        X"16cc", X"4994", X"dbf2", X"f12d", X"0332", X"f5eb", X"ded3", X"edc7", X"cadc", X"0625", X"0457", X"fe27", X"ee30", X"fc80",
                                                        X"e780", X"eb1f", X"de1e", X"d9b2", X"0ce7", X"f1f3", X"0904", X"004c", X"e835", X"dc87", X"0898", X"d5bd", X"058b", X"d2d5",
                                                        X"d025", X"de1e", X"f3a6", X"15b5", X"e998", X"f29c", X"f6b0", X"f63e", X"e954", X"0926", X"e4e4", X"e967", X"f7cb", X"f9e0",
                                                        X"f4c6", X"05cc");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"05cc";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

