$date
	Wed Dec 24 09:55:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mealyseq $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 32 ( STATE_WIDTH $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! q $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
0$
0#
0"
0!
$end
#5
1"
#10
0"
1$
#15
b1 )
1#
1"
#20
0"
#25
b1 *
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
b10 )
0#
1"
#80
0"
#85
1!
b1 )
b10 *
1#
1"
#90
0"
#95
0!
b1 *
1"
#100
0"
#105
b10 )
0#
1"
#110
0"
#115
1!
b1 )
b10 *
1#
1"
#120
0"
#125
0!
b1 *
1"
#130
0"
#135
b10 )
0#
1"
#140
0"
#145
1!
b1 )
b10 *
1#
1"
#150
0"
#155
b10 )
0!
b1 *
0#
1"
#160
0"
#165
1!
b1 )
b10 *
1#
1"
#170
0"
#175
b10 )
0!
b1 *
0#
1"
#180
0"
#185
1!
b1 )
b10 *
1#
1"
#190
0"
#195
0!
b1 *
1"
#200
0"
#205
b10 )
0#
1"
#210
0"
