
ModbusTermo311.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fbc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003144  08003144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800317c  0800317c  0001317c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003180  08003180  00013180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08003184  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          000000fc  2000000c  2000000c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000108  20000108  0002000c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b9c8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001987  00000000  00000000  0002ba04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c58  00000000  00000000  0002d390  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b80  00000000  00000000  0002dfe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000055f4  00000000  00000000  0002eb68  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000038bd  00000000  00000000  0003415c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00037a19  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003398  00000000  00000000  00037a98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800312c 	.word	0x0800312c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800312c 	.word	0x0800312c

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4a08      	ldr	r2, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f94b 	bl	8000474 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 fe6e 	bl	8002ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f963 	bl	80004de <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f92b 	bl	800048a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	2000002c 	.word	0x2000002c

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	2000002c 	.word	0x2000002c

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad2      	subs	r2, r2, r3
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d3f7      	bcc.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <__NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <__NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <__NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034a:	2b00      	cmp	r3, #0
 800034c:	db0b      	blt.n	8000366 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800034e:	4909      	ldr	r1, [pc, #36]	; (8000374 <__NVIC_EnableIRQ+0x38>)
 8000350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000354:	095b      	lsrs	r3, r3, #5
 8000356:	79fa      	ldrb	r2, [r7, #7]
 8000358:	f002 021f 	and.w	r2, r2, #31
 800035c:	2001      	movs	r0, #1
 800035e:	fa00 f202 	lsl.w	r2, r0, r2
 8000362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop
 8000374:	e000e100 	.word	0xe000e100

08000378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	4603      	mov	r3, r0
 8000380:	6039      	str	r1, [r7, #0]
 8000382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000388:	2b00      	cmp	r3, #0
 800038a:	db0a      	blt.n	80003a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800038c:	490d      	ldr	r1, [pc, #52]	; (80003c4 <__NVIC_SetPriority+0x4c>)
 800038e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000392:	683a      	ldr	r2, [r7, #0]
 8000394:	b2d2      	uxtb	r2, r2
 8000396:	0112      	lsls	r2, r2, #4
 8000398:	b2d2      	uxtb	r2, r2
 800039a:	440b      	add	r3, r1
 800039c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003a0:	e00a      	b.n	80003b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a2:	4909      	ldr	r1, [pc, #36]	; (80003c8 <__NVIC_SetPriority+0x50>)
 80003a4:	79fb      	ldrb	r3, [r7, #7]
 80003a6:	f003 030f 	and.w	r3, r3, #15
 80003aa:	3b04      	subs	r3, #4
 80003ac:	683a      	ldr	r2, [r7, #0]
 80003ae:	b2d2      	uxtb	r2, r2
 80003b0:	0112      	lsls	r2, r2, #4
 80003b2:	b2d2      	uxtb	r2, r2
 80003b4:	440b      	add	r3, r1
 80003b6:	761a      	strb	r2, [r3, #24]
}
 80003b8:	bf00      	nop
 80003ba:	370c      	adds	r7, #12
 80003bc:	46bd      	mov	sp, r7
 80003be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c2:	4770      	bx	lr
 80003c4:	e000e100 	.word	0xe000e100
 80003c8:	e000ed00 	.word	0xe000ed00

080003cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003cc:	b480      	push	{r7}
 80003ce:	b089      	sub	sp, #36	; 0x24
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	60f8      	str	r0, [r7, #12]
 80003d4:	60b9      	str	r1, [r7, #8]
 80003d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	f003 0307 	and.w	r3, r3, #7
 80003de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003e0:	69fb      	ldr	r3, [r7, #28]
 80003e2:	f1c3 0307 	rsb	r3, r3, #7
 80003e6:	2b04      	cmp	r3, #4
 80003e8:	bf28      	it	cs
 80003ea:	2304      	movcs	r3, #4
 80003ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003ee:	69fb      	ldr	r3, [r7, #28]
 80003f0:	3304      	adds	r3, #4
 80003f2:	2b06      	cmp	r3, #6
 80003f4:	d902      	bls.n	80003fc <NVIC_EncodePriority+0x30>
 80003f6:	69fb      	ldr	r3, [r7, #28]
 80003f8:	3b03      	subs	r3, #3
 80003fa:	e000      	b.n	80003fe <NVIC_EncodePriority+0x32>
 80003fc:	2300      	movs	r3, #0
 80003fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000400:	2201      	movs	r2, #1
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	fa02 f303 	lsl.w	r3, r2, r3
 8000408:	1e5a      	subs	r2, r3, #1
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	401a      	ands	r2, r3
 800040e:	697b      	ldr	r3, [r7, #20]
 8000410:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000412:	2101      	movs	r1, #1
 8000414:	697b      	ldr	r3, [r7, #20]
 8000416:	fa01 f303 	lsl.w	r3, r1, r3
 800041a:	1e59      	subs	r1, r3, #1
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000420:	4313      	orrs	r3, r2
         );
}
 8000422:	4618      	mov	r0, r3
 8000424:	3724      	adds	r7, #36	; 0x24
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr
	...

08000430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3b01      	subs	r3, #1
 800043c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000440:	d301      	bcc.n	8000446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000442:	2301      	movs	r3, #1
 8000444:	e00f      	b.n	8000466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000446:	4a0a      	ldr	r2, [pc, #40]	; (8000470 <SysTick_Config+0x40>)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	3b01      	subs	r3, #1
 800044c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800044e:	210f      	movs	r1, #15
 8000450:	f04f 30ff 	mov.w	r0, #4294967295
 8000454:	f7ff ff90 	bl	8000378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000458:	4b05      	ldr	r3, [pc, #20]	; (8000470 <SysTick_Config+0x40>)
 800045a:	2200      	movs	r2, #0
 800045c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800045e:	4b04      	ldr	r3, [pc, #16]	; (8000470 <SysTick_Config+0x40>)
 8000460:	2207      	movs	r2, #7
 8000462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000464:	2300      	movs	r3, #0
}
 8000466:	4618      	mov	r0, r3
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	e000e010 	.word	0xe000e010

08000474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800047c:	6878      	ldr	r0, [r7, #4]
 800047e:	f7ff ff2b 	bl	80002d8 <__NVIC_SetPriorityGrouping>
}
 8000482:	bf00      	nop
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b086      	sub	sp, #24
 800048e:	af00      	add	r7, sp, #0
 8000490:	4603      	mov	r3, r0
 8000492:	60b9      	str	r1, [r7, #8]
 8000494:	607a      	str	r2, [r7, #4]
 8000496:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800049c:	f7ff ff40 	bl	8000320 <__NVIC_GetPriorityGrouping>
 80004a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	68b9      	ldr	r1, [r7, #8]
 80004a6:	6978      	ldr	r0, [r7, #20]
 80004a8:	f7ff ff90 	bl	80003cc <NVIC_EncodePriority>
 80004ac:	4602      	mov	r2, r0
 80004ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004b2:	4611      	mov	r1, r2
 80004b4:	4618      	mov	r0, r3
 80004b6:	f7ff ff5f 	bl	8000378 <__NVIC_SetPriority>
}
 80004ba:	bf00      	nop
 80004bc:	3718      	adds	r7, #24
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004c2:	b580      	push	{r7, lr}
 80004c4:	b082      	sub	sp, #8
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	4603      	mov	r3, r0
 80004ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004d0:	4618      	mov	r0, r3
 80004d2:	f7ff ff33 	bl	800033c <__NVIC_EnableIRQ>
}
 80004d6:	bf00      	nop
 80004d8:	3708      	adds	r7, #8
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b082      	sub	sp, #8
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004e6:	6878      	ldr	r0, [r7, #4]
 80004e8:	f7ff ffa2 	bl	8000430 <SysTick_Config>
 80004ec:	4603      	mov	r3, r0
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	3708      	adds	r7, #8
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}

080004f6 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80004f6:	b580      	push	{r7, lr}
 80004f8:	b084      	sub	sp, #16
 80004fa:	af00      	add	r7, sp, #0
 80004fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80004fe:	2300      	movs	r3, #0
 8000500:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000508:	2b02      	cmp	r3, #2
 800050a:	d005      	beq.n	8000518 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2204      	movs	r2, #4
 8000510:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000512:	2301      	movs	r3, #1
 8000514:	73fb      	strb	r3, [r7, #15]
 8000516:	e027      	b.n	8000568 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	6812      	ldr	r2, [r2, #0]
 8000520:	6812      	ldr	r2, [r2, #0]
 8000522:	f022 020e 	bic.w	r2, r2, #14
 8000526:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	6812      	ldr	r2, [r2, #0]
 8000530:	6812      	ldr	r2, [r2, #0]
 8000532:	f022 0201 	bic.w	r2, r2, #1
 8000536:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800053c:	687a      	ldr	r2, [r7, #4]
 800053e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000540:	2101      	movs	r1, #1
 8000542:	fa01 f202 	lsl.w	r2, r1, r2
 8000546:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2201      	movs	r2, #1
 800054c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	2200      	movs	r2, #0
 8000554:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800055c:	2b00      	cmp	r3, #0
 800055e:	d003      	beq.n	8000568 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000564:	6878      	ldr	r0, [r7, #4]
 8000566:	4798      	blx	r3
    } 
  }
  return status;
 8000568:	7bfb      	ldrb	r3, [r7, #15]
}
 800056a:	4618      	mov	r0, r3
 800056c:	3710      	adds	r7, #16
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
	...

08000574 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000574:	b480      	push	{r7}
 8000576:	b087      	sub	sp, #28
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800057e:	2300      	movs	r3, #0
 8000580:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000582:	e14e      	b.n	8000822 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	681a      	ldr	r2, [r3, #0]
 8000588:	2101      	movs	r1, #1
 800058a:	697b      	ldr	r3, [r7, #20]
 800058c:	fa01 f303 	lsl.w	r3, r1, r3
 8000590:	4013      	ands	r3, r2
 8000592:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	2b00      	cmp	r3, #0
 8000598:	f000 8140 	beq.w	800081c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d00b      	beq.n	80005bc <HAL_GPIO_Init+0x48>
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	2b02      	cmp	r3, #2
 80005aa:	d007      	beq.n	80005bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005b0:	2b11      	cmp	r3, #17
 80005b2:	d003      	beq.n	80005bc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	2b12      	cmp	r3, #18
 80005ba:	d130      	bne.n	800061e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80005c2:	697b      	ldr	r3, [r7, #20]
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	2203      	movs	r2, #3
 80005c8:	fa02 f303 	lsl.w	r3, r2, r3
 80005cc:	43db      	mvns	r3, r3
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	4013      	ands	r3, r2
 80005d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	68da      	ldr	r2, [r3, #12]
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	fa02 f303 	lsl.w	r3, r2, r3
 80005e0:	693a      	ldr	r2, [r7, #16]
 80005e2:	4313      	orrs	r3, r2
 80005e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	693a      	ldr	r2, [r7, #16]
 80005ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005f2:	2201      	movs	r2, #1
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	fa02 f303 	lsl.w	r3, r2, r3
 80005fa:	43db      	mvns	r3, r3
 80005fc:	693a      	ldr	r2, [r7, #16]
 80005fe:	4013      	ands	r3, r2
 8000600:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	685b      	ldr	r3, [r3, #4]
 8000606:	091b      	lsrs	r3, r3, #4
 8000608:	f003 0201 	and.w	r2, r3, #1
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	4313      	orrs	r3, r2
 8000616:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	693a      	ldr	r2, [r7, #16]
 800061c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	68db      	ldr	r3, [r3, #12]
 8000622:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	005b      	lsls	r3, r3, #1
 8000628:	2203      	movs	r2, #3
 800062a:	fa02 f303 	lsl.w	r3, r2, r3
 800062e:	43db      	mvns	r3, r3
 8000630:	693a      	ldr	r2, [r7, #16]
 8000632:	4013      	ands	r3, r2
 8000634:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	689a      	ldr	r2, [r3, #8]
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	fa02 f303 	lsl.w	r3, r2, r3
 8000642:	693a      	ldr	r2, [r7, #16]
 8000644:	4313      	orrs	r3, r2
 8000646:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	693a      	ldr	r2, [r7, #16]
 800064c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	2b02      	cmp	r3, #2
 8000654:	d003      	beq.n	800065e <HAL_GPIO_Init+0xea>
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	685b      	ldr	r3, [r3, #4]
 800065a:	2b12      	cmp	r3, #18
 800065c:	d123      	bne.n	80006a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	08da      	lsrs	r2, r3, #3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3208      	adds	r2, #8
 8000666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800066a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	220f      	movs	r2, #15
 8000676:	fa02 f303 	lsl.w	r3, r2, r3
 800067a:	43db      	mvns	r3, r3
 800067c:	693a      	ldr	r2, [r7, #16]
 800067e:	4013      	ands	r3, r2
 8000680:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	691a      	ldr	r2, [r3, #16]
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	f003 0307 	and.w	r3, r3, #7
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	fa02 f303 	lsl.w	r3, r2, r3
 8000692:	693a      	ldr	r2, [r7, #16]
 8000694:	4313      	orrs	r3, r2
 8000696:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	08da      	lsrs	r2, r3, #3
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	3208      	adds	r2, #8
 80006a0:	6939      	ldr	r1, [r7, #16]
 80006a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	2203      	movs	r2, #3
 80006b2:	fa02 f303 	lsl.w	r3, r2, r3
 80006b6:	43db      	mvns	r3, r3
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	4013      	ands	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	f003 0203 	and.w	r2, r3, #3
 80006c6:	697b      	ldr	r3, [r7, #20]
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	fa02 f303 	lsl.w	r3, r2, r3
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	693a      	ldr	r2, [r7, #16]
 80006d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	f000 809a 	beq.w	800081c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e8:	4a55      	ldr	r2, [pc, #340]	; (8000840 <HAL_GPIO_Init+0x2cc>)
 80006ea:	4b55      	ldr	r3, [pc, #340]	; (8000840 <HAL_GPIO_Init+0x2cc>)
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6193      	str	r3, [r2, #24]
 80006f4:	4b52      	ldr	r3, [pc, #328]	; (8000840 <HAL_GPIO_Init+0x2cc>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	f003 0301 	and.w	r3, r3, #1
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000700:	4a50      	ldr	r2, [pc, #320]	; (8000844 <HAL_GPIO_Init+0x2d0>)
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	089b      	lsrs	r3, r3, #2
 8000706:	3302      	adds	r3, #2
 8000708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800070c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	f003 0303 	and.w	r3, r3, #3
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	220f      	movs	r2, #15
 8000718:	fa02 f303 	lsl.w	r3, r2, r3
 800071c:	43db      	mvns	r3, r3
 800071e:	693a      	ldr	r2, [r7, #16]
 8000720:	4013      	ands	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800072a:	d013      	beq.n	8000754 <HAL_GPIO_Init+0x1e0>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a46      	ldr	r2, [pc, #280]	; (8000848 <HAL_GPIO_Init+0x2d4>)
 8000730:	4293      	cmp	r3, r2
 8000732:	d00d      	beq.n	8000750 <HAL_GPIO_Init+0x1dc>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a45      	ldr	r2, [pc, #276]	; (800084c <HAL_GPIO_Init+0x2d8>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d007      	beq.n	800074c <HAL_GPIO_Init+0x1d8>
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4a44      	ldr	r2, [pc, #272]	; (8000850 <HAL_GPIO_Init+0x2dc>)
 8000740:	4293      	cmp	r3, r2
 8000742:	d101      	bne.n	8000748 <HAL_GPIO_Init+0x1d4>
 8000744:	2303      	movs	r3, #3
 8000746:	e006      	b.n	8000756 <HAL_GPIO_Init+0x1e2>
 8000748:	2305      	movs	r3, #5
 800074a:	e004      	b.n	8000756 <HAL_GPIO_Init+0x1e2>
 800074c:	2302      	movs	r3, #2
 800074e:	e002      	b.n	8000756 <HAL_GPIO_Init+0x1e2>
 8000750:	2301      	movs	r3, #1
 8000752:	e000      	b.n	8000756 <HAL_GPIO_Init+0x1e2>
 8000754:	2300      	movs	r3, #0
 8000756:	697a      	ldr	r2, [r7, #20]
 8000758:	f002 0203 	and.w	r2, r2, #3
 800075c:	0092      	lsls	r2, r2, #2
 800075e:	4093      	lsls	r3, r2
 8000760:	693a      	ldr	r2, [r7, #16]
 8000762:	4313      	orrs	r3, r2
 8000764:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000766:	4937      	ldr	r1, [pc, #220]	; (8000844 <HAL_GPIO_Init+0x2d0>)
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	089b      	lsrs	r3, r3, #2
 800076c:	3302      	adds	r3, #2
 800076e:	693a      	ldr	r2, [r7, #16]
 8000770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000774:	4b37      	ldr	r3, [pc, #220]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	43db      	mvns	r3, r3
 800077e:	693a      	ldr	r2, [r7, #16]
 8000780:	4013      	ands	r3, r2
 8000782:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800078c:	2b00      	cmp	r3, #0
 800078e:	d003      	beq.n	8000798 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000790:	693a      	ldr	r2, [r7, #16]
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	4313      	orrs	r3, r2
 8000796:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000798:	4a2e      	ldr	r2, [pc, #184]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 800079a:	693b      	ldr	r3, [r7, #16]
 800079c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800079e:	4b2d      	ldr	r3, [pc, #180]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	43db      	mvns	r3, r3
 80007a8:	693a      	ldr	r2, [r7, #16]
 80007aa:	4013      	ands	r3, r2
 80007ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d003      	beq.n	80007c2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	4313      	orrs	r3, r2
 80007c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80007c2:	4a24      	ldr	r2, [pc, #144]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 80007c4:	693b      	ldr	r3, [r7, #16]
 80007c6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007c8:	4b22      	ldr	r3, [pc, #136]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 80007ca:	689b      	ldr	r3, [r3, #8]
 80007cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	43db      	mvns	r3, r3
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	4013      	ands	r3, r2
 80007d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d003      	beq.n	80007ec <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80007e4:	693a      	ldr	r2, [r7, #16]
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80007ec:	4a19      	ldr	r2, [pc, #100]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 80007ee:	693b      	ldr	r3, [r7, #16]
 80007f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80007f2:	4b18      	ldr	r3, [pc, #96]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	43db      	mvns	r3, r3
 80007fc:	693a      	ldr	r2, [r7, #16]
 80007fe:	4013      	ands	r3, r2
 8000800:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800080a:	2b00      	cmp	r3, #0
 800080c:	d003      	beq.n	8000816 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800080e:	693a      	ldr	r2, [r7, #16]
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	4313      	orrs	r3, r2
 8000814:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000816:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <HAL_GPIO_Init+0x2e0>)
 8000818:	693b      	ldr	r3, [r7, #16]
 800081a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	3301      	adds	r3, #1
 8000820:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	fa22 f303 	lsr.w	r3, r2, r3
 800082c:	2b00      	cmp	r3, #0
 800082e:	f47f aea9 	bne.w	8000584 <HAL_GPIO_Init+0x10>
  }
}
 8000832:	bf00      	nop
 8000834:	371c      	adds	r7, #28
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40021000 	.word	0x40021000
 8000844:	40010000 	.word	0x40010000
 8000848:	48000400 	.word	0x48000400
 800084c:	48000800 	.word	0x48000800
 8000850:	48000c00 	.word	0x48000c00
 8000854:	40010400 	.word	0x40010400

08000858 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	460b      	mov	r3, r1
 8000862:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	691a      	ldr	r2, [r3, #16]
 8000868:	887b      	ldrh	r3, [r7, #2]
 800086a:	4013      	ands	r3, r2
 800086c:	2b00      	cmp	r3, #0
 800086e:	d002      	beq.n	8000876 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000870:	2301      	movs	r3, #1
 8000872:	73fb      	strb	r3, [r7, #15]
 8000874:	e001      	b.n	800087a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000876:	2300      	movs	r3, #0
 8000878:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800087a:	7bfb      	ldrb	r3, [r7, #15]
}
 800087c:	4618      	mov	r0, r3
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	460b      	mov	r3, r1
 8000892:	807b      	strh	r3, [r7, #2]
 8000894:	4613      	mov	r3, r2
 8000896:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000898:	787b      	ldrb	r3, [r7, #1]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d003      	beq.n	80008a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800089e:	887a      	ldrh	r2, [r7, #2]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80008a4:	e002      	b.n	80008ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80008a6:	887a      	ldrh	r2, [r7, #2]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80008ac:	bf00      	nop
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80008be:	af00      	add	r7, sp, #0
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d102      	bne.n	80008d2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80008cc:	2301      	movs	r3, #1
 80008ce:	f000 bef4 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	2b00      	cmp	r3, #0
 80008de:	f000 816a 	beq.w	8000bb6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008e2:	4bb3      	ldr	r3, [pc, #716]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	f003 030c 	and.w	r3, r3, #12
 80008ea:	2b04      	cmp	r3, #4
 80008ec:	d00c      	beq.n	8000908 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008ee:	4bb0      	ldr	r3, [pc, #704]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	f003 030c 	and.w	r3, r3, #12
 80008f6:	2b08      	cmp	r3, #8
 80008f8:	d159      	bne.n	80009ae <HAL_RCC_OscConfig+0xf6>
 80008fa:	4bad      	ldr	r3, [pc, #692]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000906:	d152      	bne.n	80009ae <HAL_RCC_OscConfig+0xf6>
 8000908:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800090c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000910:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000914:	fa93 f3a3 	rbit	r3, r3
 8000918:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800091c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000920:	fab3 f383 	clz	r3, r3
 8000924:	b2db      	uxtb	r3, r3
 8000926:	095b      	lsrs	r3, r3, #5
 8000928:	b2db      	uxtb	r3, r3
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	b2db      	uxtb	r3, r3
 8000930:	2b01      	cmp	r3, #1
 8000932:	d102      	bne.n	800093a <HAL_RCC_OscConfig+0x82>
 8000934:	4b9e      	ldr	r3, [pc, #632]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	e015      	b.n	8000966 <HAL_RCC_OscConfig+0xae>
 800093a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800093e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000942:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000946:	fa93 f3a3 	rbit	r3, r3
 800094a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800094e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000952:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000956:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800095a:	fa93 f3a3 	rbit	r3, r3
 800095e:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000962:	4b93      	ldr	r3, [pc, #588]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000966:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800096a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800096e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000972:	fa92 f2a2 	rbit	r2, r2
 8000976:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800097a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800097e:	fab2 f282 	clz	r2, r2
 8000982:	b2d2      	uxtb	r2, r2
 8000984:	f042 0220 	orr.w	r2, r2, #32
 8000988:	b2d2      	uxtb	r2, r2
 800098a:	f002 021f 	and.w	r2, r2, #31
 800098e:	2101      	movs	r1, #1
 8000990:	fa01 f202 	lsl.w	r2, r1, r2
 8000994:	4013      	ands	r3, r2
 8000996:	2b00      	cmp	r3, #0
 8000998:	f000 810c 	beq.w	8000bb4 <HAL_RCC_OscConfig+0x2fc>
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	f040 8106 	bne.w	8000bb4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80009a8:	2301      	movs	r3, #1
 80009aa:	f000 be86 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009b8:	d106      	bne.n	80009c8 <HAL_RCC_OscConfig+0x110>
 80009ba:	4a7d      	ldr	r2, [pc, #500]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009bc:	4b7c      	ldr	r3, [pc, #496]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009c4:	6013      	str	r3, [r2, #0]
 80009c6:	e030      	b.n	8000a2a <HAL_RCC_OscConfig+0x172>
 80009c8:	1d3b      	adds	r3, r7, #4
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d10c      	bne.n	80009ec <HAL_RCC_OscConfig+0x134>
 80009d2:	4a77      	ldr	r2, [pc, #476]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009d4:	4b76      	ldr	r3, [pc, #472]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009dc:	6013      	str	r3, [r2, #0]
 80009de:	4a74      	ldr	r2, [pc, #464]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009e0:	4b73      	ldr	r3, [pc, #460]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009e8:	6013      	str	r3, [r2, #0]
 80009ea:	e01e      	b.n	8000a2a <HAL_RCC_OscConfig+0x172>
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80009f6:	d10c      	bne.n	8000a12 <HAL_RCC_OscConfig+0x15a>
 80009f8:	4a6d      	ldr	r2, [pc, #436]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009fa:	4b6d      	ldr	r3, [pc, #436]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a02:	6013      	str	r3, [r2, #0]
 8000a04:	4a6a      	ldr	r2, [pc, #424]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a06:	4b6a      	ldr	r3, [pc, #424]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a0e:	6013      	str	r3, [r2, #0]
 8000a10:	e00b      	b.n	8000a2a <HAL_RCC_OscConfig+0x172>
 8000a12:	4a67      	ldr	r2, [pc, #412]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a14:	4b66      	ldr	r3, [pc, #408]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a1c:	6013      	str	r3, [r2, #0]
 8000a1e:	4a64      	ldr	r2, [pc, #400]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a20:	4b63      	ldr	r3, [pc, #396]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a28:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000a2a:	4961      	ldr	r1, [pc, #388]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a2c:	4b60      	ldr	r3, [pc, #384]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a30:	f023 020f 	bic.w	r2, r3, #15
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a3e:	1d3b      	adds	r3, r7, #4
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d059      	beq.n	8000afc <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a48:	f7ff fc18 	bl	800027c <HAL_GetTick>
 8000a4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a50:	e00a      	b.n	8000a68 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a52:	f7ff fc13 	bl	800027c <HAL_GetTick>
 8000a56:	4602      	mov	r2, r0
 8000a58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	2b64      	cmp	r3, #100	; 0x64
 8000a60:	d902      	bls.n	8000a68 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000a62:	2303      	movs	r3, #3
 8000a64:	f000 be29 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>
 8000a68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a6c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a70:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000a74:	fa93 f3a3 	rbit	r3, r3
 8000a78:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000a7c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a80:	fab3 f383 	clz	r3, r3
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	095b      	lsrs	r3, r3, #5
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d102      	bne.n	8000a9a <HAL_RCC_OscConfig+0x1e2>
 8000a94:	4b46      	ldr	r3, [pc, #280]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	e015      	b.n	8000ac6 <HAL_RCC_OscConfig+0x20e>
 8000a9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a9e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aa2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000aa6:	fa93 f3a3 	rbit	r3, r3
 8000aaa:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000aae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ab2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000ab6:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000aba:	fa93 f3a3 	rbit	r3, r3
 8000abe:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000ac2:	4b3b      	ldr	r3, [pc, #236]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ac6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000aca:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000ace:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000ad2:	fa92 f2a2 	rbit	r2, r2
 8000ad6:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000ada:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000ade:	fab2 f282 	clz	r2, r2
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	f042 0220 	orr.w	r2, r2, #32
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	f002 021f 	and.w	r2, r2, #31
 8000aee:	2101      	movs	r1, #1
 8000af0:	fa01 f202 	lsl.w	r2, r1, r2
 8000af4:	4013      	ands	r3, r2
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d0ab      	beq.n	8000a52 <HAL_RCC_OscConfig+0x19a>
 8000afa:	e05c      	b.n	8000bb6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000afc:	f7ff fbbe 	bl	800027c <HAL_GetTick>
 8000b00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b04:	e00a      	b.n	8000b1c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b06:	f7ff fbb9 	bl	800027c <HAL_GetTick>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	2b64      	cmp	r3, #100	; 0x64
 8000b14:	d902      	bls.n	8000b1c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000b16:	2303      	movs	r3, #3
 8000b18:	f000 bdcf 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>
 8000b1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b20:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b24:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000b28:	fa93 f3a3 	rbit	r3, r3
 8000b2c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000b30:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b34:	fab3 f383 	clz	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	095b      	lsrs	r3, r3, #5
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d102      	bne.n	8000b4e <HAL_RCC_OscConfig+0x296>
 8000b48:	4b19      	ldr	r3, [pc, #100]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	e015      	b.n	8000b7a <HAL_RCC_OscConfig+0x2c2>
 8000b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b52:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b56:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000b5a:	fa93 f3a3 	rbit	r3, r3
 8000b5e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000b62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b66:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000b6a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000b6e:	fa93 f3a3 	rbit	r3, r3
 8000b72:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000b76:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <HAL_RCC_OscConfig+0x2f8>)
 8000b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b7e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000b82:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000b86:	fa92 f2a2 	rbit	r2, r2
 8000b8a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000b8e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000b92:	fab2 f282 	clz	r2, r2
 8000b96:	b2d2      	uxtb	r2, r2
 8000b98:	f042 0220 	orr.w	r2, r2, #32
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	f002 021f 	and.w	r2, r2, #31
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba8:	4013      	ands	r3, r2
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d1ab      	bne.n	8000b06 <HAL_RCC_OscConfig+0x24e>
 8000bae:	e002      	b.n	8000bb6 <HAL_RCC_OscConfig+0x2fe>
 8000bb0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f003 0302 	and.w	r3, r3, #2
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	f000 816f 	beq.w	8000ea4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000bc6:	4bd0      	ldr	r3, [pc, #832]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f003 030c 	and.w	r3, r3, #12
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d00b      	beq.n	8000bea <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000bd2:	4bcd      	ldr	r3, [pc, #820]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 030c 	and.w	r3, r3, #12
 8000bda:	2b08      	cmp	r3, #8
 8000bdc:	d16c      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x400>
 8000bde:	4bca      	ldr	r3, [pc, #808]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d166      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x400>
 8000bea:	2302      	movs	r3, #2
 8000bec:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bf0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000bf4:	fa93 f3a3 	rbit	r3, r3
 8000bf8:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000bfc:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c00:	fab3 f383 	clz	r3, r3
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	095b      	lsrs	r3, r3, #5
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d102      	bne.n	8000c1a <HAL_RCC_OscConfig+0x362>
 8000c14:	4bbc      	ldr	r3, [pc, #752]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	e013      	b.n	8000c42 <HAL_RCC_OscConfig+0x38a>
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c20:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000c24:	fa93 f3a3 	rbit	r3, r3
 8000c28:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000c32:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000c36:	fa93 f3a3 	rbit	r3, r3
 8000c3a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000c3e:	4bb2      	ldr	r3, [pc, #712]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c42:	2202      	movs	r2, #2
 8000c44:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000c48:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000c4c:	fa92 f2a2 	rbit	r2, r2
 8000c50:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000c54:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000c58:	fab2 f282 	clz	r2, r2
 8000c5c:	b2d2      	uxtb	r2, r2
 8000c5e:	f042 0220 	orr.w	r2, r2, #32
 8000c62:	b2d2      	uxtb	r2, r2
 8000c64:	f002 021f 	and.w	r2, r2, #31
 8000c68:	2101      	movs	r1, #1
 8000c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c6e:	4013      	ands	r3, r2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d007      	beq.n	8000c84 <HAL_RCC_OscConfig+0x3cc>
 8000c74:	1d3b      	adds	r3, r7, #4
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	691b      	ldr	r3, [r3, #16]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d002      	beq.n	8000c84 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	f000 bd1b 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c84:	48a0      	ldr	r0, [pc, #640]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000c86:	4ba0      	ldr	r3, [pc, #640]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c8e:	1d3b      	adds	r3, r7, #4
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	695b      	ldr	r3, [r3, #20]
 8000c94:	21f8      	movs	r1, #248	; 0xf8
 8000c96:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c9a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000c9e:	fa91 f1a1 	rbit	r1, r1
 8000ca2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000ca6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000caa:	fab1 f181 	clz	r1, r1
 8000cae:	b2c9      	uxtb	r1, r1
 8000cb0:	408b      	lsls	r3, r1
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cb6:	e0f5      	b.n	8000ea4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	691b      	ldr	r3, [r3, #16]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	f000 8085 	beq.w	8000dce <HAL_RCC_OscConfig+0x516>
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cca:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000cce:	fa93 f3a3 	rbit	r3, r3
 8000cd2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000cd6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cda:	fab3 f383 	clz	r3, r3
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ce4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	461a      	mov	r2, r3
 8000cec:	2301      	movs	r3, #1
 8000cee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf0:	f7ff fac4 	bl	800027c <HAL_GetTick>
 8000cf4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf8:	e00a      	b.n	8000d10 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cfa:	f7ff fabf 	bl	800027c <HAL_GetTick>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d902      	bls.n	8000d10 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	f000 bcd5 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>
 8000d10:	2302      	movs	r3, #2
 8000d12:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d16:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000d22:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d26:	fab3 f383 	clz	r3, r3
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	095b      	lsrs	r3, r3, #5
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d102      	bne.n	8000d40 <HAL_RCC_OscConfig+0x488>
 8000d3a:	4b73      	ldr	r3, [pc, #460]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	e013      	b.n	8000d68 <HAL_RCC_OscConfig+0x4b0>
 8000d40:	2302      	movs	r3, #2
 8000d42:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d46:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000d52:	2302      	movs	r3, #2
 8000d54:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000d58:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000d5c:	fa93 f3a3 	rbit	r3, r3
 8000d60:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000d64:	4b68      	ldr	r3, [pc, #416]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d68:	2202      	movs	r2, #2
 8000d6a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000d6e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000d72:	fa92 f2a2 	rbit	r2, r2
 8000d76:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000d7a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000d7e:	fab2 f282 	clz	r2, r2
 8000d82:	b2d2      	uxtb	r2, r2
 8000d84:	f042 0220 	orr.w	r2, r2, #32
 8000d88:	b2d2      	uxtb	r2, r2
 8000d8a:	f002 021f 	and.w	r2, r2, #31
 8000d8e:	2101      	movs	r1, #1
 8000d90:	fa01 f202 	lsl.w	r2, r1, r2
 8000d94:	4013      	ands	r3, r2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d0af      	beq.n	8000cfa <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9a:	485b      	ldr	r0, [pc, #364]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000d9c:	4b5a      	ldr	r3, [pc, #360]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	21f8      	movs	r1, #248	; 0xf8
 8000dac:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000db4:	fa91 f1a1 	rbit	r1, r1
 8000db8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000dbc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000dc0:	fab1 f181 	clz	r1, r1
 8000dc4:	b2c9      	uxtb	r1, r1
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	6003      	str	r3, [r0, #0]
 8000dcc:	e06a      	b.n	8000ea4 <HAL_RCC_OscConfig+0x5ec>
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000dd8:	fa93 f3a3 	rbit	r3, r3
 8000ddc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000de0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000de4:	fab3 f383 	clz	r3, r3
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000dee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	461a      	mov	r2, r3
 8000df6:	2300      	movs	r3, #0
 8000df8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dfa:	f7ff fa3f 	bl	800027c <HAL_GetTick>
 8000dfe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e02:	e00a      	b.n	8000e1a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e04:	f7ff fa3a 	bl	800027c <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d902      	bls.n	8000e1a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	f000 bc50 	b.w	80016ba <HAL_RCC_OscConfig+0xe02>
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e20:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000e24:	fa93 f3a3 	rbit	r3, r3
 8000e28:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8000e2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e30:	fab3 f383 	clz	r3, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	095b      	lsrs	r3, r3, #5
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	f043 0301 	orr.w	r3, r3, #1
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d102      	bne.n	8000e4a <HAL_RCC_OscConfig+0x592>
 8000e44:	4b30      	ldr	r3, [pc, #192]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	e013      	b.n	8000e72 <HAL_RCC_OscConfig+0x5ba>
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e50:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000e54:	fa93 f3a3 	rbit	r3, r3
 8000e58:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000e62:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000e66:	fa93 f3a3 	rbit	r3, r3
 8000e6a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8000e6e:	4b26      	ldr	r3, [pc, #152]	; (8000f08 <HAL_RCC_OscConfig+0x650>)
 8000e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e72:	2202      	movs	r2, #2
 8000e74:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8000e78:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000e7c:	fa92 f2a2 	rbit	r2, r2
 8000e80:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8000e84:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000e88:	fab2 f282 	clz	r2, r2
 8000e8c:	b2d2      	uxtb	r2, r2
 8000e8e:	f042 0220 	orr.w	r2, r2, #32
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	f002 021f 	and.w	r2, r2, #31
 8000e98:	2101      	movs	r1, #1
 8000e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d1af      	bne.n	8000e04 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0308 	and.w	r3, r3, #8
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f000 80da 	beq.w	8001068 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	699b      	ldr	r3, [r3, #24]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d069      	beq.n	8000f92 <HAL_RCC_OscConfig+0x6da>
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000ec8:	fa93 f3a3 	rbit	r3, r3
 8000ecc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8000ed0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ed4:	fab3 f383 	clz	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	461a      	mov	r2, r3
 8000edc:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_RCC_OscConfig+0x654>)
 8000ede:	4413      	add	r3, r2
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee8:	f7ff f9c8 	bl	800027c <HAL_GetTick>
 8000eec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ef0:	e00e      	b.n	8000f10 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ef2:	f7ff f9c3 	bl	800027c <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d906      	bls.n	8000f10 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8000f02:	2303      	movs	r3, #3
 8000f04:	e3d9      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 8000f06:	bf00      	nop
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	10908120 	.word	0x10908120
 8000f10:	2302      	movs	r3, #2
 8000f12:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f16:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000f1a:	fa93 f3a3 	rbit	r3, r3
 8000f1e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000f22:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000f26:	2202      	movs	r2, #2
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	fa93 f2a3 	rbit	r2, r3
 8000f34:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000f3e:	2202      	movs	r2, #2
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	fa93 f2a3 	rbit	r2, r3
 8000f4c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000f50:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f52:	4ba5      	ldr	r3, [pc, #660]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8000f54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f56:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f5a:	2102      	movs	r1, #2
 8000f5c:	6019      	str	r1, [r3, #0]
 8000f5e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	fa93 f1a3 	rbit	r1, r3
 8000f68:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f6c:	6019      	str	r1, [r3, #0]
  return result;
 8000f6e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	fab3 f383 	clz	r3, r3
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	f003 031f 	and.w	r3, r3, #31
 8000f84:	2101      	movs	r1, #1
 8000f86:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0b0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x63a>
 8000f90:	e06a      	b.n	8001068 <HAL_RCC_OscConfig+0x7b0>
 8000f92:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f96:	2201      	movs	r2, #1
 8000f98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f9a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	fa93 f2a3 	rbit	r2, r3
 8000fa4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000fa8:	601a      	str	r2, [r3, #0]
  return result;
 8000faa:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000fae:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fb0:	fab3 f383 	clz	r3, r3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	4b8c      	ldr	r3, [pc, #560]	; (80011ec <HAL_RCC_OscConfig+0x934>)
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc4:	f7ff f95a 	bl	800027c <HAL_GetTick>
 8000fc8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fcc:	e009      	b.n	8000fe2 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fce:	f7ff f955 	bl	800027c <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d901      	bls.n	8000fe2 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e36b      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 8000fe2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fea:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	fa93 f2a3 	rbit	r2, r3
 8000ff4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000ffe:	2202      	movs	r2, #2
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	fa93 f2a3 	rbit	r2, r3
 800100c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001016:	2202      	movs	r2, #2
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	fa93 f2a3 	rbit	r2, r3
 8001024:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001028:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102a:	4b6f      	ldr	r3, [pc, #444]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 800102c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800102e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001032:	2102      	movs	r1, #2
 8001034:	6019      	str	r1, [r3, #0]
 8001036:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	fa93 f1a3 	rbit	r1, r3
 8001040:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001044:	6019      	str	r1, [r3, #0]
  return result;
 8001046:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	fab3 f383 	clz	r3, r3
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001056:	b2db      	uxtb	r3, r3
 8001058:	f003 031f 	and.w	r3, r3, #31
 800105c:	2101      	movs	r1, #1
 800105e:	fa01 f303 	lsl.w	r3, r1, r3
 8001062:	4013      	ands	r3, r2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1b2      	bne.n	8000fce <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0304 	and.w	r3, r3, #4
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 8158 	beq.w	8001328 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800107e:	4b5a      	ldr	r3, [pc, #360]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d112      	bne.n	80010b0 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800108a:	4a57      	ldr	r2, [pc, #348]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 800108c:	4b56      	ldr	r3, [pc, #344]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 800108e:	69db      	ldr	r3, [r3, #28]
 8001090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001094:	61d3      	str	r3, [r2, #28]
 8001096:	4b54      	ldr	r3, [pc, #336]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001098:	69db      	ldr	r3, [r3, #28]
 800109a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800109e:	f107 0308 	add.w	r3, r7, #8
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	f107 0308 	add.w	r3, r7, #8
 80010a8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b0:	4b4f      	ldr	r3, [pc, #316]	; (80011f0 <HAL_RCC_OscConfig+0x938>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d11a      	bne.n	80010f2 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010bc:	4a4c      	ldr	r2, [pc, #304]	; (80011f0 <HAL_RCC_OscConfig+0x938>)
 80010be:	4b4c      	ldr	r3, [pc, #304]	; (80011f0 <HAL_RCC_OscConfig+0x938>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010c6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010c8:	f7ff f8d8 	bl	800027c <HAL_GetTick>
 80010cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d0:	e009      	b.n	80010e6 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010d2:	f7ff f8d3 	bl	800027c <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	2b64      	cmp	r3, #100	; 0x64
 80010e0:	d901      	bls.n	80010e6 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	e2e9      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e6:	4b42      	ldr	r3, [pc, #264]	; (80011f0 <HAL_RCC_OscConfig+0x938>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d0ef      	beq.n	80010d2 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d106      	bne.n	800110a <HAL_RCC_OscConfig+0x852>
 80010fc:	4a3a      	ldr	r2, [pc, #232]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 80010fe:	4b3a      	ldr	r3, [pc, #232]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6213      	str	r3, [r2, #32]
 8001108:	e02f      	b.n	800116a <HAL_RCC_OscConfig+0x8b2>
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d10c      	bne.n	800112e <HAL_RCC_OscConfig+0x876>
 8001114:	4a34      	ldr	r2, [pc, #208]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001116:	4b34      	ldr	r3, [pc, #208]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	f023 0301 	bic.w	r3, r3, #1
 800111e:	6213      	str	r3, [r2, #32]
 8001120:	4a31      	ldr	r2, [pc, #196]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001122:	4b31      	ldr	r3, [pc, #196]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	f023 0304 	bic.w	r3, r3, #4
 800112a:	6213      	str	r3, [r2, #32]
 800112c:	e01d      	b.n	800116a <HAL_RCC_OscConfig+0x8b2>
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	2b05      	cmp	r3, #5
 8001136:	d10c      	bne.n	8001152 <HAL_RCC_OscConfig+0x89a>
 8001138:	4a2b      	ldr	r2, [pc, #172]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 800113a:	4b2b      	ldr	r3, [pc, #172]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 800113c:	6a1b      	ldr	r3, [r3, #32]
 800113e:	f043 0304 	orr.w	r3, r3, #4
 8001142:	6213      	str	r3, [r2, #32]
 8001144:	4a28      	ldr	r2, [pc, #160]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001146:	4b28      	ldr	r3, [pc, #160]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001148:	6a1b      	ldr	r3, [r3, #32]
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	6213      	str	r3, [r2, #32]
 8001150:	e00b      	b.n	800116a <HAL_RCC_OscConfig+0x8b2>
 8001152:	4a25      	ldr	r2, [pc, #148]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001154:	4b24      	ldr	r3, [pc, #144]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	f023 0301 	bic.w	r3, r3, #1
 800115c:	6213      	str	r3, [r2, #32]
 800115e:	4a22      	ldr	r2, [pc, #136]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001160:	4b21      	ldr	r3, [pc, #132]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 8001162:	6a1b      	ldr	r3, [r3, #32]
 8001164:	f023 0304 	bic.w	r3, r3, #4
 8001168:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d06b      	beq.n	800124c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001174:	f7ff f882 	bl	800027c <HAL_GetTick>
 8001178:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800117c:	e00b      	b.n	8001196 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800117e:	f7ff f87d 	bl	800027c <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	f241 3288 	movw	r2, #5000	; 0x1388
 800118e:	4293      	cmp	r3, r2
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e291      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 8001196:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800119a:	2202      	movs	r2, #2
 800119c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	fa93 f2a3 	rbit	r2, r3
 80011a8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80011b2:	2202      	movs	r2, #2
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	fa93 f2a3 	rbit	r2, r3
 80011c0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80011c4:	601a      	str	r2, [r3, #0]
  return result;
 80011c6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80011ca:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011cc:	fab3 f383 	clz	r3, r3
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	095b      	lsrs	r3, r3, #5
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f043 0302 	orr.w	r3, r3, #2
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d109      	bne.n	80011f4 <HAL_RCC_OscConfig+0x93c>
 80011e0:	4b01      	ldr	r3, [pc, #4]	; (80011e8 <HAL_RCC_OscConfig+0x930>)
 80011e2:	6a1b      	ldr	r3, [r3, #32]
 80011e4:	e014      	b.n	8001210 <HAL_RCC_OscConfig+0x958>
 80011e6:	bf00      	nop
 80011e8:	40021000 	.word	0x40021000
 80011ec:	10908120 	.word	0x10908120
 80011f0:	40007000 	.word	0x40007000
 80011f4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011f8:	2202      	movs	r2, #2
 80011fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	fa93 f2a3 	rbit	r2, r3
 8001206:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	4bbb      	ldr	r3, [pc, #748]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 800120e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001210:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001214:	2102      	movs	r1, #2
 8001216:	6011      	str	r1, [r2, #0]
 8001218:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	fa92 f1a2 	rbit	r1, r2
 8001222:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001226:	6011      	str	r1, [r2, #0]
  return result;
 8001228:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	fab2 f282 	clz	r2, r2
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001238:	b2d2      	uxtb	r2, r2
 800123a:	f002 021f 	and.w	r2, r2, #31
 800123e:	2101      	movs	r1, #1
 8001240:	fa01 f202 	lsl.w	r2, r1, r2
 8001244:	4013      	ands	r3, r2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d099      	beq.n	800117e <HAL_RCC_OscConfig+0x8c6>
 800124a:	e063      	b.n	8001314 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124c:	f7ff f816 	bl	800027c <HAL_GetTick>
 8001250:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001254:	e00b      	b.n	800126e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001256:	f7ff f811 	bl	800027c <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	f241 3288 	movw	r2, #5000	; 0x1388
 8001266:	4293      	cmp	r3, r2
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e225      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 800126e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001272:	2202      	movs	r2, #2
 8001274:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001276:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	fa93 f2a3 	rbit	r2, r3
 8001280:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800128a:	2202      	movs	r2, #2
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	fa93 f2a3 	rbit	r2, r3
 8001298:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800129c:	601a      	str	r2, [r3, #0]
  return result;
 800129e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80012a2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a4:	fab3 f383 	clz	r3, r3
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	095b      	lsrs	r3, r3, #5
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d102      	bne.n	80012be <HAL_RCC_OscConfig+0xa06>
 80012b8:	4b90      	ldr	r3, [pc, #576]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	e00d      	b.n	80012da <HAL_RCC_OscConfig+0xa22>
 80012be:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80012c2:	2202      	movs	r2, #2
 80012c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	fa93 f2a3 	rbit	r2, r3
 80012d0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	4b89      	ldr	r3, [pc, #548]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012da:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80012de:	2102      	movs	r1, #2
 80012e0:	6011      	str	r1, [r2, #0]
 80012e2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80012e6:	6812      	ldr	r2, [r2, #0]
 80012e8:	fa92 f1a2 	rbit	r1, r2
 80012ec:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80012f0:	6011      	str	r1, [r2, #0]
  return result;
 80012f2:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80012f6:	6812      	ldr	r2, [r2, #0]
 80012f8:	fab2 f282 	clz	r2, r2
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001302:	b2d2      	uxtb	r2, r2
 8001304:	f002 021f 	and.w	r2, r2, #31
 8001308:	2101      	movs	r1, #1
 800130a:	fa01 f202 	lsl.w	r2, r1, r2
 800130e:	4013      	ands	r3, r2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1a0      	bne.n	8001256 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001314:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001318:	2b01      	cmp	r3, #1
 800131a:	d105      	bne.n	8001328 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800131c:	4a77      	ldr	r2, [pc, #476]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 800131e:	4b77      	ldr	r3, [pc, #476]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001326:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	69db      	ldr	r3, [r3, #28]
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 81c2 	beq.w	80016b8 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001334:	4b71      	ldr	r3, [pc, #452]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 030c 	and.w	r3, r3, #12
 800133c:	2b08      	cmp	r3, #8
 800133e:	f000 819c 	beq.w	800167a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	69db      	ldr	r3, [r3, #28]
 8001348:	2b02      	cmp	r3, #2
 800134a:	f040 8114 	bne.w	8001576 <HAL_RCC_OscConfig+0xcbe>
 800134e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001352:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001356:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001358:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	fa93 f2a3 	rbit	r2, r3
 8001362:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001366:	601a      	str	r2, [r3, #0]
  return result;
 8001368:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800136c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800136e:	fab3 f383 	clz	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001378:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	461a      	mov	r2, r3
 8001380:	2300      	movs	r3, #0
 8001382:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001384:	f7fe ff7a 	bl	800027c <HAL_GetTick>
 8001388:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138c:	e009      	b.n	80013a2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800138e:	f7fe ff75 	bl	800027c <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e18b      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 80013a2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80013a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ac:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	fa93 f2a3 	rbit	r2, r3
 80013b6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013ba:	601a      	str	r2, [r3, #0]
  return result;
 80013bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013c2:	fab3 f383 	clz	r3, r3
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	095b      	lsrs	r3, r3, #5
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d102      	bne.n	80013dc <HAL_RCC_OscConfig+0xb24>
 80013d6:	4b49      	ldr	r3, [pc, #292]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	e01b      	b.n	8001414 <HAL_RCC_OscConfig+0xb5c>
 80013dc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	fa93 f2a3 	rbit	r2, r3
 80013f0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80013fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	fa93 f2a3 	rbit	r2, r3
 800140a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	4b3a      	ldr	r3, [pc, #232]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 8001412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001414:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001418:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800141c:	6011      	str	r1, [r2, #0]
 800141e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001422:	6812      	ldr	r2, [r2, #0]
 8001424:	fa92 f1a2 	rbit	r1, r2
 8001428:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800142c:	6011      	str	r1, [r2, #0]
  return result;
 800142e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001432:	6812      	ldr	r2, [r2, #0]
 8001434:	fab2 f282 	clz	r2, r2
 8001438:	b2d2      	uxtb	r2, r2
 800143a:	f042 0220 	orr.w	r2, r2, #32
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	f002 021f 	and.w	r2, r2, #31
 8001444:	2101      	movs	r1, #1
 8001446:	fa01 f202 	lsl.w	r2, r1, r2
 800144a:	4013      	ands	r3, r2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d19e      	bne.n	800138e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001450:	482a      	ldr	r0, [pc, #168]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 8001452:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6a1b      	ldr	r3, [r3, #32]
 8001466:	430b      	orrs	r3, r1
 8001468:	4313      	orrs	r3, r2
 800146a:	6043      	str	r3, [r0, #4]
 800146c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001470:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001476:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	fa93 f2a3 	rbit	r2, r3
 8001480:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001484:	601a      	str	r2, [r3, #0]
  return result;
 8001486:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800148a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800148c:	fab3 f383 	clz	r3, r3
 8001490:	b2db      	uxtb	r3, r3
 8001492:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001496:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	461a      	mov	r2, r3
 800149e:	2301      	movs	r3, #1
 80014a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a2:	f7fe feeb 	bl	800027c <HAL_GetTick>
 80014a6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014aa:	e009      	b.n	80014c0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ac:	f7fe fee6 	bl	800027c <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e0fc      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 80014c0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	fa93 f2a3 	rbit	r2, r3
 80014d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014d8:	601a      	str	r2, [r3, #0]
  return result;
 80014da:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014de:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014e0:	fab3 f383 	clz	r3, r3
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	095b      	lsrs	r3, r3, #5
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d105      	bne.n	8001500 <HAL_RCC_OscConfig+0xc48>
 80014f4:	4b01      	ldr	r3, [pc, #4]	; (80014fc <HAL_RCC_OscConfig+0xc44>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	e01e      	b.n	8001538 <HAL_RCC_OscConfig+0xc80>
 80014fa:	bf00      	nop
 80014fc:	40021000 	.word	0x40021000
 8001500:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001504:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001508:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	fa93 f2a3 	rbit	r2, r3
 8001514:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800151e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	fa93 f2a3 	rbit	r2, r3
 800152e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	4b63      	ldr	r3, [pc, #396]	; (80016c4 <HAL_RCC_OscConfig+0xe0c>)
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800153c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001540:	6011      	str	r1, [r2, #0]
 8001542:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001546:	6812      	ldr	r2, [r2, #0]
 8001548:	fa92 f1a2 	rbit	r1, r2
 800154c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001550:	6011      	str	r1, [r2, #0]
  return result;
 8001552:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	fab2 f282 	clz	r2, r2
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	f042 0220 	orr.w	r2, r2, #32
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	f002 021f 	and.w	r2, r2, #31
 8001568:	2101      	movs	r1, #1
 800156a:	fa01 f202 	lsl.w	r2, r1, r2
 800156e:	4013      	ands	r3, r2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d09b      	beq.n	80014ac <HAL_RCC_OscConfig+0xbf4>
 8001574:	e0a0      	b.n	80016b8 <HAL_RCC_OscConfig+0xe00>
 8001576:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800157a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800157e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001580:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	fa93 f2a3 	rbit	r2, r3
 800158a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800158e:	601a      	str	r2, [r3, #0]
  return result;
 8001590:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001594:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001596:	fab3 f383 	clz	r3, r3
 800159a:	b2db      	uxtb	r3, r3
 800159c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	461a      	mov	r2, r3
 80015a8:	2300      	movs	r3, #0
 80015aa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ac:	f7fe fe66 	bl	800027c <HAL_GetTick>
 80015b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b4:	e009      	b.n	80015ca <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b6:	f7fe fe61 	bl	800027c <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e077      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
 80015ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	fa93 f2a3 	rbit	r2, r3
 80015de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e2:	601a      	str	r2, [r3, #0]
  return result;
 80015e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ea:	fab3 f383 	clz	r3, r3
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	095b      	lsrs	r3, r3, #5
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d102      	bne.n	8001604 <HAL_RCC_OscConfig+0xd4c>
 80015fe:	4b31      	ldr	r3, [pc, #196]	; (80016c4 <HAL_RCC_OscConfig+0xe0c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	e01b      	b.n	800163c <HAL_RCC_OscConfig+0xd84>
 8001604:	f107 0320 	add.w	r3, r7, #32
 8001608:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800160c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160e:	f107 0320 	add.w	r3, r7, #32
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	fa93 f2a3 	rbit	r2, r3
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	f107 0318 	add.w	r3, r7, #24
 8001622:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	f107 0318 	add.w	r3, r7, #24
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	fa93 f2a3 	rbit	r2, r3
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	4b22      	ldr	r3, [pc, #136]	; (80016c4 <HAL_RCC_OscConfig+0xe0c>)
 800163a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163c:	f107 0210 	add.w	r2, r7, #16
 8001640:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001644:	6011      	str	r1, [r2, #0]
 8001646:	f107 0210 	add.w	r2, r7, #16
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	fa92 f1a2 	rbit	r1, r2
 8001650:	f107 020c 	add.w	r2, r7, #12
 8001654:	6011      	str	r1, [r2, #0]
  return result;
 8001656:	f107 020c 	add.w	r2, r7, #12
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	fab2 f282 	clz	r2, r2
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	f042 0220 	orr.w	r2, r2, #32
 8001666:	b2d2      	uxtb	r2, r2
 8001668:	f002 021f 	and.w	r2, r2, #31
 800166c:	2101      	movs	r1, #1
 800166e:	fa01 f202 	lsl.w	r2, r1, r2
 8001672:	4013      	ands	r3, r2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d19e      	bne.n	80015b6 <HAL_RCC_OscConfig+0xcfe>
 8001678:	e01e      	b.n	80016b8 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d101      	bne.n	8001688 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e018      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <HAL_RCC_OscConfig+0xe0c>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001690:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001694:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d108      	bne.n	80016b4 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80016a2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80016a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e000      	b.n	80016ba <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40021000 	.word	0x40021000

080016c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b09e      	sub	sp, #120	; 0x78
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d101      	bne.n	80016e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e162      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016e0:	4b90      	ldr	r3, [pc, #576]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0207 	and.w	r2, r3, #7
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d210      	bcs.n	8001710 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ee:	498d      	ldr	r1, [pc, #564]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 80016f0:	4b8c      	ldr	r3, [pc, #560]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f023 0207 	bic.w	r2, r3, #7
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fe:	4b89      	ldr	r3, [pc, #548]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0207 	and.w	r2, r3, #7
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	429a      	cmp	r2, r3
 800170a:	d001      	beq.n	8001710 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e14a      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0302 	and.w	r3, r3, #2
 8001718:	2b00      	cmp	r3, #0
 800171a:	d008      	beq.n	800172e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800171c:	4982      	ldr	r1, [pc, #520]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 800171e:	4b82      	ldr	r3, [pc, #520]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	4313      	orrs	r3, r2
 800172c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 80dc 	beq.w	80018f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d13c      	bne.n	80017be <HAL_RCC_ClockConfig+0xf6>
 8001744:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001748:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800174c:	fa93 f3a3 	rbit	r3, r3
 8001750:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001754:	fab3 f383 	clz	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b01      	cmp	r3, #1
 8001766:	d102      	bne.n	800176e <HAL_RCC_ClockConfig+0xa6>
 8001768:	4b6f      	ldr	r3, [pc, #444]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	e00f      	b.n	800178e <HAL_RCC_ClockConfig+0xc6>
 800176e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001772:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001774:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001776:	fa93 f3a3 	rbit	r3, r3
 800177a:	667b      	str	r3, [r7, #100]	; 0x64
 800177c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001780:	663b      	str	r3, [r7, #96]	; 0x60
 8001782:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001784:	fa93 f3a3 	rbit	r3, r3
 8001788:	65fb      	str	r3, [r7, #92]	; 0x5c
 800178a:	4b67      	ldr	r3, [pc, #412]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 800178c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001792:	65ba      	str	r2, [r7, #88]	; 0x58
 8001794:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001796:	fa92 f2a2 	rbit	r2, r2
 800179a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800179c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800179e:	fab2 f282 	clz	r2, r2
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	f042 0220 	orr.w	r2, r2, #32
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	f002 021f 	and.w	r2, r2, #31
 80017ae:	2101      	movs	r1, #1
 80017b0:	fa01 f202 	lsl.w	r2, r1, r2
 80017b4:	4013      	ands	r3, r2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d17b      	bne.n	80018b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e0f3      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d13c      	bne.n	8001840 <HAL_RCC_ClockConfig+0x178>
 80017c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017ca:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80017ce:	fa93 f3a3 	rbit	r3, r3
 80017d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80017d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d6:	fab3 f383 	clz	r3, r3
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	095b      	lsrs	r3, r3, #5
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d102      	bne.n	80017f0 <HAL_RCC_ClockConfig+0x128>
 80017ea:	4b4f      	ldr	r3, [pc, #316]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	e00f      	b.n	8001810 <HAL_RCC_ClockConfig+0x148>
 80017f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017f8:	fa93 f3a3 	rbit	r3, r3
 80017fc:	647b      	str	r3, [r7, #68]	; 0x44
 80017fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001802:	643b      	str	r3, [r7, #64]	; 0x40
 8001804:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001806:	fa93 f3a3 	rbit	r3, r3
 800180a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800180c:	4b46      	ldr	r3, [pc, #280]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001814:	63ba      	str	r2, [r7, #56]	; 0x38
 8001816:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001818:	fa92 f2a2 	rbit	r2, r2
 800181c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800181e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001820:	fab2 f282 	clz	r2, r2
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	f042 0220 	orr.w	r2, r2, #32
 800182a:	b2d2      	uxtb	r2, r2
 800182c:	f002 021f 	and.w	r2, r2, #31
 8001830:	2101      	movs	r1, #1
 8001832:	fa01 f202 	lsl.w	r2, r1, r2
 8001836:	4013      	ands	r3, r2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d13a      	bne.n	80018b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e0b2      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
 8001840:	2302      	movs	r3, #2
 8001842:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001846:	fa93 f3a3 	rbit	r3, r3
 800184a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800184c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800184e:	fab3 f383 	clz	r3, r3
 8001852:	b2db      	uxtb	r3, r3
 8001854:	095b      	lsrs	r3, r3, #5
 8001856:	b2db      	uxtb	r3, r3
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b01      	cmp	r3, #1
 8001860:	d102      	bne.n	8001868 <HAL_RCC_ClockConfig+0x1a0>
 8001862:	4b31      	ldr	r3, [pc, #196]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	e00d      	b.n	8001884 <HAL_RCC_ClockConfig+0x1bc>
 8001868:	2302      	movs	r3, #2
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800186e:	fa93 f3a3 	rbit	r3, r3
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
 8001874:	2302      	movs	r3, #2
 8001876:	623b      	str	r3, [r7, #32]
 8001878:	6a3b      	ldr	r3, [r7, #32]
 800187a:	fa93 f3a3 	rbit	r3, r3
 800187e:	61fb      	str	r3, [r7, #28]
 8001880:	4b29      	ldr	r3, [pc, #164]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 8001882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001884:	2202      	movs	r2, #2
 8001886:	61ba      	str	r2, [r7, #24]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	fa92 f2a2 	rbit	r2, r2
 800188e:	617a      	str	r2, [r7, #20]
  return result;
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	fab2 f282 	clz	r2, r2
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	f042 0220 	orr.w	r2, r2, #32
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	f002 021f 	and.w	r2, r2, #31
 80018a2:	2101      	movs	r1, #1
 80018a4:	fa01 f202 	lsl.w	r2, r1, r2
 80018a8:	4013      	ands	r3, r2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e079      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018b2:	491d      	ldr	r1, [pc, #116]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80018b4:	4b1c      	ldr	r3, [pc, #112]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f023 0203 	bic.w	r2, r3, #3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018c4:	f7fe fcda 	bl	800027c <HAL_GetTick>
 80018c8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ca:	e00a      	b.n	80018e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018cc:	f7fe fcd6 	bl	800027c <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018da:	4293      	cmp	r3, r2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e061      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e2:	4b11      	ldr	r3, [pc, #68]	; (8001928 <HAL_RCC_ClockConfig+0x260>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 020c 	and.w	r2, r3, #12
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d1eb      	bne.n	80018cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018f4:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0207 	and.w	r2, r3, #7
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	429a      	cmp	r2, r3
 8001900:	d914      	bls.n	800192c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001902:	4908      	ldr	r1, [pc, #32]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 8001904:	4b07      	ldr	r3, [pc, #28]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f023 0207 	bic.w	r2, r3, #7
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	4313      	orrs	r3, r2
 8001910:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001912:	4b04      	ldr	r3, [pc, #16]	; (8001924 <HAL_RCC_ClockConfig+0x25c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0207 	and.w	r2, r3, #7
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	429a      	cmp	r2, r3
 800191e:	d005      	beq.n	800192c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e040      	b.n	80019a6 <HAL_RCC_ClockConfig+0x2de>
 8001924:	40022000 	.word	0x40022000
 8001928:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0304 	and.w	r3, r3, #4
 8001934:	2b00      	cmp	r3, #0
 8001936:	d008      	beq.n	800194a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001938:	491d      	ldr	r1, [pc, #116]	; (80019b0 <HAL_RCC_ClockConfig+0x2e8>)
 800193a:	4b1d      	ldr	r3, [pc, #116]	; (80019b0 <HAL_RCC_ClockConfig+0x2e8>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	4313      	orrs	r3, r2
 8001948:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	2b00      	cmp	r3, #0
 8001954:	d009      	beq.n	800196a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001956:	4916      	ldr	r1, [pc, #88]	; (80019b0 <HAL_RCC_ClockConfig+0x2e8>)
 8001958:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <HAL_RCC_ClockConfig+0x2e8>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	4313      	orrs	r3, r2
 8001968:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800196a:	f000 f829 	bl	80019c0 <HAL_RCC_GetSysClockFreq>
 800196e:	4601      	mov	r1, r0
 8001970:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <HAL_RCC_ClockConfig+0x2e8>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001978:	22f0      	movs	r2, #240	; 0xf0
 800197a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	fa92 f2a2 	rbit	r2, r2
 8001982:	60fa      	str	r2, [r7, #12]
  return result;
 8001984:	68fa      	ldr	r2, [r7, #12]
 8001986:	fab2 f282 	clz	r2, r2
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	40d3      	lsrs	r3, r2
 800198e:	4a09      	ldr	r2, [pc, #36]	; (80019b4 <HAL_RCC_ClockConfig+0x2ec>)
 8001990:	5cd3      	ldrb	r3, [r2, r3]
 8001992:	fa21 f303 	lsr.w	r3, r1, r3
 8001996:	4a08      	ldr	r2, [pc, #32]	; (80019b8 <HAL_RCC_ClockConfig+0x2f0>)
 8001998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <HAL_RCC_ClockConfig+0x2f4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fc28 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3778      	adds	r7, #120	; 0x78
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000
 80019b4:	08003164 	.word	0x08003164
 80019b8:	20000008 	.word	0x20000008
 80019bc:	20000000 	.word	0x20000000

080019c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b08b      	sub	sp, #44	; 0x2c
 80019c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
 80019ca:	2300      	movs	r3, #0
 80019cc:	61bb      	str	r3, [r7, #24]
 80019ce:	2300      	movs	r3, #0
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80019da:	4b29      	ldr	r3, [pc, #164]	; (8001a80 <HAL_RCC_GetSysClockFreq+0xc0>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	f003 030c 	and.w	r3, r3, #12
 80019e6:	2b04      	cmp	r3, #4
 80019e8:	d002      	beq.n	80019f0 <HAL_RCC_GetSysClockFreq+0x30>
 80019ea:	2b08      	cmp	r3, #8
 80019ec:	d003      	beq.n	80019f6 <HAL_RCC_GetSysClockFreq+0x36>
 80019ee:	e03c      	b.n	8001a6a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019f0:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019f2:	623b      	str	r3, [r7, #32]
      break;
 80019f4:	e03c      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80019fc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001a00:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	fa92 f2a2 	rbit	r2, r2
 8001a08:	607a      	str	r2, [r7, #4]
  return result;
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	fab2 f282 	clz	r2, r2
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	40d3      	lsrs	r3, r2
 8001a14:	4a1c      	ldr	r2, [pc, #112]	; (8001a88 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001a16:	5cd3      	ldrb	r3, [r2, r3]
 8001a18:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001a1a:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a1e:	f003 030f 	and.w	r3, r3, #15
 8001a22:	220f      	movs	r2, #15
 8001a24:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	fa92 f2a2 	rbit	r2, r2
 8001a2c:	60fa      	str	r2, [r7, #12]
  return result;
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	fab2 f282 	clz	r2, r2
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	40d3      	lsrs	r3, r2
 8001a38:	4a14      	ldr	r2, [pc, #80]	; (8001a8c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001a3a:	5cd3      	ldrb	r3, [r2, r3]
 8001a3c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d008      	beq.n	8001a5a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a48:	4a0e      	ldr	r2, [pc, #56]	; (8001a84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	fb02 f303 	mul.w	r3, r2, r3
 8001a56:	627b      	str	r3, [r7, #36]	; 0x24
 8001a58:	e004      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	4a0c      	ldr	r2, [pc, #48]	; (8001a90 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001a5e:	fb02 f303 	mul.w	r3, r2, r3
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a66:	623b      	str	r3, [r7, #32]
      break;
 8001a68:	e002      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001a6c:	623b      	str	r3, [r7, #32]
      break;
 8001a6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a70:	6a3b      	ldr	r3, [r7, #32]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	372c      	adds	r7, #44	; 0x2c
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000
 8001a84:	007a1200 	.word	0x007a1200
 8001a88:	08003144 	.word	0x08003144
 8001a8c:	08003154 	.word	0x08003154
 8001a90:	003d0900 	.word	0x003d0900

08001a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a98:	4b03      	ldr	r3, [pc, #12]	; (8001aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	20000008 	.word	0x20000008

08001aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001ab2:	f7ff ffef 	bl	8001a94 <HAL_RCC_GetHCLKFreq>
 8001ab6:	4601      	mov	r1, r0
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ac0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001ac4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	fa92 f2a2 	rbit	r2, r2
 8001acc:	603a      	str	r2, [r7, #0]
  return result;
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	fab2 f282 	clz	r2, r2
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	40d3      	lsrs	r3, r2
 8001ad8:	4a04      	ldr	r2, [pc, #16]	; (8001aec <HAL_RCC_GetPCLK1Freq+0x40>)
 8001ada:	5cd3      	ldrb	r3, [r2, r3]
 8001adc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	08003174 	.word	0x08003174

08001af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001af6:	f7ff ffcd 	bl	8001a94 <HAL_RCC_GetHCLKFreq>
 8001afa:	4601      	mov	r1, r0
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001b04:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b08:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	fa92 f2a2 	rbit	r2, r2
 8001b10:	603a      	str	r2, [r7, #0]
  return result;
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	fab2 f282 	clz	r2, r2
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	40d3      	lsrs	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001b1e:	5cd3      	ldrb	r3, [r2, r3]
 8001b20:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	08003174 	.word	0x08003174

08001b34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e01d      	b.n	8001b82 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d106      	bne.n	8001b60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f001 f9d6 	bl	8002f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2202      	movs	r2, #2
 8001b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	3304      	adds	r3, #4
 8001b70:	4619      	mov	r1, r3
 8001b72:	4610      	mov	r0, r2
 8001b74:	f000 f80a 	bl	8001b8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b80:	2300      	movs	r3, #0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a32      	ldr	r2, [pc, #200]	; (8001c68 <TIM_Base_SetConfig+0xdc>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d007      	beq.n	8001bb4 <TIM_Base_SetConfig+0x28>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001baa:	d003      	beq.n	8001bb4 <TIM_Base_SetConfig+0x28>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a2f      	ldr	r2, [pc, #188]	; (8001c6c <TIM_Base_SetConfig+0xe0>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d108      	bne.n	8001bc6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a27      	ldr	r2, [pc, #156]	; (8001c68 <TIM_Base_SetConfig+0xdc>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d013      	beq.n	8001bf6 <TIM_Base_SetConfig+0x6a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bd4:	d00f      	beq.n	8001bf6 <TIM_Base_SetConfig+0x6a>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a24      	ldr	r2, [pc, #144]	; (8001c6c <TIM_Base_SetConfig+0xe0>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d00b      	beq.n	8001bf6 <TIM_Base_SetConfig+0x6a>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a23      	ldr	r2, [pc, #140]	; (8001c70 <TIM_Base_SetConfig+0xe4>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d007      	beq.n	8001bf6 <TIM_Base_SetConfig+0x6a>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a22      	ldr	r2, [pc, #136]	; (8001c74 <TIM_Base_SetConfig+0xe8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d003      	beq.n	8001bf6 <TIM_Base_SetConfig+0x6a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a21      	ldr	r2, [pc, #132]	; (8001c78 <TIM_Base_SetConfig+0xec>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d108      	bne.n	8001c08 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	689a      	ldr	r2, [r3, #8]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <TIM_Base_SetConfig+0xdc>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d00b      	beq.n	8001c4c <TIM_Base_SetConfig+0xc0>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a0e      	ldr	r2, [pc, #56]	; (8001c70 <TIM_Base_SetConfig+0xe4>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d007      	beq.n	8001c4c <TIM_Base_SetConfig+0xc0>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a0d      	ldr	r2, [pc, #52]	; (8001c74 <TIM_Base_SetConfig+0xe8>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d003      	beq.n	8001c4c <TIM_Base_SetConfig+0xc0>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a0c      	ldr	r2, [pc, #48]	; (8001c78 <TIM_Base_SetConfig+0xec>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d103      	bne.n	8001c54 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	691a      	ldr	r2, [r3, #16]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	615a      	str	r2, [r3, #20]
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40012c00 	.word	0x40012c00
 8001c6c:	40000400 	.word	0x40000400
 8001c70:	40014000 	.word	0x40014000
 8001c74:	40014400 	.word	0x40014400
 8001c78:	40014800 	.word	0x40014800

08001c7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e054      	b.n	8001d3e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a24      	ldr	r2, [pc, #144]	; (8001d4c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d108      	bne.n	8001cd0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001cc4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a17      	ldr	r2, [pc, #92]	; (8001d4c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d00e      	beq.n	8001d12 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cfc:	d009      	beq.n	8001d12 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a13      	ldr	r2, [pc, #76]	; (8001d50 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d004      	beq.n	8001d12 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a11      	ldr	r2, [pc, #68]	; (8001d54 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d10c      	bne.n	8001d2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68ba      	ldr	r2, [r7, #8]
 8001d2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40012c00 	.word	0x40012c00
 8001d50:	40000400 	.word	0x40000400
 8001d54:	40014000 	.word	0x40014000

08001d58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001d78:	69fa      	ldr	r2, [r7, #28]
 8001d7a:	f640 030f 	movw	r3, #2063	; 0x80f
 8001d7e:	4013      	ands	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d113      	bne.n	8001db0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f003 0320 	and.w	r3, r3, #32
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00e      	beq.n	8001db0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	f003 0320 	and.w	r3, r3, #32
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d009      	beq.n	8001db0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 8114 	beq.w	8001fce <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	4798      	blx	r3
      }
      return;
 8001dae:	e10e      	b.n	8001fce <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 80d6 	beq.w	8001f64 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d105      	bne.n	8001dce <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 80cb 	beq.w	8001f64 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00e      	beq.n	8001df6 <HAL_UART_IRQHandler+0x9e>
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d009      	beq.n	8001df6 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2201      	movs	r2, #1
 8001de8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00e      	beq.n	8001e1e <HAL_UART_IRQHandler+0xc6>
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d009      	beq.n	8001e1e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e16:	f043 0204 	orr.w	r2, r3, #4
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00e      	beq.n	8001e46 <HAL_UART_IRQHandler+0xee>
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d009      	beq.n	8001e46 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2204      	movs	r2, #4
 8001e38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e3e:	f043 0202 	orr.w	r2, r3, #2
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	f003 0308 	and.w	r3, r3, #8
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d013      	beq.n	8001e78 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	f003 0320 	and.w	r3, r3, #32
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d104      	bne.n	8001e64 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d009      	beq.n	8001e78 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2208      	movs	r2, #8
 8001e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e70:	f043 0208 	orr.w	r2, r3, #8
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00f      	beq.n	8001ea2 <HAL_UART_IRQHandler+0x14a>
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d00a      	beq.n	8001ea2 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e9a:	f043 0220 	orr.w	r2, r3, #32
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	f000 8093 	beq.w	8001fd2 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00c      	beq.n	8001ed0 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	f003 0320 	and.w	r3, r3, #32
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d007      	beq.n	8001ed0 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001ed4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee0:	2b40      	cmp	r3, #64	; 0x40
 8001ee2:	d004      	beq.n	8001eee <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d031      	beq.n	8001f52 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 fb70 	bl	80025d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001efe:	2b40      	cmp	r3, #64	; 0x40
 8001f00:	d123      	bne.n	8001f4a <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6812      	ldr	r2, [r2, #0]
 8001f0a:	6892      	ldr	r2, [r2, #8]
 8001f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f10:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d013      	beq.n	8001f42 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f1e:	4a30      	ldr	r2, [pc, #192]	; (8001fe0 <HAL_UART_IRQHandler+0x288>)
 8001f20:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7fe fae5 	bl	80004f6 <HAL_DMA_Abort_IT>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d016      	beq.n	8001f60 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f40:	e00e      	b.n	8001f60 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 f858 	bl	8001ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f48:	e00a      	b.n	8001f60 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f854 	bl	8001ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f50:	e006      	b.n	8001f60 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f850 	bl	8001ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8001f5e:	e038      	b.n	8001fd2 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f60:	bf00      	nop
    return;
 8001f62:	e036      	b.n	8001fd2 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00d      	beq.n	8001f8a <HAL_UART_IRQHandler+0x232>
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d008      	beq.n	8001f8a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001f80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 fbdc 	bl	8002740 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8001f88:	e026      	b.n	8001fd8 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00d      	beq.n	8001fb0 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d008      	beq.n	8001fb0 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d017      	beq.n	8001fd6 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	4798      	blx	r3
    }
    return;
 8001fae:	e012      	b.n	8001fd6 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00e      	beq.n	8001fd8 <HAL_UART_IRQHandler+0x280>
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d009      	beq.n	8001fd8 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 fb3b 	bl	8002640 <UART_EndTransmit_IT>
    return;
 8001fca:	bf00      	nop
 8001fcc:	e004      	b.n	8001fd8 <HAL_UART_IRQHandler+0x280>
      return;
 8001fce:	bf00      	nop
 8001fd0:	e002      	b.n	8001fd8 <HAL_UART_IRQHandler+0x280>
    return;
 8001fd2:	bf00      	nop
 8001fd4:	e000      	b.n	8001fd8 <HAL_UART_IRQHandler+0x280>
    return;
 8001fd6:	bf00      	nop
  }

}
 8001fd8:	3720      	adds	r7, #32
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	08002615 	.word	0x08002615

08001fe4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002014:	2300      	movs	r3, #0
 8002016:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002018:	2300      	movs	r3, #0
 800201a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	431a      	orrs	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	4313      	orrs	r3, r2
 8002032:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6819      	ldr	r1, [r3, #0]
 800203e:	4ba8      	ldr	r3, [pc, #672]	; (80022e0 <UART_SetConfig+0x2d4>)
 8002040:	400b      	ands	r3, r1
 8002042:	6939      	ldr	r1, [r7, #16]
 8002044:	430b      	orrs	r3, r1
 8002046:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	6852      	ldr	r2, [r2, #4]
 8002052:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68d2      	ldr	r2, [r2, #12]
 800205a:	430a      	orrs	r2, r1
 800205c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	4313      	orrs	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6812      	ldr	r2, [r2, #0]
 8002076:	6892      	ldr	r2, [r2, #8]
 8002078:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	430a      	orrs	r2, r1
 8002080:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a97      	ldr	r2, [pc, #604]	; (80022e4 <UART_SetConfig+0x2d8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d121      	bne.n	80020d0 <UART_SetConfig+0xc4>
 800208c:	4b96      	ldr	r3, [pc, #600]	; (80022e8 <UART_SetConfig+0x2dc>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	f003 0303 	and.w	r3, r3, #3
 8002094:	2b03      	cmp	r3, #3
 8002096:	d817      	bhi.n	80020c8 <UART_SetConfig+0xbc>
 8002098:	a201      	add	r2, pc, #4	; (adr r2, 80020a0 <UART_SetConfig+0x94>)
 800209a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800209e:	bf00      	nop
 80020a0:	080020b1 	.word	0x080020b1
 80020a4:	080020bd 	.word	0x080020bd
 80020a8:	080020c3 	.word	0x080020c3
 80020ac:	080020b7 	.word	0x080020b7
 80020b0:	2300      	movs	r3, #0
 80020b2:	77fb      	strb	r3, [r7, #31]
 80020b4:	e01e      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020b6:	2302      	movs	r3, #2
 80020b8:	77fb      	strb	r3, [r7, #31]
 80020ba:	e01b      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020bc:	2304      	movs	r3, #4
 80020be:	77fb      	strb	r3, [r7, #31]
 80020c0:	e018      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020c2:	2308      	movs	r3, #8
 80020c4:	77fb      	strb	r3, [r7, #31]
 80020c6:	e015      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020c8:	2310      	movs	r3, #16
 80020ca:	77fb      	strb	r3, [r7, #31]
 80020cc:	bf00      	nop
 80020ce:	e011      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a85      	ldr	r2, [pc, #532]	; (80022ec <UART_SetConfig+0x2e0>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d102      	bne.n	80020e0 <UART_SetConfig+0xd4>
 80020da:	2300      	movs	r3, #0
 80020dc:	77fb      	strb	r3, [r7, #31]
 80020de:	e009      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a82      	ldr	r2, [pc, #520]	; (80022f0 <UART_SetConfig+0x2e4>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d102      	bne.n	80020f0 <UART_SetConfig+0xe4>
 80020ea:	2300      	movs	r3, #0
 80020ec:	77fb      	strb	r3, [r7, #31]
 80020ee:	e001      	b.n	80020f4 <UART_SetConfig+0xe8>
 80020f0:	2310      	movs	r3, #16
 80020f2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020fc:	f040 8082 	bne.w	8002204 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002100:	7ffb      	ldrb	r3, [r7, #31]
 8002102:	2b08      	cmp	r3, #8
 8002104:	d85e      	bhi.n	80021c4 <UART_SetConfig+0x1b8>
 8002106:	a201      	add	r2, pc, #4	; (adr r2, 800210c <UART_SetConfig+0x100>)
 8002108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210c:	08002131 	.word	0x08002131
 8002110:	08002151 	.word	0x08002151
 8002114:	08002171 	.word	0x08002171
 8002118:	080021c5 	.word	0x080021c5
 800211c:	0800218d 	.word	0x0800218d
 8002120:	080021c5 	.word	0x080021c5
 8002124:	080021c5 	.word	0x080021c5
 8002128:	080021c5 	.word	0x080021c5
 800212c:	080021ad 	.word	0x080021ad
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002130:	f7ff fcbc 	bl	8001aac <HAL_RCC_GetPCLK1Freq>
 8002134:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	005a      	lsls	r2, r3, #1
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	085b      	lsrs	r3, r3, #1
 8002140:	441a      	add	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	fbb2 f3f3 	udiv	r3, r2, r3
 800214a:	b29b      	uxth	r3, r3
 800214c:	61bb      	str	r3, [r7, #24]
        break;
 800214e:	e03c      	b.n	80021ca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002150:	f7ff fcce 	bl	8001af0 <HAL_RCC_GetPCLK2Freq>
 8002154:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	005a      	lsls	r2, r3, #1
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	085b      	lsrs	r3, r3, #1
 8002160:	441a      	add	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	fbb2 f3f3 	udiv	r3, r2, r3
 800216a:	b29b      	uxth	r3, r3
 800216c:	61bb      	str	r3, [r7, #24]
        break;
 800216e:	e02c      	b.n	80021ca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	085b      	lsrs	r3, r3, #1
 8002176:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800217a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	6852      	ldr	r2, [r2, #4]
 8002182:	fbb3 f3f2 	udiv	r3, r3, r2
 8002186:	b29b      	uxth	r3, r3
 8002188:	61bb      	str	r3, [r7, #24]
        break;
 800218a:	e01e      	b.n	80021ca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800218c:	f7ff fc18 	bl	80019c0 <HAL_RCC_GetSysClockFreq>
 8002190:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	005a      	lsls	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	085b      	lsrs	r3, r3, #1
 800219c:	441a      	add	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	61bb      	str	r3, [r7, #24]
        break;
 80021aa:	e00e      	b.n	80021ca <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	085b      	lsrs	r3, r3, #1
 80021b2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80021be:	b29b      	uxth	r3, r3
 80021c0:	61bb      	str	r3, [r7, #24]
        break;
 80021c2:	e002      	b.n	80021ca <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	75fb      	strb	r3, [r7, #23]
        break;
 80021c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	2b0f      	cmp	r3, #15
 80021ce:	d916      	bls.n	80021fe <UART_SetConfig+0x1f2>
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d6:	d212      	bcs.n	80021fe <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	f023 030f 	bic.w	r3, r3, #15
 80021e0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	085b      	lsrs	r3, r3, #1
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	897b      	ldrh	r3, [r7, #10]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	897a      	ldrh	r2, [r7, #10]
 80021fa:	60da      	str	r2, [r3, #12]
 80021fc:	e07c      	b.n	80022f8 <UART_SetConfig+0x2ec>
    }
    else
    {
      ret = HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	75fb      	strb	r3, [r7, #23]
 8002202:	e079      	b.n	80022f8 <UART_SetConfig+0x2ec>
    }
  }
  else
  {
    switch (clocksource)
 8002204:	7ffb      	ldrb	r3, [r7, #31]
 8002206:	2b08      	cmp	r3, #8
 8002208:	d85b      	bhi.n	80022c2 <UART_SetConfig+0x2b6>
 800220a:	a201      	add	r2, pc, #4	; (adr r2, 8002210 <UART_SetConfig+0x204>)
 800220c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002210:	08002235 	.word	0x08002235
 8002214:	08002253 	.word	0x08002253
 8002218:	08002271 	.word	0x08002271
 800221c:	080022c3 	.word	0x080022c3
 8002220:	0800228d 	.word	0x0800228d
 8002224:	080022c3 	.word	0x080022c3
 8002228:	080022c3 	.word	0x080022c3
 800222c:	080022c3 	.word	0x080022c3
 8002230:	080022ab 	.word	0x080022ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002234:	f7ff fc3a 	bl	8001aac <HAL_RCC_GetPCLK1Freq>
 8002238:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	085a      	lsrs	r2, r3, #1
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	441a      	add	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	fbb2 f3f3 	udiv	r3, r2, r3
 800224c:	b29b      	uxth	r3, r3
 800224e:	61bb      	str	r3, [r7, #24]
        break;
 8002250:	e03a      	b.n	80022c8 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002252:	f7ff fc4d 	bl	8001af0 <HAL_RCC_GetPCLK2Freq>
 8002256:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	085a      	lsrs	r2, r3, #1
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	441a      	add	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	fbb2 f3f3 	udiv	r3, r2, r3
 800226a:	b29b      	uxth	r3, r3
 800226c:	61bb      	str	r3, [r7, #24]
        break;
 800226e:	e02b      	b.n	80022c8 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	085b      	lsrs	r3, r3, #1
 8002276:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800227a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6852      	ldr	r2, [r2, #4]
 8002282:	fbb3 f3f2 	udiv	r3, r3, r2
 8002286:	b29b      	uxth	r3, r3
 8002288:	61bb      	str	r3, [r7, #24]
        break;
 800228a:	e01d      	b.n	80022c8 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800228c:	f7ff fb98 	bl	80019c0 <HAL_RCC_GetSysClockFreq>
 8002290:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	085a      	lsrs	r2, r3, #1
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	441a      	add	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	61bb      	str	r3, [r7, #24]
        break;
 80022a8:	e00e      	b.n	80022c8 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	085b      	lsrs	r3, r3, #1
 80022b0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022bc:	b29b      	uxth	r3, r3
 80022be:	61bb      	str	r3, [r7, #24]
        break;
 80022c0:	e002      	b.n	80022c8 <UART_SetConfig+0x2bc>
      default:
        ret = HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	75fb      	strb	r3, [r7, #23]
        break;
 80022c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	2b0f      	cmp	r3, #15
 80022cc:	d912      	bls.n	80022f4 <UART_SetConfig+0x2e8>
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d4:	d20e      	bcs.n	80022f4 <UART_SetConfig+0x2e8>
    {
      huart->Instance->BRR = usartdiv;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	e00b      	b.n	80022f8 <UART_SetConfig+0x2ec>
 80022e0:	efff69f3 	.word	0xefff69f3
 80022e4:	40013800 	.word	0x40013800
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40004400 	.word	0x40004400
 80022f0:	40004800 	.word	0x40004800
    }
    else
    {
      ret = HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002304:	7dfb      	ldrb	r3, [r7, #23]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3720      	adds	r7, #32
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop

08002310 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00a      	beq.n	800233a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6812      	ldr	r2, [r2, #0]
 800232c:	6852      	ldr	r2, [r2, #4]
 800232e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002336:	430a      	orrs	r2, r1
 8002338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00a      	beq.n	800235c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6812      	ldr	r2, [r2, #0]
 800234e:	6852      	ldr	r2, [r2, #4]
 8002350:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002358:	430a      	orrs	r2, r1
 800235a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00a      	beq.n	800237e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	6812      	ldr	r2, [r2, #0]
 8002370:	6852      	ldr	r2, [r2, #4]
 8002372:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800237a:	430a      	orrs	r2, r1
 800237c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	6852      	ldr	r2, [r2, #4]
 8002394:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800239c:	430a      	orrs	r2, r1
 800239e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	f003 0310 	and.w	r3, r3, #16
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00a      	beq.n	80023c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	6812      	ldr	r2, [r2, #0]
 80023b4:	6892      	ldr	r2, [r2, #8]
 80023b6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023be:	430a      	orrs	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	f003 0320 	and.w	r3, r3, #32
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	6812      	ldr	r2, [r2, #0]
 80023d6:	6892      	ldr	r2, [r2, #8]
 80023d8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023e0:	430a      	orrs	r2, r1
 80023e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d01a      	beq.n	8002426 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	6812      	ldr	r2, [r2, #0]
 80023f8:	6852      	ldr	r2, [r2, #4]
 80023fa:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002402:	430a      	orrs	r2, r1
 8002404:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800240e:	d10a      	bne.n	8002426 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	6812      	ldr	r2, [r2, #0]
 8002418:	6852      	ldr	r2, [r2, #4]
 800241a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002422:	430a      	orrs	r2, r1
 8002424:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800242e:	2b00      	cmp	r3, #0
 8002430:	d00a      	beq.n	8002448 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6812      	ldr	r2, [r2, #0]
 800243a:	6852      	ldr	r2, [r2, #4]
 800243c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002444:	430a      	orrs	r2, r1
 8002446:	605a      	str	r2, [r3, #4]
  }
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af02      	add	r7, sp, #8
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002462:	f7fd ff0b 	bl	800027c <HAL_GetTick>
 8002466:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0308 	and.w	r3, r3, #8
 8002472:	2b08      	cmp	r3, #8
 8002474:	d10e      	bne.n	8002494 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002476:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f82a 	bl	80024de <UART_WaitOnFlagUntilTimeout>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e020      	b.n	80024d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d10e      	bne.n	80024c0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f814 	bl	80024de <UART_WaitOnFlagUntilTimeout>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e00a      	b.n	80024d6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2220      	movs	r2, #32
 80024c4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2220      	movs	r2, #32
 80024ca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	60f8      	str	r0, [r7, #12]
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4613      	mov	r3, r2
 80024ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024ee:	e05d      	b.n	80025ac <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f6:	d059      	beq.n	80025ac <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f8:	f7fd fec0 	bl	800027c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	1ad2      	subs	r2, r2, r3
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	429a      	cmp	r2, r3
 8002506:	d802      	bhi.n	800250e <UART_WaitOnFlagUntilTimeout+0x30>
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d11b      	bne.n	8002546 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	6812      	ldr	r2, [r2, #0]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800251c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	6892      	ldr	r2, [r2, #8]
 8002528:	f022 0201 	bic.w	r2, r2, #1
 800252c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2220      	movs	r2, #32
 8002532:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2220      	movs	r2, #32
 8002538:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e042      	b.n	80025cc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d02b      	beq.n	80025ac <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800255e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002562:	d123      	bne.n	80025ac <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800256c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	6812      	ldr	r2, [r2, #0]
 8002576:	6812      	ldr	r2, [r2, #0]
 8002578:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800257c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	6812      	ldr	r2, [r2, #0]
 8002586:	6892      	ldr	r2, [r2, #8]
 8002588:	f022 0201 	bic.w	r2, r2, #1
 800258c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2220      	movs	r2, #32
 8002598:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2220      	movs	r2, #32
 800259e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e00f      	b.n	80025cc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	401a      	ands	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	461a      	mov	r2, r3
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d092      	beq.n	80024f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6812      	ldr	r2, [r2, #0]
 80025e4:	6812      	ldr	r2, [r2, #0]
 80025e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80025ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6812      	ldr	r2, [r2, #0]
 80025f4:	6892      	ldr	r2, [r2, #8]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2220      	movs	r2, #32
 8002600:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	661a      	str	r2, [r3, #96]	; 0x60
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002620:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f7ff fce0 	bl	8001ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002638:	bf00      	nop
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6812      	ldr	r2, [r2, #0]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002656:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f7ff fcbd 	bl	8001fe4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800266a:	bf00      	nop
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b086      	sub	sp, #24
 8002676:	af00      	add	r7, sp, #0
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e056      	b.n	8002738 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800268e:	2b00      	cmp	r3, #0
 8002690:	d106      	bne.n	80026a0 <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 fc56 	bl	8002f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2224      	movs	r2, #36	; 0x24
 80026a4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	6812      	ldr	r2, [r2, #0]
 80026b0:	f022 0201 	bic.w	r2, r2, #1
 80026b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026b6:	68f8      	ldr	r0, [r7, #12]
 80026b8:	f7ff fca8 	bl	800200c <UART_SetConfig>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d101      	bne.n	80026c6 <HAL_RS485Ex_Init+0x54>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e038      	b.n	8002738 <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d002      	beq.n	80026d4 <HAL_RS485Ex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f7ff fe1e 	bl	8002310 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	6892      	ldr	r2, [r2, #8]
 80026de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026e2:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	6892      	ldr	r2, [r2, #8]
 80026ee:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	055b      	lsls	r3, r3, #21
 80026fc:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	041b      	lsls	r3, r3, #16
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	4313      	orrs	r3, r2
 8002706:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8002716:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800271a:	6979      	ldr	r1, [r7, #20]
 800271c:	430b      	orrs	r3, r1
 800271e:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	6812      	ldr	r2, [r2, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff fe8f 	bl	8002454 <UART_CheckIdleState>
 8002736:	4603      	mov	r3, r0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <Takt>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Takt(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
	LCM_OUT0 &= ~LCM_E;
 8002758:	4a0e      	ldr	r2, [pc, #56]	; (8002794 <Takt+0x40>)
 800275a:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <Takt+0x40>)
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f023 0304 	bic.w	r3, r3, #4
 8002762:	6153      	str	r3, [r2, #20]
	HAL_Delay(10);
 8002764:	200a      	movs	r0, #10
 8002766:	f7fd fd95 	bl	8000294 <HAL_Delay>
	LCM_OUT0 |= LCM_E;
 800276a:	4a0a      	ldr	r2, [pc, #40]	; (8002794 <Takt+0x40>)
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <Takt+0x40>)
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	f043 0304 	orr.w	r3, r3, #4
 8002774:	6153      	str	r3, [r2, #20]
	HAL_Delay(10);
 8002776:	200a      	movs	r0, #10
 8002778:	f7fd fd8c 	bl	8000294 <HAL_Delay>
	LCM_OUT0 &= (~LCM_E);
 800277c:	4a05      	ldr	r2, [pc, #20]	; (8002794 <Takt+0x40>)
 800277e:	4b05      	ldr	r3, [pc, #20]	; (8002794 <Takt+0x40>)
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f023 0304 	bic.w	r3, r3, #4
 8002786:	6153      	str	r3, [r2, #20]
	HAL_Delay(45);
 8002788:	202d      	movs	r0, #45	; 0x2d
 800278a:	f7fd fd83 	bl	8000294 <HAL_Delay>
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	48000800 	.word	0x48000800

08002798 <Write_DC>:
//--------------------------------------------------------
void Write_DC(char data, int rs) //    
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
	if(rs==1) {
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d103      	bne.n	80027b2 <Write_DC+0x1a>
		LCM_OUT0=LCM_RS;
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <Write_DC+0x38>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	615a      	str	r2, [r3, #20]
 80027b0:	e005      	b.n	80027be <Write_DC+0x26>
	}
	else {
		LCM_OUT0 &= ~LCM_RS;
 80027b2:	4a07      	ldr	r2, [pc, #28]	; (80027d0 <Write_DC+0x38>)
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <Write_DC+0x38>)
 80027b6:	695b      	ldr	r3, [r3, #20]
 80027b8:	f023 0301 	bic.w	r3, r3, #1
 80027bc:	6153      	str	r3, [r2, #20]
	}

	LCM_OUT1 = data;
 80027be:	4a05      	ldr	r2, [pc, #20]	; (80027d4 <Write_DC+0x3c>)
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	6153      	str	r3, [r2, #20]
	Takt();
 80027c4:	f7ff ffc6 	bl	8002754 <Takt>
}
 80027c8:	bf00      	nop
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	48000800 	.word	0x48000800
 80027d4:	48000400 	.word	0x48000400

080027d8 <Cursor>:
		Takt();
}

//------------------------------------------------
void Cursor (char col, int str)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	6039      	str	r1, [r7, #0]
 80027e2:	71fb      	strb	r3, [r7, #7]

	if (str ==1) {
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d112      	bne.n	8002810 <Cursor+0x38>
	addInd=0x80|col;
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4b12      	ldr	r3, [pc, #72]	; (800283c <Cursor+0x64>)
 80027f4:	701a      	strb	r2, [r3, #0]
	LCM_OUT0 &= ~LCM_RS;
 80027f6:	4a12      	ldr	r2, [pc, #72]	; (8002840 <Cursor+0x68>)
 80027f8:	4b11      	ldr	r3, [pc, #68]	; (8002840 <Cursor+0x68>)
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	f023 0301 	bic.w	r3, r3, #1
 8002800:	6153      	str	r3, [r2, #20]
	LCM_OUT1 = addInd;
 8002802:	4b10      	ldr	r3, [pc, #64]	; (8002844 <Cursor+0x6c>)
 8002804:	4a0d      	ldr	r2, [pc, #52]	; (800283c <Cursor+0x64>)
 8002806:	7812      	ldrb	r2, [r2, #0]
 8002808:	615a      	str	r2, [r3, #20]
	Takt();
 800280a:	f7ff ffa3 	bl	8002754 <Takt>
		LCM_OUT0 &= ~LCM_RS;
		LCM_OUT1 = addInd;
		Takt();
	}

}
 800280e:	e011      	b.n	8002834 <Cursor+0x5c>
		addInd=0x80|0x40|col;
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002816:	b2da      	uxtb	r2, r3
 8002818:	4b08      	ldr	r3, [pc, #32]	; (800283c <Cursor+0x64>)
 800281a:	701a      	strb	r2, [r3, #0]
		LCM_OUT0 &= ~LCM_RS;
 800281c:	4a08      	ldr	r2, [pc, #32]	; (8002840 <Cursor+0x68>)
 800281e:	4b08      	ldr	r3, [pc, #32]	; (8002840 <Cursor+0x68>)
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	f023 0301 	bic.w	r3, r3, #1
 8002826:	6153      	str	r3, [r2, #20]
		LCM_OUT1 = addInd;
 8002828:	4b06      	ldr	r3, [pc, #24]	; (8002844 <Cursor+0x6c>)
 800282a:	4a04      	ldr	r2, [pc, #16]	; (800283c <Cursor+0x64>)
 800282c:	7812      	ldrb	r2, [r2, #0]
 800282e:	615a      	str	r2, [r3, #20]
		Takt();
 8002830:	f7ff ff90 	bl	8002754 <Takt>
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	200000fc 	.word	0x200000fc
 8002840:	48000800 	.word	0x48000800
 8002844:	48000400 	.word	0x48000400

08002848 <WriteProg>:
//-----------------------------------------
void WriteProg(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  Write_DC(0x01, 0);
 800284c:	2100      	movs	r1, #0
 800284e:	2001      	movs	r0, #1
 8002850:	f7ff ffa2 	bl	8002798 <Write_DC>
  Write_DC(0xA8, 1);//
 8002854:	2101      	movs	r1, #1
 8002856:	20a8      	movs	r0, #168	; 0xa8
 8002858:	f7ff ff9e 	bl	8002798 <Write_DC>
  Write_DC(0x70, 1);//
 800285c:	2101      	movs	r1, #1
 800285e:	2070      	movs	r0, #112	; 0x70
 8002860:	f7ff ff9a 	bl	8002798 <Write_DC>
  Write_DC(0x6F, 1);//
 8002864:	2101      	movs	r1, #1
 8002866:	206f      	movs	r0, #111	; 0x6f
 8002868:	f7ff ff96 	bl	8002798 <Write_DC>
  Write_DC(0xB4, 1);//
 800286c:	2101      	movs	r1, #1
 800286e:	20b4      	movs	r0, #180	; 0xb4
 8002870:	f7ff ff92 	bl	8002798 <Write_DC>
  Write_DC(0x20, 1);//
 8002874:	2101      	movs	r1, #1
 8002876:	2020      	movs	r0, #32
 8002878:	f7ff ff8e 	bl	8002798 <Write_DC>
  Write_DC(0x4E, 1);//N
 800287c:	2101      	movs	r1, #1
 800287e:	204e      	movs	r0, #78	; 0x4e
 8002880:	f7ff ff8a 	bl	8002798 <Write_DC>
  Write_DC(0x3A, 1);//:
 8002884:	2101      	movs	r1, #1
 8002886:	203a      	movs	r0, #58	; 0x3a
 8002888:	f7ff ff86 	bl	8002798 <Write_DC>
  Write_DC(0x5F, 1);//_
 800288c:	2101      	movs	r1, #1
 800288e:	205f      	movs	r0, #95	; 0x5f
 8002890:	f7ff ff82 	bl	8002798 <Write_DC>

  Cursor (0x01, 2);
 8002894:	2102      	movs	r1, #2
 8002896:	2001      	movs	r0, #1
 8002898:	f7ff ff9e 	bl	80027d8 <Cursor>
  Write_DC(0x31, 1);//1
 800289c:	2101      	movs	r1, #1
 800289e:	2031      	movs	r0, #49	; 0x31
 80028a0:	f7ff ff7a 	bl	8002798 <Write_DC>
  Cursor (0x03, 2);
 80028a4:	2102      	movs	r1, #2
 80028a6:	2003      	movs	r0, #3
 80028a8:	f7ff ff96 	bl	80027d8 <Cursor>
  Write_DC(0x32, 1);//2
 80028ac:	2101      	movs	r1, #1
 80028ae:	2032      	movs	r0, #50	; 0x32
 80028b0:	f7ff ff72 	bl	8002798 <Write_DC>
  Cursor (0x05, 2);
 80028b4:	2102      	movs	r1, #2
 80028b6:	2005      	movs	r0, #5
 80028b8:	f7ff ff8e 	bl	80027d8 <Cursor>
  Write_DC(0x33, 1);//3
 80028bc:	2101      	movs	r1, #1
 80028be:	2033      	movs	r0, #51	; 0x33
 80028c0:	f7ff ff6a 	bl	8002798 <Write_DC>
}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <Dsp1>:

//------------------------------------------------------
void Dsp1(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
	  Write_DC(0x01, 0);
 80028cc:	2100      	movs	r1, #0
 80028ce:	2001      	movs	r0, #1
 80028d0:	f7ff ff62 	bl	8002798 <Write_DC>
	  Cursor (0x01, 1);
 80028d4:	2101      	movs	r1, #1
 80028d6:	2001      	movs	r0, #1
 80028d8:	f7ff ff7e 	bl	80027d8 <Cursor>
	  Write_DC(0x74, 1);//t
 80028dc:	2101      	movs	r1, #1
 80028de:	2074      	movs	r0, #116	; 0x74
 80028e0:	f7ff ff5a 	bl	8002798 <Write_DC>
	  Write_DC(0xBD, 1);//
 80028e4:	2101      	movs	r1, #1
 80028e6:	20bd      	movs	r0, #189	; 0xbd
 80028e8:	f7ff ff56 	bl	8002798 <Write_DC>
	  Write_DC(0x3D, 1);//=
 80028ec:	2101      	movs	r1, #1
 80028ee:	203d      	movs	r0, #61	; 0x3d
 80028f0:	f7ff ff52 	bl	8002798 <Write_DC>
	  Write_DC(0x30, 1);//0
 80028f4:	2101      	movs	r1, #1
 80028f6:	2030      	movs	r0, #48	; 0x30
 80028f8:	f7ff ff4e 	bl	8002798 <Write_DC>
	  Write_DC(0x30, 1);//0
 80028fc:	2101      	movs	r1, #1
 80028fe:	2030      	movs	r0, #48	; 0x30
 8002900:	f7ff ff4a 	bl	8002798 <Write_DC>
	  Write_DC(0x30, 1);//0
 8002904:	2101      	movs	r1, #1
 8002906:	2030      	movs	r0, #48	; 0x30
 8002908:	f7ff ff46 	bl	8002798 <Write_DC>


	  Cursor (0x01, 2);
 800290c:	2102      	movs	r1, #2
 800290e:	2001      	movs	r0, #1
 8002910:	f7ff ff62 	bl	80027d8 <Cursor>
	  Write_DC(0x74, 1);//t
 8002914:	2101      	movs	r1, #1
 8002916:	2074      	movs	r0, #116	; 0x74
 8002918:	f7ff ff3e 	bl	8002798 <Write_DC>
	  Write_DC(0x79, 1);//
 800291c:	2101      	movs	r1, #1
 800291e:	2079      	movs	r0, #121	; 0x79
 8002920:	f7ff ff3a 	bl	8002798 <Write_DC>
	  Write_DC(0x3D, 1);//=
 8002924:	2101      	movs	r1, #1
 8002926:	203d      	movs	r0, #61	; 0x3d
 8002928:	f7ff ff36 	bl	8002798 <Write_DC>
	  Write_DC(0x30, 1);//0
 800292c:	2101      	movs	r1, #1
 800292e:	2030      	movs	r0, #48	; 0x30
 8002930:	f7ff ff32 	bl	8002798 <Write_DC>
	  Write_DC(0x30, 1);//0
 8002934:	2101      	movs	r1, #1
 8002936:	2030      	movs	r0, #48	; 0x30
 8002938:	f7ff ff2e 	bl	8002798 <Write_DC>
	  Write_DC(0x30, 1);//0
 800293c:	2101      	movs	r1, #1
 800293e:	2030      	movs	r0, #48	; 0x30
 8002940:	f7ff ff2a 	bl	8002798 <Write_DC>
}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}

08002948 <InitializeLCD>:
//-------------------------------------------------------
void InitializeLCD(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
    LCM_OUT1 &= ~(LCM_MASK);
 800294c:	4a19      	ldr	r2, [pc, #100]	; (80029b4 <InitializeLCD+0x6c>)
 800294e:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <InitializeLCD+0x6c>)
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002956:	6153      	str	r3, [r2, #20]
    HAL_Delay(100);
 8002958:	2064      	movs	r0, #100	; 0x64
 800295a:	f7fd fc9b 	bl	8000294 <HAL_Delay>
    LCM_OUT0 &= ~LCM_RS;
 800295e:	4a16      	ldr	r2, [pc, #88]	; (80029b8 <InitializeLCD+0x70>)
 8002960:	4b15      	ldr	r3, [pc, #84]	; (80029b8 <InitializeLCD+0x70>)
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	f023 0301 	bic.w	r3, r3, #1
 8002968:	6153      	str	r3, [r2, #20]
    LCM_OUT0 &= ~LCM_RW;
 800296a:	4a13      	ldr	r2, [pc, #76]	; (80029b8 <InitializeLCD+0x70>)
 800296c:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <InitializeLCD+0x70>)
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	f023 0302 	bic.w	r3, r3, #2
 8002974:	6153      	str	r3, [r2, #20]
    LCM_OUT0 &= ~LCM_E;
 8002976:	4a10      	ldr	r2, [pc, #64]	; (80029b8 <InitializeLCD+0x70>)
 8002978:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <InitializeLCD+0x70>)
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	f023 0304 	bic.w	r3, r3, #4
 8002980:	6153      	str	r3, [r2, #20]

    Takt();
 8002982:	f7ff fee7 	bl	8002754 <Takt>
    Write_DC(0x3C, 0);
 8002986:	2100      	movs	r1, #0
 8002988:	203c      	movs	r0, #60	; 0x3c
 800298a:	f7ff ff05 	bl	8002798 <Write_DC>
    Write_DC(0x3C, 0);
 800298e:	2100      	movs	r1, #0
 8002990:	203c      	movs	r0, #60	; 0x3c
 8002992:	f7ff ff01 	bl	8002798 <Write_DC>
    Write_DC(0x0E, 0);
 8002996:	2100      	movs	r1, #0
 8002998:	200e      	movs	r0, #14
 800299a:	f7ff fefd 	bl	8002798 <Write_DC>
    Write_DC(0x01, 0);
 800299e:	2100      	movs	r1, #0
 80029a0:	2001      	movs	r0, #1
 80029a2:	f7ff fef9 	bl	8002798 <Write_DC>
    Write_DC(0x06, 0);
 80029a6:	2100      	movs	r1, #0
 80029a8:	2006      	movs	r0, #6
 80029aa:	f7ff fef5 	bl	8002798 <Write_DC>
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	48000400 	.word	0x48000400
 80029b8:	48000800 	.word	0x48000800

080029bc <SvigKursorKnop>:
	}
}
*/
//--------------------------------------------
void SvigKursorKnop (void) //         butEntr
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
	while( flenter==1)				//    7    
 80029c0:	e052      	b.n	8002a68 <SvigKursorKnop+0xac>
	{
		if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_10)==0)
 80029c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029c6:	482b      	ldr	r0, [pc, #172]	; (8002a74 <SvigKursorKnop+0xb8>)
 80029c8:	f7fd ff46 	bl	8000858 <HAL_GPIO_ReadPin>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d11b      	bne.n	8002a0a <SvigKursorKnop+0x4e>
		{
			// 
			 HAL_Delay(800);
 80029d2:	f44f 7048 	mov.w	r0, #800	; 0x320
 80029d6:	f7fd fc5d 	bl	8000294 <HAL_Delay>
			  Cursor ( col, 1);
 80029da:	4b27      	ldr	r3, [pc, #156]	; (8002a78 <SvigKursorKnop+0xbc>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2101      	movs	r1, #1
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff fef9 	bl	80027d8 <Cursor>
			  HAL_Delay(500);
 80029e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80029ea:	f7fd fc53 	bl	8000294 <HAL_Delay>
               if (col<7){
 80029ee:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <SvigKursorKnop+0xbc>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2b06      	cmp	r3, #6
 80029f4:	d806      	bhi.n	8002a04 <SvigKursorKnop+0x48>
            		   col++;}
 80029f6:	4b20      	ldr	r3, [pc, #128]	; (8002a78 <SvigKursorKnop+0xbc>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	3301      	adds	r3, #1
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	4b1e      	ldr	r3, [pc, #120]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a00:	701a      	strb	r2, [r3, #0]
 8002a02:	e002      	b.n	8002a0a <SvigKursorKnop+0x4e>
               else {col=0;}
 8002a04:	4b1c      	ldr	r3, [pc, #112]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	701a      	strb	r2, [r3, #0]
		}

	if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_11)==0)
 8002a0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a0e:	4819      	ldr	r0, [pc, #100]	; (8002a74 <SvigKursorKnop+0xb8>)
 8002a10:	f7fd ff22 	bl	8000858 <HAL_GPIO_ReadPin>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d11b      	bne.n	8002a52 <SvigKursorKnop+0x96>
		{			// 

		 HAL_Delay(800);
 8002a1a:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002a1e:	f7fd fc39 	bl	8000294 <HAL_Delay>
		  Cursor ( col, 2);
 8002a22:	4b15      	ldr	r3, [pc, #84]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	2102      	movs	r1, #2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff fed5 	bl	80027d8 <Cursor>
					  HAL_Delay(500);
 8002a2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a32:	f7fd fc2f 	bl	8000294 <HAL_Delay>
		               if (col<7){
 8002a36:	4b10      	ldr	r3, [pc, #64]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b06      	cmp	r3, #6
 8002a3c:	d806      	bhi.n	8002a4c <SvigKursorKnop+0x90>
		            		   col++;}
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	3301      	adds	r3, #1
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a48:	701a      	strb	r2, [r3, #0]
 8002a4a:	e002      	b.n	8002a52 <SvigKursorKnop+0x96>
		               else {col=0;}
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	; (8002a78 <SvigKursorKnop+0xbc>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]
		}
	if(HAL_GPIO_ReadPin(GPIOC, B1_Pin)==0){			//  
 8002a52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a56:	4807      	ldr	r0, [pc, #28]	; (8002a74 <SvigKursorKnop+0xb8>)
 8002a58:	f7fd fefe 	bl	8000858 <HAL_GPIO_ReadPin>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d102      	bne.n	8002a68 <SvigKursorKnop+0xac>
		flenter=0;}
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <SvigKursorKnop+0xc0>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
	while( flenter==1)				//    7    
 8002a68:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <SvigKursorKnop+0xc0>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d0a8      	beq.n	80029c2 <SvigKursorKnop+0x6>
	}
}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	48000800 	.word	0x48000800
 8002a78:	200000b9 	.word	0x200000b9
 8002a7c:	20000104 	.word	0x20000104

08002a80 <ChVal>:
//_________________________________________________
void ChVal (void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
	int tn1=1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	60fb      	str	r3, [r7, #12]
	int tn2=0;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60bb      	str	r3, [r7, #8]
	int tn3=0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	607b      	str	r3, [r7, #4]
	char tN1;
	char tN2;
	char tN3;
while(flVal==1)
 8002a92:	e076      	b.n	8002b82 <ChVal+0x102>
	{

		if(addInd==(0x80|0x06))
 8002a94:	4b46      	ldr	r3, [pc, #280]	; (8002bb0 <ChVal+0x130>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b86      	cmp	r3, #134	; 0x86
 8002a9a:	d167      	bne.n	8002b6c <ChVal+0xec>
			{
			if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_10)==0)
 8002a9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002aa0:	4844      	ldr	r0, [pc, #272]	; (8002bb4 <ChVal+0x134>)
 8002aa2:	f7fd fed9 	bl	8000858 <HAL_GPIO_ReadPin>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d15f      	bne.n	8002b6c <ChVal+0xec>
				{
				HAL_Delay(1000);
 8002aac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ab0:	f7fd fbf0 	bl	8000294 <HAL_Delay>
				if(tn1<=9)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b09      	cmp	r3, #9
 8002ab8:	dc12      	bgt.n	8002ae0 <ChVal+0x60>
					{

					tN1=0x30|tn1;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	b25b      	sxtb	r3, r3
 8002abe:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002ac2:	b25b      	sxtb	r3, r3
 8002ac4:	70fb      	strb	r3, [r7, #3]
					Write_DC(tN1, 1);//  
 8002ac6:	78fb      	ldrb	r3, [r7, #3]
 8002ac8:	2101      	movs	r1, #1
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff fe64 	bl	8002798 <Write_DC>
					tn1=tn1+1;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	60fb      	str	r3, [r7, #12]
					Cursor (0x06, 1);
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	2006      	movs	r0, #6
 8002ada:	f7ff fe7d 	bl	80027d8 <Cursor>
 8002ade:	e045      	b.n	8002b6c <ChVal+0xec>
					}
				else
					{
					tn1=1;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
					Write_DC(0x30, 1);
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	2030      	movs	r0, #48	; 0x30
 8002ae8:	f7ff fe56 	bl	8002798 <Write_DC>
					tn2=tn2+1;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	3301      	adds	r3, #1
 8002af0:	60bb      	str	r3, [r7, #8]
					if(tn2<=9)
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b09      	cmp	r3, #9
 8002af6:	dc13      	bgt.n	8002b20 <ChVal+0xa0>
						{
						tN2=0x30|tn2;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	b25b      	sxtb	r3, r3
 8002afc:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002b00:	b25b      	sxtb	r3, r3
 8002b02:	70bb      	strb	r3, [r7, #2]
						Cursor (0x05, 1);
 8002b04:	2101      	movs	r1, #1
 8002b06:	2005      	movs	r0, #5
 8002b08:	f7ff fe66 	bl	80027d8 <Cursor>
						Write_DC(tN2, 1);//  
 8002b0c:	78bb      	ldrb	r3, [r7, #2]
 8002b0e:	2101      	movs	r1, #1
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff fe41 	bl	8002798 <Write_DC>
						Cursor (0x06, 1);
 8002b16:	2101      	movs	r1, #1
 8002b18:	2006      	movs	r0, #6
 8002b1a:	f7ff fe5d 	bl	80027d8 <Cursor>
 8002b1e:	e025      	b.n	8002b6c <ChVal+0xec>
						}
					else
						{
						tn2=1;
 8002b20:	2301      	movs	r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
						Cursor (0x05, 1);
 8002b24:	2101      	movs	r1, #1
 8002b26:	2005      	movs	r0, #5
 8002b28:	f7ff fe56 	bl	80027d8 <Cursor>
						Write_DC(0x30, 1);
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	2030      	movs	r0, #48	; 0x30
 8002b30:	f7ff fe32 	bl	8002798 <Write_DC>
						tn3=tn3+1;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3301      	adds	r3, #1
 8002b38:	607b      	str	r3, [r7, #4]
						if(tn3<=9)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b09      	cmp	r3, #9
 8002b3e:	dc13      	bgt.n	8002b68 <ChVal+0xe8>
							{

							tN3=0x30|tn3;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	b25b      	sxtb	r3, r3
 8002b44:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002b48:	b25b      	sxtb	r3, r3
 8002b4a:	707b      	strb	r3, [r7, #1]
							Cursor (0x04, 1);
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	2004      	movs	r0, #4
 8002b50:	f7ff fe42 	bl	80027d8 <Cursor>
							Write_DC(tN3, 1);//  
 8002b54:	787b      	ldrb	r3, [r7, #1]
 8002b56:	2101      	movs	r1, #1
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7ff fe1d 	bl	8002798 <Write_DC>

							Cursor (0x06, 1);
 8002b5e:	2101      	movs	r1, #1
 8002b60:	2006      	movs	r0, #6
 8002b62:	f7ff fe39 	bl	80027d8 <Cursor>
 8002b66:	e001      	b.n	8002b6c <ChVal+0xec>
							}
							else
							{
								tn3=0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	607b      	str	r3, [r7, #4]
					}


				}
			}
		if(HAL_GPIO_ReadPin(GPIOC, B1_Pin)==0)
 8002b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b70:	4810      	ldr	r0, [pc, #64]	; (8002bb4 <ChVal+0x134>)
 8002b72:	f7fd fe71 	bl	8000858 <HAL_GPIO_ReadPin>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <ChVal+0x102>
		{
			flVal=0;
 8002b7c:	4b0e      	ldr	r3, [pc, #56]	; (8002bb8 <ChVal+0x138>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
while(flVal==1)
 8002b82:	4b0d      	ldr	r3, [pc, #52]	; (8002bb8 <ChVal+0x138>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d084      	beq.n	8002a94 <ChVal+0x14>
		}
		}
		tn=100*tn3+10*tn2+tn1;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2264      	movs	r2, #100	; 0x64
 8002b8e:	fb02 f103 	mul.w	r1, r2, r3
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	18ca      	adds	r2, r1, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	4a06      	ldr	r2, [pc, #24]	; (8002bbc <ChVal+0x13c>)
 8002ba4:	6013      	str	r3, [r2, #0]
	}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	200000fc 	.word	0x200000fc
 8002bb4:	48000800 	.word	0x48000800
 8002bb8:	200000b4 	.word	0x200000b4
 8002bbc:	20000028 	.word	0x20000028

08002bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 HAL_Init();
 8002bc4:	f7fd fb00 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002bc8:	f000 f83a 	bl	8002c40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bcc:	f000 f8e2 	bl	8002d94 <MX_GPIO_Init>
  MX_TIM6_Init();
 8002bd0:	f000 f878 	bl	8002cc4 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8002bd4:	f000 f8ac 	bl	8002d30 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  InitializeLCD();
 8002bd8:	f7ff feb6 	bl	8002948 <InitializeLCD>
   WriteProg();
 8002bdc:	f7ff fe34 	bl	8002848 <WriteProg>


       }*/

  /* USER CODE END 2 */
   HAL_Delay(5000);
 8002be0:	f241 3088 	movw	r0, #5000	; 0x1388
 8002be4:	f7fd fb56 	bl	8000294 <HAL_Delay>
  	  Dsp1();
 8002be8:	f7ff fe6e 	bl	80028c8 <Dsp1>
  /* USER CODE BEGIN WHILE */
  while  (1)

  {
    /* USER CODE END WHILE */
	  if(HAL_GPIO_ReadPin(GPIOC, B1_Pin)==0)
 8002bec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bf0:	4810      	ldr	r0, [pc, #64]	; (8002c34 <main+0x74>)
 8002bf2:	f7fd fe31 	bl	8000858 <HAL_GPIO_ReadPin>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10a      	bne.n	8002c12 <main+0x52>
	  {

		  HAL_Delay(200);
 8002bfc:	20c8      	movs	r0, #200	; 0xc8
 8002bfe:	f7fd fb49 	bl	8000294 <HAL_Delay>
		  flenter=1;
 8002c02:	4b0d      	ldr	r3, [pc, #52]	; (8002c38 <main+0x78>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

		 SvigKursorKnop ();
 8002c08:	f7ff fed8 	bl	80029bc <SvigKursorKnop>
		 HAL_Delay(200);
 8002c0c:	20c8      	movs	r0, #200	; 0xc8
 8002c0e:	f7fd fb41 	bl	8000294 <HAL_Delay>

    /* USER CODE BEGIN 3 */
	  }


	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12)==0)
 8002c12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c16:	4807      	ldr	r0, [pc, #28]	; (8002c34 <main+0x74>)
 8002c18:	f7fd fe1e 	bl	8000858 <HAL_GPIO_ReadPin>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1e4      	bne.n	8002bec <main+0x2c>
	  {
		  flVal=1;
 8002c22:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <main+0x7c>)
 8002c24:	2201      	movs	r2, #1
 8002c26:	601a      	str	r2, [r3, #0]
	  		HAL_Delay(200);
 8002c28:	20c8      	movs	r0, #200	; 0xc8
 8002c2a:	f7fd fb33 	bl	8000294 <HAL_Delay>
	  		ChVal ();
 8002c2e:	f7ff ff27 	bl	8002a80 <ChVal>
	  if(HAL_GPIO_ReadPin(GPIOC, B1_Pin)==0)
 8002c32:	e7db      	b.n	8002bec <main+0x2c>
 8002c34:	48000800 	.word	0x48000800
 8002c38:	20000104 	.word	0x20000104
 8002c3c:	200000b4 	.word	0x200000b4

08002c40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b090      	sub	sp, #64	; 0x40
 8002c44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c46:	f107 0318 	add.w	r3, r7, #24
 8002c4a:	2228      	movs	r2, #40	; 0x28
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 fa64 	bl	800311c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c54:	1d3b      	adds	r3, r7, #4
 8002c56:	2200      	movs	r2, #0
 8002c58:	601a      	str	r2, [r3, #0]
 8002c5a:	605a      	str	r2, [r3, #4]
 8002c5c:	609a      	str	r2, [r3, #8]
 8002c5e:	60da      	str	r2, [r3, #12]
 8002c60:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c62:	2302      	movs	r3, #2
 8002c64:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c66:	2301      	movs	r3, #1
 8002c68:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c6a:	2310      	movs	r3, #16
 8002c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c72:	2300      	movs	r3, #0
 8002c74:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002c76:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c7c:	f107 0318 	add.w	r3, r7, #24
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fd fe19 	bl	80008b8 <HAL_RCC_OscConfig>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8002c8c:	f000 f912 	bl	8002eb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c90:	230f      	movs	r3, #15
 8002c92:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c94:	2302      	movs	r3, #2
 8002c96:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ca0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ca6:	1d3b      	adds	r3, r7, #4
 8002ca8:	2102      	movs	r1, #2
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe fd0c 	bl	80016c8 <HAL_RCC_ClockConfig>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8002cb6:	f000 f8fd 	bl	8002eb4 <Error_Handler>
  }
}
 8002cba:	bf00      	nop
 8002cbc:	3740      	adds	r7, #64	; 0x40
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cca:	1d3b      	adds	r3, r7, #4
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cd4:	4b14      	ldr	r3, [pc, #80]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002cd6:	4a15      	ldr	r2, [pc, #84]	; (8002d2c <MX_TIM6_Init+0x68>)
 8002cd8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002cda:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce0:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002ce6:	4b10      	ldr	r3, [pc, #64]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002ce8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cee:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cf4:	480c      	ldr	r0, [pc, #48]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002cf6:	f7fe ff1d 	bl	8001b34 <HAL_TIM_Base_Init>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002d00:	f000 f8d8 	bl	8002eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d04:	2300      	movs	r3, #0
 8002d06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d0c:	1d3b      	adds	r3, r7, #4
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4805      	ldr	r0, [pc, #20]	; (8002d28 <MX_TIM6_Init+0x64>)
 8002d12:	f7fe ffb3 	bl	8001c7c <HAL_TIMEx_MasterConfigSynchronization>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002d1c:	f000 f8ca 	bl	8002eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d20:	bf00      	nop
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	200000bc 	.word	0x200000bc
 8002d2c:	40001000 	.word	0x40001000

08002d30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d34:	4b15      	ldr	r3, [pc, #84]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d36:	4a16      	ldr	r2, [pc, #88]	; (8002d90 <MX_USART3_UART_Init+0x60>)
 8002d38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d3a:	4b14      	ldr	r3, [pc, #80]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d42:	4b12      	ldr	r3, [pc, #72]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d48:	4b10      	ldr	r3, [pc, #64]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d4e:	4b0f      	ldr	r3, [pc, #60]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d54:	4b0d      	ldr	r3, [pc, #52]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d56:	220c      	movs	r2, #12
 8002d58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d5a:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d60:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d66:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d6c:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002d72:	2300      	movs	r3, #0
 8002d74:	2200      	movs	r2, #0
 8002d76:	2100      	movs	r1, #0
 8002d78:	4804      	ldr	r0, [pc, #16]	; (8002d8c <MX_USART3_UART_Init+0x5c>)
 8002d7a:	f7ff fc7a 	bl	8002672 <HAL_RS485Ex_Init>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002d84:	f000 f896 	bl	8002eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000030 	.word	0x20000030
 8002d90:	40004800 	.word	0x40004800

08002d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b088      	sub	sp, #32
 8002d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9a:	f107 030c 	add.w	r3, r7, #12
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]
 8002da4:	609a      	str	r2, [r3, #8]
 8002da6:	60da      	str	r2, [r3, #12]
 8002da8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002daa:	4a3e      	ldr	r2, [pc, #248]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002dac:	4b3d      	ldr	r3, [pc, #244]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002db4:	6153      	str	r3, [r2, #20]
 8002db6:	4b3b      	ldr	r3, [pc, #236]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dbe:	60bb      	str	r3, [r7, #8]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dc2:	4a38      	ldr	r2, [pc, #224]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002dc4:	4b37      	ldr	r3, [pc, #220]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dcc:	6153      	str	r3, [r2, #20]
 8002dce:	4b35      	ldr	r3, [pc, #212]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dda:	4a32      	ldr	r2, [pc, #200]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002ddc:	4b31      	ldr	r3, [pc, #196]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002de4:	6153      	str	r3, [r2, #20]
 8002de6:	4b2f      	ldr	r3, [pc, #188]	; (8002ea4 <MX_GPIO_Init+0x110>)
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dee:	603b      	str	r3, [r7, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002df2:	2200      	movs	r2, #0
 8002df4:	2107      	movs	r1, #7
 8002df6:	482c      	ldr	r0, [pc, #176]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002df8:	f7fd fd46 	bl	8000888 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2120      	movs	r1, #32
 8002e00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e04:	f7fd fd40 	bl	8000888 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002e08:	2200      	movs	r2, #0
 8002e0a:	21ff      	movs	r1, #255	; 0xff
 8002e0c:	4827      	ldr	r0, [pc, #156]	; (8002eac <MX_GPIO_Init+0x118>)
 8002e0e:	f7fd fd3b 	bl	8000888 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e18:	4b25      	ldr	r3, [pc, #148]	; (8002eb0 <MX_GPIO_Init+0x11c>)
 8002e1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e20:	f107 030c 	add.w	r3, r7, #12
 8002e24:	4619      	mov	r1, r3
 8002e26:	4820      	ldr	r0, [pc, #128]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002e28:	f7fd fba4 	bl	8000574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002e2c:	2307      	movs	r3, #7
 8002e2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e30:	2301      	movs	r3, #1
 8002e32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e3c:	f107 030c 	add.w	r3, r7, #12
 8002e40:	4619      	mov	r1, r3
 8002e42:	4819      	ldr	r0, [pc, #100]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002e44:	f7fd fb96 	bl	8000574 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002e48:	2320      	movs	r3, #32
 8002e4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e54:	2300      	movs	r3, #0
 8002e56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002e58:	f107 030c 	add.w	r3, r7, #12
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e62:	f7fd fb87 	bl	8000574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002e66:	23ff      	movs	r3, #255	; 0xff
 8002e68:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e76:	f107 030c 	add.w	r3, r7, #12
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	480b      	ldr	r0, [pc, #44]	; (8002eac <MX_GPIO_Init+0x118>)
 8002e7e:	f7fd fb79 	bl	8000574 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002e82:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002e86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e90:	f107 030c 	add.w	r3, r7, #12
 8002e94:	4619      	mov	r1, r3
 8002e96:	4804      	ldr	r0, [pc, #16]	; (8002ea8 <MX_GPIO_Init+0x114>)
 8002e98:	f7fd fb6c 	bl	8000574 <HAL_GPIO_Init>

}
 8002e9c:	bf00      	nop
 8002e9e:	3720      	adds	r7, #32
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	48000800 	.word	0x48000800
 8002eac:	48000400 	.word	0x48000400
 8002eb0:	10210000 	.word	0x10210000

08002eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eca:	4a0f      	ldr	r2, [pc, #60]	; (8002f08 <HAL_MspInit+0x44>)
 8002ecc:	4b0e      	ldr	r3, [pc, #56]	; (8002f08 <HAL_MspInit+0x44>)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	6193      	str	r3, [r2, #24]
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <HAL_MspInit+0x44>)
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee2:	4a09      	ldr	r2, [pc, #36]	; (8002f08 <HAL_MspInit+0x44>)
 8002ee4:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <HAL_MspInit+0x44>)
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eec:	61d3      	str	r3, [r2, #28]
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <HAL_MspInit+0x44>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002efa:	2007      	movs	r0, #7
 8002efc:	f7fd faba 	bl	8000474 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f00:	bf00      	nop
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000

08002f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a0a      	ldr	r2, [pc, #40]	; (8002f44 <HAL_TIM_Base_MspInit+0x38>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d10b      	bne.n	8002f36 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f1e:	4a0a      	ldr	r2, [pc, #40]	; (8002f48 <HAL_TIM_Base_MspInit+0x3c>)
 8002f20:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <HAL_TIM_Base_MspInit+0x3c>)
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	f043 0310 	orr.w	r3, r3, #16
 8002f28:	61d3      	str	r3, [r2, #28]
 8002f2a:	4b07      	ldr	r3, [pc, #28]	; (8002f48 <HAL_TIM_Base_MspInit+0x3c>)
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f003 0310 	and.w	r3, r3, #16
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002f36:	bf00      	nop
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40001000 	.word	0x40001000
 8002f48:	40021000 	.word	0x40021000

08002f4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08a      	sub	sp, #40	; 0x28
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f54:	f107 0314 	add.w	r3, r7, #20
 8002f58:	2200      	movs	r2, #0
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	605a      	str	r2, [r3, #4]
 8002f5e:	609a      	str	r2, [r3, #8]
 8002f60:	60da      	str	r2, [r3, #12]
 8002f62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a1b      	ldr	r2, [pc, #108]	; (8002fd8 <HAL_UART_MspInit+0x8c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d130      	bne.n	8002fd0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f6e:	4a1b      	ldr	r2, [pc, #108]	; (8002fdc <HAL_UART_MspInit+0x90>)
 8002f70:	4b1a      	ldr	r3, [pc, #104]	; (8002fdc <HAL_UART_MspInit+0x90>)
 8002f72:	69db      	ldr	r3, [r3, #28]
 8002f74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f78:	61d3      	str	r3, [r2, #28]
 8002f7a:	4b18      	ldr	r3, [pc, #96]	; (8002fdc <HAL_UART_MspInit+0x90>)
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f86:	4a15      	ldr	r2, [pc, #84]	; (8002fdc <HAL_UART_MspInit+0x90>)
 8002f88:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <HAL_UART_MspInit+0x90>)
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f90:	6153      	str	r3, [r2, #20]
 8002f92:	4b12      	ldr	r3, [pc, #72]	; (8002fdc <HAL_UART_MspInit+0x90>)
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    PB14     ------> USART3_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_14;
 8002f9e:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 8002fa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fac:	2303      	movs	r3, #3
 8002fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fb0:	2307      	movs	r3, #7
 8002fb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fb4:	f107 0314 	add.w	r3, r7, #20
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4809      	ldr	r0, [pc, #36]	; (8002fe0 <HAL_UART_MspInit+0x94>)
 8002fbc:	f7fd fada 	bl	8000574 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	2027      	movs	r0, #39	; 0x27
 8002fc6:	f7fd fa60 	bl	800048a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002fca:	2027      	movs	r0, #39	; 0x27
 8002fcc:	f7fd fa79 	bl	80004c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002fd0:	bf00      	nop
 8002fd2:	3728      	adds	r7, #40	; 0x28
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	40004800 	.word	0x40004800
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	48000400 	.word	0x48000400

08002fe4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ff6:	e7fe      	b.n	8002ff6 <HardFault_Handler+0x4>

08002ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ffc:	e7fe      	b.n	8002ffc <MemManage_Handler+0x4>

08002ffe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ffe:	b480      	push	{r7}
 8003000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003002:	e7fe      	b.n	8003002 <BusFault_Handler+0x4>

08003004 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003008:	e7fe      	b.n	8003008 <UsageFault_Handler+0x4>

0800300a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800300a:	b480      	push	{r7}
 800300c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800300e:	bf00      	nop
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800301c:	bf00      	nop
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003026:	b480      	push	{r7}
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003038:	f7fd f90c 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}

08003040 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXT line 28.
  */
void USART3_IRQHandler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003044:	4802      	ldr	r0, [pc, #8]	; (8003050 <USART3_IRQHandler+0x10>)
 8003046:	f7fe fe87 	bl	8001d58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20000030 	.word	0x20000030

08003054 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003058:	4a08      	ldr	r2, [pc, #32]	; (800307c <SystemInit+0x28>)
 800305a:	4b08      	ldr	r3, [pc, #32]	; (800307c <SystemInit+0x28>)
 800305c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003060:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003064:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003068:	4b04      	ldr	r3, [pc, #16]	; (800307c <SystemInit+0x28>)
 800306a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800306e:	609a      	str	r2, [r3, #8]
#endif
}
 8003070:	bf00      	nop
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003080:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003084:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003086:	e003      	b.n	8003090 <LoopCopyDataInit>

08003088 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003088:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800308a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800308c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800308e:	3104      	adds	r1, #4

08003090 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003090:	480b      	ldr	r0, [pc, #44]	; (80030c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003092:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003094:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003096:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003098:	d3f6      	bcc.n	8003088 <CopyDataInit>
	ldr	r2, =_sbss
 800309a:	4a0b      	ldr	r2, [pc, #44]	; (80030c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800309c:	e002      	b.n	80030a4 <LoopFillZerobss>

0800309e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800309e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80030a0:	f842 3b04 	str.w	r3, [r2], #4

080030a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80030a4:	4b09      	ldr	r3, [pc, #36]	; (80030cc <LoopForever+0x16>)
	cmp	r2, r3
 80030a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80030a8:	d3f9      	bcc.n	800309e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80030aa:	f7ff ffd3 	bl	8003054 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030ae:	f000 f811 	bl	80030d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80030b2:	f7ff fd85 	bl	8002bc0 <main>

080030b6 <LoopForever>:

LoopForever:
    b LoopForever
 80030b6:	e7fe      	b.n	80030b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80030b8:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80030bc:	08003184 	.word	0x08003184
	ldr	r0, =_sdata
 80030c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80030c4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80030c8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80030cc:	20000108 	.word	0x20000108

080030d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030d0:	e7fe      	b.n	80030d0 <ADC1_2_IRQHandler>
	...

080030d4 <__libc_init_array>:
 80030d4:	b570      	push	{r4, r5, r6, lr}
 80030d6:	4e0d      	ldr	r6, [pc, #52]	; (800310c <__libc_init_array+0x38>)
 80030d8:	4c0d      	ldr	r4, [pc, #52]	; (8003110 <__libc_init_array+0x3c>)
 80030da:	1ba4      	subs	r4, r4, r6
 80030dc:	10a4      	asrs	r4, r4, #2
 80030de:	2500      	movs	r5, #0
 80030e0:	42a5      	cmp	r5, r4
 80030e2:	d109      	bne.n	80030f8 <__libc_init_array+0x24>
 80030e4:	4e0b      	ldr	r6, [pc, #44]	; (8003114 <__libc_init_array+0x40>)
 80030e6:	4c0c      	ldr	r4, [pc, #48]	; (8003118 <__libc_init_array+0x44>)
 80030e8:	f000 f820 	bl	800312c <_init>
 80030ec:	1ba4      	subs	r4, r4, r6
 80030ee:	10a4      	asrs	r4, r4, #2
 80030f0:	2500      	movs	r5, #0
 80030f2:	42a5      	cmp	r5, r4
 80030f4:	d105      	bne.n	8003102 <__libc_init_array+0x2e>
 80030f6:	bd70      	pop	{r4, r5, r6, pc}
 80030f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030fc:	4798      	blx	r3
 80030fe:	3501      	adds	r5, #1
 8003100:	e7ee      	b.n	80030e0 <__libc_init_array+0xc>
 8003102:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003106:	4798      	blx	r3
 8003108:	3501      	adds	r5, #1
 800310a:	e7f2      	b.n	80030f2 <__libc_init_array+0x1e>
 800310c:	0800317c 	.word	0x0800317c
 8003110:	0800317c 	.word	0x0800317c
 8003114:	0800317c 	.word	0x0800317c
 8003118:	08003180 	.word	0x08003180

0800311c <memset>:
 800311c:	4402      	add	r2, r0
 800311e:	4603      	mov	r3, r0
 8003120:	4293      	cmp	r3, r2
 8003122:	d100      	bne.n	8003126 <memset+0xa>
 8003124:	4770      	bx	lr
 8003126:	f803 1b01 	strb.w	r1, [r3], #1
 800312a:	e7f9      	b.n	8003120 <memset+0x4>

0800312c <_init>:
 800312c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312e:	bf00      	nop
 8003130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003132:	bc08      	pop	{r3}
 8003134:	469e      	mov	lr, r3
 8003136:	4770      	bx	lr

08003138 <_fini>:
 8003138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313a:	bf00      	nop
 800313c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800313e:	bc08      	pop	{r3}
 8003140:	469e      	mov	lr, r3
 8003142:	4770      	bx	lr
