--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml test.twx test.ncd -o test.twr test.pcf -ucf nexys3.ucf

Design file:              test.ncd
Physical constraint file: test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 862 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.643ns.
--------------------------------------------------------------------------------

Paths for end point counter_19 (SLICE_X15Y37.B4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.593ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   counter<6>
                                                       counter_3
    SLICE_X14Y31.A1      net (fanout=2)        0.881   counter<3>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.B4      net (fanout=11)       0.719   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_191
                                                       counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (1.192ns logic, 2.401ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.408   counter<6>
                                                       counter_5
    SLICE_X14Y31.A4      net (fanout=2)        0.682   counter<5>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.B4      net (fanout=11)       0.719   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_191
                                                       counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (1.192ns logic, 2.202ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.391   counter<2>
                                                       counter_2
    SLICE_X14Y31.A2      net (fanout=2)        0.626   counter<2>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.B4      net (fanout=11)       0.719   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_191
                                                       counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.175ns logic, 2.146ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_18 (SLICE_X15Y37.A4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   counter<6>
                                                       counter_3
    SLICE_X14Y31.A1      net (fanout=2)        0.881   counter<3>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.A4      net (fanout=11)       0.665   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_181
                                                       counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.192ns logic, 2.347ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.408   counter<6>
                                                       counter_5
    SLICE_X14Y31.A4      net (fanout=2)        0.682   counter<5>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.A4      net (fanout=11)       0.665   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_181
                                                       counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.192ns logic, 2.148ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.391   counter<2>
                                                       counter_2
    SLICE_X14Y31.A2      net (fanout=2)        0.626   counter<2>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.A4      net (fanout=11)       0.665   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_181
                                                       counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.175ns logic, 2.092ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_21 (SLICE_X15Y37.D5), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.408   counter<6>
                                                       counter_3
    SLICE_X14Y31.A1      net (fanout=2)        0.881   counter<3>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.D5      net (fanout=11)       0.601   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_211
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (1.192ns logic, 2.283ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.244 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.408   counter<6>
                                                       counter_5
    SLICE_X14Y31.A4      net (fanout=2)        0.682   counter<5>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.D5      net (fanout=11)       0.601   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_211
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (1.192ns logic, 2.084ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.391   counter<2>
                                                       counter_2
    SLICE_X14Y31.A2      net (fanout=2)        0.626   counter<2>
    SLICE_X14Y31.A       Tilo                  0.203   PWR_5_o_counter[22]_equal_2_o<22>
                                                       PWR_5_o_counter[22]_equal_2_o<22>1
    SLICE_X15Y34.C2      net (fanout=2)        0.801   PWR_5_o_counter[22]_equal_2_o<22>
    SLICE_X15Y34.C       Tilo                  0.259   counter<13>
                                                       PWR_5_o_counter[22]_equal_2_o<22>5_1
    SLICE_X15Y37.D5      net (fanout=11)       0.601   PWR_5_o_counter[22]_equal_2_o<22>5
    SLICE_X15Y37.CLK     Tas                   0.322   counter<21>
                                                       Mcount_counter_eqn_211
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (1.175ns logic, 2.028ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd4 (SLICE_X8Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd2 (FF)
  Destination:          state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd2 to state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.200   state_FSM_FFd2
                                                       state_FSM_FFd2
    SLICE_X8Y25.B5       net (fanout=6)        0.096   state_FSM_FFd2
    SLICE_X8Y25.CLK      Tah         (-Th)    -0.121   state_FSM_FFd2
                                                       state_FSM_FFd4-In1
                                                       state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.321ns logic, 0.096ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point data_in_1 (SLICE_X11Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_in_1 (FF)
  Destination:          data_in_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data_in_1 to data_in_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.AQ      Tcko                  0.198   data_in<1>
                                                       data_in_1
    SLICE_X11Y24.A6      net (fanout=8)        0.025   data_in<1>
    SLICE_X11Y24.CLK     Tah         (-Th)    -0.215   data_in<1>
                                                       data_in_1_rstpot
                                                       data_in_1
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clk_20 (SLICE_X17Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_20 (FF)
  Destination:          clk_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_20 to clk_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.198   clk_20
                                                       clk_20
    SLICE_X17Y33.D6      net (fanout=2)        0.025   clk_20
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   clk_20
                                                       clk_20_rstpot
                                                       clk_20
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: state_FSM_FFd2/CLK
  Logical resource: state_FSM_FFd3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: state_FSM_FFd2/SR
  Logical resource: state_FSM_FFd3/SR
  Location pin: SLICE_X8Y25.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.643|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 862 paths, 0 nets, and 150 connections

Design statistics:
   Minimum period:   3.643ns{1}   (Maximum frequency: 274.499MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  6 17:16:42 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



