
---------- Begin Simulation Statistics ----------
final_tick                                66090836750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47110                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798632                       # Number of bytes of host memory used
host_op_rate                                    77409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.46                       # Real time elapsed on the host
host_tick_rate                              252773171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12317404                       # Number of instructions simulated
sim_ops                                      20239698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066091                       # Number of seconds simulated
sim_ticks                                 66090836750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2267691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               935                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2267560                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2265090                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2267691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2601                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2268199                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     224                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          514                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11323159                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13583563                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               978                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2263533                       # Number of branches committed
system.cpu.commit.bw_lim_events                748373                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           24060                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             12317404                       # Number of instructions committed
system.cpu.commit.committedOps               20239698                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    264308806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.076576                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.626283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    259121674     98.04%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       844467      0.32%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       968549      0.37%     98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       860121      0.33%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1052      0.00%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1716905      0.65%     99.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        31602      0.01%     99.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16063      0.01%     99.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       748373      0.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    264308806                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    2125317                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   92                       # Number of function calls committed.
system.cpu.commit.int_insts                  18239373                       # Number of committed integer instructions.
system.cpu.commit.loads                        126836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          218      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16412588     81.09%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1004      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          499996      2.47%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125048      0.62%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125036      0.62%     84.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750040      3.71%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             6      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1806      0.01%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2198750     10.86%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125030      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          153      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20239698                       # Class of committed instruction
system.cpu.commit.refs                        2325739                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    12317404                       # Number of Instructions Simulated
system.cpu.committedOps                      20239698                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              21.462586                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        21.462586                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             260873027                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20273160                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   878508                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    674010                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    986                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1886009                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      127932                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           470                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2199575                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         40993                       # TLB misses on write requests
system.cpu.fetch.Branches                     2268199                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    130459                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     264161717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   425                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12341826                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           267                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1972                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008580                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             149469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2265314                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.046685                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          264312540                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.076747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.768615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                261545548     98.95%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   129982      0.05%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53457      0.02%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54942      0.02%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      271      0.00%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17499      0.01%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    53557      0.02%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   184646      0.07%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2272638      0.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            264312540                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   4625598                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2125234                       # number of floating regfile writes
system.cpu.idleCycles                           50808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1150                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2264700                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.076624                       # Inst execution rate
system.cpu.iew.exec_refs                      2327527                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2199574                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4628310                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                128602                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                89                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2200046                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20263148                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                127953                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1586                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20256467                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     71                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              97795814                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    986                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              97795819                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1766                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1143                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          803                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            347                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17370512                       # num instructions consuming a value
system.cpu.iew.wb_count                      20255934                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662448                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11507062                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076622                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20256158                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27192557                       # number of integer regfile reads
system.cpu.int_regfile_writes                13667568                       # number of integer regfile writes
system.cpu.ipc                               0.046593                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.046593                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               574      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16427872     81.09%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1469      0.01%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  23      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.47%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125103      0.62%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125061      0.62%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750063      3.70%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3092      0.02%     88.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2199517     10.86%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125088      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            158      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20258053                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2375415                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4500935                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2125450                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2126075                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      261895                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012928                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11968      4.57%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93676     35.77%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  62497     23.86%     64.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 93717     35.78%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      6      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18143959                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          300589720                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18130484                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18160529                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20263068                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20258053                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               114                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             71                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        21643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     264312540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.076644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.610731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           259096434     98.03%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              990683      0.37%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              892952      0.34%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              199707      0.08%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              610253      0.23%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1017687      0.39%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1274915      0.48%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              135864      0.05%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               94045      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       264312540                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.076630                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      130506                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            80                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                46                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               41                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               128602                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2200046                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6858305                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                        264363348                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               102483087                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              29354784                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  46869                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1305360                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                   271                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50033420                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20268346                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            29391488                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2125229                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              157914769                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    986                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             158395854                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    36704                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4626326                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27212181                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  10057099                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    283824191                       # The number of ROB reads
system.cpu.rob.rob_writes                    40531284                       # The number of ROB writes
system.cpu.timesIdled                             223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       725172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1454645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          217                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1556601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            217                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       713937                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11235                       # Transaction distribution
system.membus.trans_dist::ReadExReq            713905                       # Transaction distribution
system.membus.trans_dist::ReadExResp           713905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15568                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2184118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2184118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2184118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     92378240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     92378240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92378240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            729473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  729473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              729473                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4486932500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3705982500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1477199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           366                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2334656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2335526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98676608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98708864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          725390                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45691968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1504316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000145                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1504098     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    218      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1504316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          770850750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         583920000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            273750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49420                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49452                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data               49420                       # number of overall hits
system.l2.overall_hits::total                   49452                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             729140                       # number of demand (read+write) misses
system.l2.demand_misses::total                 729474                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data            729140                       # number of overall misses
system.l2.overall_misses::total                729474                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  63923349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63950565500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  63923349000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63950565500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778560                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778560                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.912568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.936524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.912568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.936524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81486.526946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87669.513399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87666.682431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81486.526946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87669.513399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87666.682431                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              713937                       # number of writebacks
system.l2.writebacks::total                    713937                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        729140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            729474                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       729140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           729474                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  60277649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  60303200500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  60277649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  60303200500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.936524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.936524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76501.497006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82669.513399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82666.689286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76501.497006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82669.513399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82666.689286                       # average overall mshr miss latency
system.l2.replacements                         725390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       763262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           763262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       763262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       763262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              139                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          139                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             48787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          713905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              713905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  62725344250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62725344250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        762692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.936033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87862.312563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87862.312563                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       713905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         713905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  59155819250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  59155819250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.936033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82862.312563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82862.312563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            366                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.912568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81486.526946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81486.526946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76501.497006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76501.497006                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1198004750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1198004750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.960108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78635.034460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78635.034460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1121829750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1121829750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73635.034460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73635.034460                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.920545                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    729486                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.133830                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     84000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.007937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.536232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4084.376376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997539                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13182286                       # Number of tag accesses
system.l2.tags.data_accesses                 13182286                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       46664960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46686272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45691968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45691968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          729140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              729473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       713937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             713937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            322465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         706073070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             706395535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       322465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           322465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      691351029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            691351029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      691351029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           322465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        706073070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1397746564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1427874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1458278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090001000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2829618                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1339953                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      729473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     713937                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1458946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1427874                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             90990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             91180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             90938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             91194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             91216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             91444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             91202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            90920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            91114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            91200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            91384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            91318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89412                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37760442000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5835776000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             65480378000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25882.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44882.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1240535                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1088942                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1458946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1427874                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  729134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  729143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  89037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  89123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  89117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  89118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  89086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  89083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       557305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.754321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.353619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.542373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63         20764      3.73%      3.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       271286     48.68%     52.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        88751     15.93%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        44909      8.06%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        28615      5.13%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383        17720      3.18%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447        19422      3.48%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511        16857      3.02%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        48981      8.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       557305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        89082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.197256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.052497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.100131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         89081    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89082                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.247724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87854     98.62%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      0.10%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              985      1.11%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              141      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89082                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46686208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                45691232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46686272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45691968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       706.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       691.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    706.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    691.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66090730750                       # Total gap between requests
system.mem_ctrls.avgGap                      45787.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     46664896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45691232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 322465.277306388423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 706072101.591299533844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 691339892.893699765205                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1458280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1427874                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25970000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  65454408000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1601597676500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38993.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44884.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1121665.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    212789000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4422860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61455187750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       129960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           129960                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       129960                       # number of overall hits
system.cpu.icache.overall_hits::total          129960                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            499                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          499                       # number of overall misses
system.cpu.icache.overall_misses::total           499                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35902999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35902999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35902999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35902999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003825                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71949.897796                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71949.897796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71949.897796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71949.897796                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          844                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   120.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.icache.writebacks::total               139                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27661749                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27661749                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27661749                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27661749                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002805                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002805                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002805                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002805                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75578.549180                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75578.549180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75578.549180                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75578.549180                       # average overall mshr miss latency
system.cpu.icache.replacements                    139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       129960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          129960                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           499                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35902999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35902999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71949.897796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71949.897796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27661749                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27661749                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75578.549180                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75578.549180                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           213.745220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130325                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            357.054795                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             89250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   213.745220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.834942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.834942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            261283                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           261283                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1500524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1500524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1500524                       # number of overall hits
system.cpu.dcache.overall_hits::total         1500524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       826210                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         826210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       826210                       # number of overall misses
system.cpu.dcache.overall_misses::total        826210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  68915666750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68915666750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  68915666750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68915666750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2326734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2326734                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2326734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2326734                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.355094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.355094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355094                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83411.804202                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83411.804202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83411.804202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83411.804202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1454                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.529412                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763262                       # number of writebacks
system.cpu.dcache.writebacks::total            763262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       778560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778560                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  64904236250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64904236250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  64904236250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64904236250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.334615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.334615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.334615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.334615                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83364.462919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83364.462919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83364.462919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83364.462919                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777536                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        64314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           64314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4843244750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4843244750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       127830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       127830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.496879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.496879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76252.357674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76252.357674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15868                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1213230250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1213230250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.124134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.124134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76457.666373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76457.666373                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  64072422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  64072422000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84008.032055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84008.032055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  63691006000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  63691006000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83508.160568                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83508.160568                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66090836750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.172309                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2279084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.927307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.172309                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5432028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5432028                       # Number of data accesses

---------- End Simulation Statistics   ----------
