###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Aug 20 17:14:37 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.573
- Setup                         0.407
+ Phase Shift                  20.000
= Required Time                20.167
- Arrival Time                 17.816
= Slack Time                    2.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    2.351 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    2.351 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |    2.388 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    2.390 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |    2.420 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |    2.420 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.164 |   0.233 |    2.584 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.233 |    2.584 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.139 |   0.372 |    2.723 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.373 |    2.724 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.069 |   0.443 |    2.793 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.444 |    2.795 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.122 |   0.567 |    2.917 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.571 |    2.922 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.577 |   1.148 |    3.499 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.148 |    3.499 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.430 |   1.578 |    3.929 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.579 |    3.930 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.282 |   1.861 |    4.212 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.861 |    4.212 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.202 |   2.063 |    4.413 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.063 |    4.413 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.300 |   2.362 |    4.713 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.363 |    4.713 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.270 |   2.632 |    4.983 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.632 |    4.983 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.092 |    5.443 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.092 |    5.443 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.442 |    5.792 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.442 |    5.792 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.266 |   3.708 |    6.059 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.708 |    6.059 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.508 |   4.216 |    6.567 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.216 |    6.567 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.253 |   4.469 |    6.820 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.469 |    6.820 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.295 |   4.765 |    7.115 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.765 |    7.115 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.319 |   5.083 |    7.434 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.083 |    7.434 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.476 |   5.560 |    7.910 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.560 |    7.910 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.342 |   5.902 |    8.252 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.902 |    8.252 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.329 |   6.231 |    8.581 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.231 |    8.581 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.331 |   6.562 |    8.913 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.562 |    8.913 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   6.831 |    9.182 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.831 |    9.182 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.299 |    9.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.299 |    9.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.638 |    9.989 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.638 |    9.989 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.347 |   7.985 |   10.336 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.985 |   10.336 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.332 |   8.317 |   10.668 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.317 |   10.668 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.445 |   8.762 |   11.113 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.762 |   11.113 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M  | 0.282 |   9.044 |   11.395 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.044 |   11.395 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.470 |   9.514 |   11.865 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.514 |   11.865 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.343 |   9.857 |   12.208 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.857 |   12.208 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.344 |  10.201 |   12.551 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.201 |   12.551 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.344 |  10.545 |   12.896 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.545 |   12.896 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M    | 0.315 |  10.859 |   13.210 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.859 |   13.210 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M    | 0.371 |  11.231 |   13.581 | 
     | U0_ALU/div_52/U60/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |  11.231 |   13.582 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | CLKMX2X2M  | 0.293 |  11.524 |   13.875 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.524 |   13.875 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.468 |  11.992 |   14.343 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  11.992 |   14.343 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.345 |  12.337 |   14.688 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.337 |   14.688 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.341 |  12.678 |   15.029 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.678 |   15.029 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.351 |  13.029 |   15.379 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.029 |   15.380 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.349 |  13.378 |   15.729 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.378 |   15.729 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M    | 0.343 |  13.721 |   16.072 | 
     | U0_ALU/div_52/U71/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.721 |   16.072 | 
     | U0_ALU/div_52/U71/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.427 |  14.149 |   16.499 | 
     | U0_ALU/div_52/U61/S0                      |  v   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |  14.149 |   16.500 | 
     | U0_ALU/div_52/U61/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | CLKMX2X2M  | 0.278 |  14.427 |   16.777 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  14.427 |   16.777 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M    | 0.455 |  14.882 |   17.233 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  14.882 |   17.233 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M    | 0.344 |  15.227 |   17.577 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  15.227 |   17.577 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M    | 0.343 |  15.569 |   17.920 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  15.569 |   17.920 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M    | 0.347 |  15.917 |   18.268 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  15.917 |   18.268 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M    | 0.339 |  16.256 |   18.607 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  16.256 |   18.607 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M    | 0.350 |  16.606 |   18.957 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  16.606 |   18.957 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N125                       | ADDFX2M    | 0.363 |  16.969 |   19.320 | 
     | U0_ALU/U88/C0                             |  v   | U0_ALU/N125                       | AOI222X1M  | 0.000 |  16.969 |   19.320 | 
     | U0_ALU/U88/Y                              |  ^   | U0_ALU/n111                       | AOI222X1M  | 0.608 |  17.578 |   19.928 | 
     | U0_ALU/U85/A1                             |  ^   | U0_ALU/n111                       | AOI31X2M   | 0.000 |  17.578 |   19.929 | 
     | U0_ALU/U85/Y                              |  v   | U0_ALU/ALU_OUT_Comb[0]            | AOI31X2M   | 0.238 |  17.816 |   20.166 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/ALU_OUT_Comb[0]            | SDFFRQX2M  | 0.000 |  17.816 |   20.167 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |   -2.351 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |   -2.351 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |   -2.313 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |   -2.312 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |   -2.282 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |   -2.282 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |   -2.118 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |   -2.118 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |   -1.979 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |   -1.978 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |   -1.778 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.573 |   -1.777 | 
     | U0_ALU/ALU_OUT_reg[0]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.000 |   0.573 |   -1.777 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.573
- Setup                         0.413
+ Phase Shift                  20.000
= Required Time                20.160
- Arrival Time                 14.853
= Slack Time                    5.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    5.308 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    5.308 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |    5.345 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    5.346 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |    5.376 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |    5.377 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.164 |   0.233 |    5.540 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.233 |    5.541 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.139 |   0.372 |    5.680 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.373 |    5.681 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.069 |   0.443 |    5.750 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.444 |    5.752 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.122 |   0.567 |    5.874 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.571 |    5.879 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.577 |   1.148 |    6.455 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.148 |    6.456 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.430 |   1.578 |    6.886 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.579 |    6.887 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.282 |   1.861 |    7.169 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.861 |    7.169 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.202 |   2.063 |    7.370 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.063 |    7.370 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.300 |   2.362 |    7.670 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.363 |    7.670 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.270 |   2.632 |    7.940 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.632 |    7.940 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.092 |    8.400 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.092 |    8.400 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.442 |    8.749 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.442 |    8.749 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.266 |   3.708 |    9.016 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.708 |    9.016 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.508 |   4.216 |    9.524 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.216 |    9.524 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.253 |   4.469 |    9.777 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.469 |    9.777 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.295 |   4.765 |   10.072 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.765 |   10.072 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.319 |   5.083 |   10.391 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.083 |   10.391 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.476 |   5.560 |   10.867 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.560 |   10.867 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.342 |   5.902 |   11.209 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.902 |   11.209 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.329 |   6.231 |   11.538 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.231 |   11.538 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.331 |   6.562 |   11.870 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.562 |   11.870 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   6.831 |   12.139 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.831 |   12.139 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.299 |   12.607 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.299 |   12.607 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.638 |   12.945 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.638 |   12.945 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.347 |   7.985 |   13.293 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.985 |   13.293 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.332 |   8.317 |   13.624 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.317 |   13.624 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.445 |   8.762 |   14.070 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.762 |   14.070 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M  | 0.282 |   9.044 |   14.352 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.044 |   14.352 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.470 |   9.514 |   14.821 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.514 |   14.821 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.343 |   9.857 |   15.164 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.857 |   15.164 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.344 |  10.201 |   15.508 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.201 |   15.508 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.344 |  10.545 |   15.852 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.545 |   15.852 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M    | 0.315 |  10.859 |   16.167 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.859 |   16.167 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M    | 0.371 |  11.231 |   16.538 | 
     | U0_ALU/div_52/U60/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |  11.231 |   16.538 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | CLKMX2X2M  | 0.293 |  11.524 |   16.831 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.524 |   16.831 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.468 |  11.992 |   17.300 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  11.992 |   17.300 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.345 |  12.337 |   17.644 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.337 |   17.645 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.341 |  12.678 |   17.986 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.678 |   17.986 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.351 |  13.029 |   18.336 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.029 |   18.336 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.349 |  13.378 |   18.686 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.378 |   18.686 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M    | 0.343 |  13.721 |   19.029 | 
     | U0_ALU/div_52/U71/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.721 |   19.029 | 
     | U0_ALU/div_52/U71/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.427 |  14.149 |   19.456 | 
     | U0_ALU/U91/A0                             |  v   | U0_ALU/N126                       | AOI222X1M  | 0.001 |  14.149 |   19.457 | 
     | U0_ALU/U91/Y                              |  ^   | U0_ALU/n99                        | AOI222X1M  | 0.432 |  14.582 |   19.889 | 
     | U0_ALU/U89/A1                             |  ^   | U0_ALU/n99                        | AOI31X2M   | 0.000 |  14.582 |   19.889 | 
     | U0_ALU/U89/Y                              |  v   | U0_ALU/ALU_OUT_Comb[1]            | AOI31X2M   | 0.271 |  14.853 |   20.160 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/ALU_OUT_Comb[1]            | SDFFRQX2M  | 0.000 |  14.853 |   20.160 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |   -5.308 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |   -5.307 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |   -5.270 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |   -5.269 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |   -5.239 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |   -5.238 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |   -5.075 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |   -5.075 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |   -4.935 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |   -4.934 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |   -4.734 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |   -4.734 | 
     | U0_ALU/ALU_OUT_reg[1]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.000 |   0.574 |   -4.734 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                20.164
- Arrival Time                 12.030
= Slack Time                    8.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    8.134 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    8.134 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |    8.171 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    8.173 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |    8.202 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |    8.203 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.164 |   0.233 |    8.367 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.233 |    8.367 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.139 |   0.372 |    8.506 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.373 |    8.507 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.069 |   0.442 |    8.576 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.444 |    8.578 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.122 |   0.567 |    8.700 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.571 |    8.705 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.577 |   1.148 |    9.282 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.148 |    9.282 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.430 |   1.578 |    9.712 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.579 |    9.713 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.282 |   1.861 |    9.995 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.861 |    9.995 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.202 |   2.063 |   10.196 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.063 |   10.196 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.300 |   2.362 |   10.496 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.362 |   10.496 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.270 |   2.632 |   10.766 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.632 |   10.766 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.092 |   11.226 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.092 |   11.226 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.442 |   11.575 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.442 |   11.575 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.266 |   3.708 |   11.842 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.708 |   11.842 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.508 |   4.216 |   12.350 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.216 |   12.350 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.253 |   4.469 |   12.603 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.469 |   12.603 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.295 |   4.765 |   12.898 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.765 |   12.898 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.319 |   5.083 |   13.217 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.083 |   13.217 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.476 |   5.560 |   13.693 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.560 |   13.693 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.342 |   5.901 |   14.035 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.901 |   14.035 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.329 |   6.231 |   14.364 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.231 |   14.364 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.331 |   6.562 |   14.696 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.562 |   14.696 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   6.831 |   14.965 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.831 |   14.965 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.299 |   15.433 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.299 |   15.433 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.638 |   15.771 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.638 |   15.771 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.347 |   7.985 |   16.119 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.985 |   16.119 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.332 |   8.317 |   16.451 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.317 |   16.451 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.445 |   8.762 |   16.896 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.762 |   16.896 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M  | 0.282 |   9.044 |   17.178 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.044 |   17.178 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.470 |   9.514 |   17.647 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.514 |   17.647 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.343 |   9.857 |   17.990 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.857 |   17.990 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.344 |  10.201 |   18.334 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.201 |   18.334 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.344 |  10.545 |   18.678 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.545 |   18.678 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M    | 0.315 |  10.859 |   18.993 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.859 |   18.993 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M    | 0.371 |  11.231 |   19.364 | 
     | U0_ALU/U64/C0                             |  v   | U0_ALU/N127                       | AOI222X1M  | 0.000 |  11.231 |   19.365 | 
     | U0_ALU/U64/Y                              |  ^   | U0_ALU/n93                        | AOI222X1M  | 0.543 |  11.774 |   19.907 | 
     | U0_ALU/U61/A1                             |  ^   | U0_ALU/n93                        | AOI31X2M   | 0.000 |  11.774 |   19.907 | 
     | U0_ALU/U61/Y                              |  v   | U0_ALU/ALU_OUT_Comb[2]            | AOI31X2M   | 0.256 |  12.030 |   20.164 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/ALU_OUT_Comb[2]            | SDFFRQX2M  | 0.000 |  12.030 |   20.164 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |   -8.134 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |   -8.134 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |   -8.096 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |   -8.095 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |   -8.065 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |   -8.064 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |   -7.901 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |   -7.901 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |   -7.762 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |   -7.760 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |   -7.561 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |   -7.560 | 
     | U0_ALU/ALU_OUT_reg[2]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |   -7.560 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.409
+ Phase Shift                  20.000
= Required Time                20.165
- Arrival Time                  9.571
= Slack Time                   10.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   10.594 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   10.594 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |   10.632 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   10.633 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |   10.663 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |   10.663 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.164 |   0.233 |   10.827 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.233 |   10.827 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.139 |   0.372 |   10.966 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.373 |   10.967 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.069 |   0.442 |   11.037 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.444 |   11.039 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.122 |   0.567 |   11.161 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.571 |   11.165 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.577 |   1.148 |   11.742 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.148 |   11.742 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.430 |   1.578 |   12.172 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.579 |   12.173 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.282 |   1.861 |   12.455 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.861 |   12.455 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.202 |   2.063 |   12.657 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.063 |   12.657 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.300 |   2.362 |   12.957 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.362 |   12.957 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.270 |   2.632 |   13.227 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.632 |   13.227 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.092 |   13.686 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.092 |   13.686 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.442 |   14.036 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.442 |   14.036 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.266 |   3.708 |   14.302 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.708 |   14.302 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.508 |   4.216 |   14.810 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.216 |   14.810 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.253 |   4.469 |   15.064 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.469 |   15.064 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.295 |   4.765 |   15.359 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.765 |   15.359 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.319 |   5.083 |   15.677 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.083 |   15.678 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.476 |   5.560 |   16.154 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.560 |   16.154 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.342 |   5.901 |   16.496 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.901 |   16.496 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.329 |   6.231 |   16.825 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.231 |   16.825 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.331 |   6.562 |   17.156 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.562 |   17.156 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.269 |   6.831 |   17.425 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.831 |   17.425 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.299 |   17.893 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.299 |   17.893 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.339 |   7.638 |   18.232 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.638 |   18.232 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.347 |   7.985 |   18.579 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.985 |   18.579 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.332 |   8.317 |   18.911 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.317 |   18.911 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.445 |   8.762 |   19.356 | 
     | U0_ALU/U68/C0                             |  v   | U0_ALU/N128                       | AOI222X1M  | 0.000 |   8.762 |   19.357 | 
     | U0_ALU/U68/Y                              |  ^   | U0_ALU/n87                        | AOI222X1M  | 0.556 |   9.319 |   19.913 | 
     | U0_ALU/U65/A1                             |  ^   | U0_ALU/n87                        | AOI31X2M   | 0.000 |   9.319 |   19.913 | 
     | U0_ALU/U65/Y                              |  v   | U0_ALU/ALU_OUT_Comb[3]            | AOI31X2M   | 0.252 |   9.571 |   20.165 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/ALU_OUT_Comb[3]            | SDFFRQX2M  | 0.000 |   9.571 |   20.165 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -10.594 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -10.594 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -10.557 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -10.555 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -10.525 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -10.525 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -10.361 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -10.361 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -10.222 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -10.221 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -10.021 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -10.020 | 
     | U0_ALU/ALU_OUT_reg[3]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -10.020 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.199
- Arrival Time                  8.051
= Slack Time                   12.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.148 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   12.148 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   12.186 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   12.187 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   12.217 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   12.217 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   12.381 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   12.381 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   12.520 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   12.521 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.442 |   12.591 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   12.592 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   12.715 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   12.719 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   13.539 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   13.542 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.834 |   13.983 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   13.983 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   14.269 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   14.269 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   14.456 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   14.456 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   15.011 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   15.011 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   15.596 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   15.596 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   16.165 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   16.165 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   16.730 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   16.730 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   17.290 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   17.290 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   17.868 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.720 |   17.868 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.169 |   5.889 |   18.037 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.889 |   18.037 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.086 |   5.975 |   18.123 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.975 |   18.123 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.388 |   6.363 |   18.512 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.363 |   18.512 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.298 |   6.661 |   18.809 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   6.661 |   18.809 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.420 |   7.081 |   19.229 | 
     | U0_ALU/mult_49/FS_1/U21/A1     |  v   | U0_ALU/mult_49/FS_1/n21      | OAI21BX1M  | 0.000 |   7.081 |   19.229 | 
     | U0_ALU/mult_49/FS_1/U21/Y      |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21BX1M  | 0.292 |   7.374 |   19.522 | 
     | U0_ALU/mult_49/FS_1/U19/A1     |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21X1M   | 0.000 |   7.374 |   19.522 | 
     | U0_ALU/mult_49/FS_1/U19/Y      |  v   | U0_ALU/mult_49/FS_1/n19      | OAI21X1M   | 0.146 |   7.519 |   19.667 | 
     | U0_ALU/mult_49/FS_1/U2/B0N     |  v   | U0_ALU/mult_49/FS_1/n19      | AOI21BX2M  | 0.000 |   7.519 |   19.667 | 
     | U0_ALU/mult_49/FS_1/U2/Y       |  v   | U0_ALU/mult_49/FS_1/n1       | AOI21BX2M  | 0.185 |   7.704 |   19.852 | 
     | U0_ALU/mult_49/FS_1/U6/B       |  v   | U0_ALU/mult_49/FS_1/n1       | XNOR2X2M   | 0.000 |   7.704 |   19.852 | 
     | U0_ALU/mult_49/FS_1/U6/Y       |  v   | U0_ALU/N124                  | XNOR2X2M   | 0.159 |   7.863 |   20.011 | 
     | U0_ALU/U39/A0N                 |  v   | U0_ALU/N124                  | OAI2BB1X2M | 0.000 |   7.863 |   20.011 | 
     | U0_ALU/U39/Y                   |  v   | U0_ALU/ALU_OUT_Comb[15]      | OAI2BB1X2M | 0.187 |   8.051 |   20.199 | 
     | U0_ALU/ALU_OUT_reg[15]/D       |  v   | U0_ALU/ALU_OUT_Comb[15]      | SDFFRQX2M  | 0.000 |   8.051 |   20.199 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.148 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.148 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.110 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.109 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.079 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.079 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -11.915 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -11.915 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -11.776 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -11.775 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -11.575 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -11.574 | 
     | U0_ALU/ALU_OUT_reg[15]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -11.574 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                20.200
- Arrival Time                  7.830
= Slack Time                   12.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.370 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   12.370 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   12.408 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   12.409 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   12.439 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   12.439 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   12.603 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   12.603 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   12.742 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   12.743 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   12.812 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   12.814 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   12.937 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   12.941 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   13.761 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   13.764 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.834 |   14.204 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   14.205 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   14.491 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   14.491 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   14.678 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   14.678 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   15.233 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   15.233 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   15.818 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   15.818 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   16.387 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   16.387 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   16.952 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   16.952 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   17.512 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   17.512 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   18.090 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.720 |   18.090 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.169 |   5.889 |   18.259 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.889 |   18.259 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.086 |   5.975 |   18.345 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.975 |   18.345 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.388 |   6.364 |   18.733 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.364 |   18.733 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.298 |   6.661 |   19.031 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   6.661 |   19.031 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.420 |   7.081 |   19.451 | 
     | U0_ALU/mult_49/FS_1/U21/A1     |  v   | U0_ALU/mult_49/FS_1/n21      | OAI21BX1M  | 0.000 |   7.081 |   19.451 | 
     | U0_ALU/mult_49/FS_1/U21/Y      |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21BX1M  | 0.292 |   7.374 |   19.744 | 
     | U0_ALU/mult_49/FS_1/U20/C      |  ^   | U0_ALU/mult_49/FS_1/n18      | XOR3XLM    | 0.000 |   7.374 |   19.744 | 
     | U0_ALU/mult_49/FS_1/U20/Y      |  v   | U0_ALU/N123                  | XOR3XLM    | 0.259 |   7.632 |   20.002 | 
     | U0_ALU/U38/A0N                 |  v   | U0_ALU/N123                  | OAI2BB1X2M | 0.000 |   7.632 |   20.002 | 
     | U0_ALU/U38/Y                   |  v   | U0_ALU/ALU_OUT_Comb[14]      | OAI2BB1X2M | 0.198 |   7.830 |   20.200 | 
     | U0_ALU/ALU_OUT_reg[14]/D       |  v   | U0_ALU/ALU_OUT_Comb[14]      | SDFFRQX2M  | 0.000 |   7.830 |   20.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.370 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.370 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.332 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.331 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.301 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.301 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -12.137 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -12.137 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -11.998 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -11.997 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -11.797 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -11.796 | 
     | U0_ALU/ALU_OUT_reg[14]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -11.796 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                20.199
- Arrival Time                  7.419
= Slack Time                   12.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.780 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   12.780 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   12.818 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   12.819 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   12.849 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   12.849 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   13.013 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   13.013 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   13.152 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   13.153 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.442 |   13.223 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   13.225 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   13.347 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   13.351 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   14.172 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   14.174 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.834 |   14.615 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   14.615 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   14.902 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   14.902 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   15.089 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   15.089 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   15.643 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   15.643 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   16.228 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   16.228 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   16.797 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   16.797 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   17.362 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   17.362 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   17.922 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   17.922 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   18.500 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.720 |   18.500 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.169 |   5.889 |   18.670 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.889 |   18.670 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.086 |   5.975 |   18.755 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.975 |   18.755 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.388 |   6.363 |   19.144 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.363 |   19.144 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.298 |   6.661 |   19.441 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   6.661 |   19.441 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.420 |   7.081 |   19.862 | 
     | U0_ALU/mult_49/FS_1/U22/A      |  v   | U0_ALU/mult_49/FS_1/n21      | XNOR2X1M   | 0.000 |   7.081 |   19.862 | 
     | U0_ALU/mult_49/FS_1/U22/Y      |  v   | U0_ALU/N122                  | XNOR2X1M   | 0.152 |   7.234 |   20.014 | 
     | U0_ALU/U37/A0N                 |  v   | U0_ALU/N122                  | OAI2BB1X2M | 0.000 |   7.234 |   20.014 | 
     | U0_ALU/U37/Y                   |  v   | U0_ALU/ALU_OUT_Comb[13]      | OAI2BB1X2M | 0.186 |   7.419 |   20.199 | 
     | U0_ALU/ALU_OUT_reg[13]/D       |  v   | U0_ALU/ALU_OUT_Comb[13]      | SDFFRQX2M  | 0.000 |   7.419 |   20.199 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.780 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.780 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.743 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.741 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.711 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.711 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -12.547 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -12.547 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -12.408 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -12.407 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -12.207 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -12.206 | 
     | U0_ALU/ALU_OUT_reg[13]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -12.206 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                20.174
- Arrival Time                  7.313
= Slack Time                   12.861
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   12.861 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   12.862 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |   12.899 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   12.900 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |   12.930 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |   12.931 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.164 |   0.233 |   13.094 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.233 |   13.094 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.139 |   0.372 |   13.234 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.373 |   13.235 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.069 |   0.443 |   13.304 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.444 |   13.306 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.122 |   0.567 |   13.428 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.571 |   13.433 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.577 |   1.148 |   14.009 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.148 |   14.010 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.430 |   1.578 |   14.440 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.579 |   14.441 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.282 |   1.861 |   14.723 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.861 |   14.723 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.202 |   2.063 |   14.924 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.063 |   14.924 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.300 |   2.362 |   15.224 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.363 |   15.224 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.270 |   2.632 |   15.494 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.632 |   15.494 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.092 |   15.954 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.092 |   15.954 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.442 |   16.303 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.442 |   16.303 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.266 |   3.708 |   16.570 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.708 |   16.570 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.508 |   4.216 |   17.078 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.216 |   17.078 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.253 |   4.469 |   17.331 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.469 |   17.331 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.295 |   4.765 |   17.626 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.765 |   17.626 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.319 |   5.083 |   17.945 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.083 |   17.945 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.476 |   5.560 |   18.421 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.560 |   18.421 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.342 |   5.902 |   18.763 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.902 |   18.763 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.329 |   6.231 |   19.092 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.231 |   19.092 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.331 |   6.562 |   19.423 | 
     | U0_ALU/U72/C0                             |  v   | U0_ALU/N129                       | AOI222X1M  | 0.000 |   6.562 |   19.424 | 
     | U0_ALU/U72/Y                              |  ^   | U0_ALU/n81                        | AOI222X1M  | 0.539 |   7.101 |   19.963 | 
     | U0_ALU/U69/A1                             |  ^   | U0_ALU/n81                        | AOI31X2M   | 0.000 |   7.101 |   19.963 | 
     | U0_ALU/U69/Y                              |  v   | U0_ALU/ALU_OUT_Comb[4]            | AOI31X2M   | 0.211 |   7.312 |   20.174 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/ALU_OUT_Comb[4]            | SDFFRQX2M  | 0.000 |   7.313 |   20.174 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.861 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.861 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.824 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.823 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.793 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.792 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -12.629 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -12.628 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -12.489 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -12.488 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -12.288 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -12.288 | 
     | U0_ALU/ALU_OUT_reg[4]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -12.288 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                20.199
- Arrival Time                  7.072
= Slack Time                   13.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.127 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.127 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.165 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.166 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.196 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.197 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   13.360 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   13.360 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   13.499 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   13.501 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   13.570 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   13.572 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   13.694 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   13.699 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   14.519 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   14.521 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.835 |   14.962 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   14.963 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   15.249 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   15.249 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   15.436 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   15.436 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   15.990 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   15.990 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   16.575 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   16.575 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   17.144 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   17.144 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   17.709 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   17.709 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   18.270 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   18.270 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   18.847 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.720 |   18.847 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.169 |   5.889 |   19.017 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.889 |   19.017 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.086 |   5.975 |   19.102 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.975 |   19.102 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.388 |   6.364 |   19.491 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.364 |   19.491 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.298 |   6.661 |   19.788 | 
     | U0_ALU/mult_49/FS_1/U27/B      |  v   | U0_ALU/mult_49/FS_1/n25      | CLKXOR2X2M | 0.000 |   6.661 |   19.788 | 
     | U0_ALU/mult_49/FS_1/U27/Y      |  v   | U0_ALU/N121                  | CLKXOR2X2M | 0.233 |   6.894 |   20.022 | 
     | U0_ALU/U36/A0N                 |  v   | U0_ALU/N121                  | OAI2BB1X2M | 0.000 |   6.894 |   20.022 | 
     | U0_ALU/U36/Y                   |  v   | U0_ALU/ALU_OUT_Comb[12]      | OAI2BB1X2M | 0.178 |   7.072 |   20.199 | 
     | U0_ALU/ALU_OUT_reg[12]/D       |  v   | U0_ALU/ALU_OUT_Comb[12]      | SDFFRQX2M  | 0.000 |   7.072 |   20.199 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.127 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.127 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.090 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.088 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.058 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.058 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -12.894 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -12.894 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -12.755 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -12.754 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -12.554 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -12.553 | 
     | U0_ALU/ALU_OUT_reg[12]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -12.553 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                20.201
- Arrival Time                  6.696
= Slack Time                   13.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.504 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.505 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.542 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.543 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.573 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.574 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   13.737 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   13.737 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   13.877 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   13.878 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   13.947 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   13.949 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   14.071 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   14.076 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   14.896 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   14.898 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.835 |   15.339 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   15.340 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   15.626 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   15.626 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   15.813 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   15.813 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   16.367 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   16.367 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   16.952 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   16.953 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   17.521 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   17.521 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   18.086 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   18.086 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   18.647 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   18.647 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   19.224 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.720 |   19.224 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.169 |   5.889 |   19.394 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.889 |   19.394 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.086 |   5.975 |   19.480 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.975 |   19.480 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.388 |   6.364 |   19.868 | 
     | U0_ALU/mult_49/FS_1/U15/A      |  v   | U0_ALU/mult_49/FS_1/n10      | XNOR2X1M   | 0.000 |   6.364 |   19.868 | 
     | U0_ALU/mult_49/FS_1/U15/Y      |  v   | U0_ALU/N120                  | XNOR2X1M   | 0.152 |   6.515 |   20.020 | 
     | U0_ALU/U35/A0N                 |  v   | U0_ALU/N120                  | OAI2BB1X2M | 0.000 |   6.515 |   20.020 | 
     | U0_ALU/U35/Y                   |  v   | U0_ALU/ALU_OUT_Comb[11]      | OAI2BB1X2M | 0.181 |   6.696 |   20.201 | 
     | U0_ALU/ALU_OUT_reg[11]/D       |  v   | U0_ALU/ALU_OUT_Comb[11]      | SDFFRQX2M  | 0.000 |   6.696 |   20.201 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.504 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.504 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.467 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.466 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.436 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.435 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -13.272 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -13.271 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -13.132 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -13.131 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -12.931 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -12.930 | 
     | U0_ALU/ALU_OUT_reg[11]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -12.930 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[0][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                20.200
- Arrival Time                  6.394
= Slack Time                   13.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.806 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.806 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.843 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.845 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.874 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.875 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   14.039 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   14.039 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   14.178 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   14.179 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   14.248 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   14.250 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   14.372 | 
     | U0_RegFile/regArr_reg[0][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.004 |   0.571 |   14.377 | 
     | U0_RegFile/regArr_reg[0][0]/Q  |  ^   | Operand_A[0]                 | SDFFRQX2M  | 0.670 |   1.241 |   15.046 | 
     | U0_ALU/FE_DBTC7_Operand_A_0_/A |  ^   | Operand_A[0]                 | INVX2M     | 0.002 |   1.243 |   15.048 | 
     | U0_ALU/FE_DBTC7_Operand_A_0_/Y |  v   | U0_ALU/FE_DBTN7_Operand_A_0_ | INVX2M     | 0.353 |   1.596 |   15.401 | 
     | U0_ALU/mult_49/U113/B          |  v   | U0_ALU/FE_DBTN7_Operand_A_0_ | NOR2X1M    | 0.001 |   1.597 |   15.402 | 
     | U0_ALU/mult_49/U113/Y          |  ^   | U0_ALU/mult_49/ab[0][4]      | NOR2X1M    | 0.235 |   1.832 |   15.637 | 
     | U0_ALU/mult_49/U4/A            |  ^   | U0_ALU/mult_49/ab[0][4]      | AND2X2M    | 0.000 |   1.832 |   15.637 | 
     | U0_ALU/mult_49/U4/Y            |  ^   | U0_ALU/mult_49/n5            | AND2X2M    | 0.172 |   2.004 |   15.810 | 
     | U0_ALU/mult_49/S2_2_3/B        |  ^   | U0_ALU/mult_49/n5            | ADDFX2M    | 0.000 |   2.004 |   15.810 | 
     | U0_ALU/mult_49/S2_2_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][3]  | ADDFX2M    | 0.550 |   2.554 |   16.360 | 
     | U0_ALU/mult_49/S2_3_3/B        |  ^   | U0_ALU/mult_49/CARRYB[2][3]  | ADDFX2M    | 0.000 |   2.554 |   16.360 | 
     | U0_ALU/mult_49/S2_3_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][3]  | ADDFX2M    | 0.561 |   3.115 |   16.921 | 
     | U0_ALU/mult_49/S2_4_3/B        |  ^   | U0_ALU/mult_49/CARRYB[3][3]  | ADDFX2M    | 0.000 |   3.115 |   16.921 | 
     | U0_ALU/mult_49/S2_4_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][3]  | ADDFX2M    | 0.561 |   3.676 |   17.481 | 
     | U0_ALU/mult_49/S2_5_3/B        |  ^   | U0_ALU/mult_49/CARRYB[4][3]  | ADDFX2M    | 0.000 |   3.676 |   17.481 | 
     | U0_ALU/mult_49/S2_5_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][3]  | ADDFX2M    | 0.565 |   4.241 |   18.047 | 
     | U0_ALU/mult_49/S2_6_3/B        |  ^   | U0_ALU/mult_49/CARRYB[5][3]  | ADDFX2M    | 0.000 |   4.241 |   18.047 | 
     | U0_ALU/mult_49/S2_6_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][3]  | ADDFX2M    | 0.563 |   4.804 |   18.610 | 
     | U0_ALU/mult_49/S4_3/B          |  ^   | U0_ALU/mult_49/CARRYB[6][3]  | ADDFX2M    | 0.000 |   4.804 |   18.610 | 
     | U0_ALU/mult_49/S4_3/S          |  v   | U0_ALU/mult_49/SUMB[7][3]    | ADDFX2M    | 0.596 |   5.401 |   19.206 | 
     | U0_ALU/mult_49/U14/B           |  v   | U0_ALU/mult_49/SUMB[7][3]    | CLKXOR2X2M | 0.000 |   5.401 |   19.206 | 
     | U0_ALU/mult_49/U14/Y           |  v   | U0_ALU/mult_49/A1[8]         | CLKXOR2X2M | 0.273 |   5.674 |   19.479 | 
     | U0_ALU/mult_49/FS_1/U33/B      |  v   | U0_ALU/mult_49/A1[8]         | NOR2X1M    | 0.000 |   5.674 |   19.479 | 
     | U0_ALU/mult_49/FS_1/U33/Y      |  ^   | U0_ALU/mult_49/FS_1/n16      | NOR2X1M    | 0.166 |   5.840 |   19.645 | 
     | U0_ALU/mult_49/FS_1/U18/AN     |  ^   | U0_ALU/mult_49/FS_1/n16      | NAND2BX1M  | 0.000 |   5.840 |   19.645 | 
     | U0_ALU/mult_49/FS_1/U18/Y      |  ^   | U0_ALU/mult_49/FS_1/n14      | NAND2BX1M  | 0.164 |   6.004 |   19.810 | 
     | U0_ALU/mult_49/FS_1/U17/A      |  ^   | U0_ALU/mult_49/FS_1/n14      | CLKXOR2X2M | 0.000 |   6.004 |   19.810 | 
     | U0_ALU/mult_49/FS_1/U17/Y      |  v   | U0_ALU/N119                  | CLKXOR2X2M | 0.213 |   6.217 |   20.023 | 
     | U0_ALU/U34/A0N                 |  v   | U0_ALU/N119                  | OAI2BB1X2M | 0.000 |   6.217 |   20.023 | 
     | U0_ALU/U34/Y                   |  v   | U0_ALU/ALU_OUT_Comb[10]      | OAI2BB1X2M | 0.177 |   6.394 |   20.200 | 
     | U0_ALU/ALU_OUT_reg[10]/D       |  v   | U0_ALU/ALU_OUT_Comb[10]      | SDFFRQX2M  | 0.000 |   6.394 |   20.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.806 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.806 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.768 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.767 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.737 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.736 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -13.573 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -13.573 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -13.434 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -13.432 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -13.233 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -13.231 | 
     | U0_ALU/ALU_OUT_reg[10]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -13.231 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                20.200
- Arrival Time                  6.273
= Slack Time                   13.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.927 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.927 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.964 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.966 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.996 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.996 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   14.160 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   14.160 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   14.299 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   14.300 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   14.369 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   14.371 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   14.493 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   14.498 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   15.318 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   15.320 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.835 |   15.761 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   15.762 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   16.048 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   16.048 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   16.235 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   16.235 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   16.790 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   16.790 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   17.375 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   17.375 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   17.944 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   17.944 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   18.509 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   18.509 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   19.069 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   19.069 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   19.647 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.720 |   19.647 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.169 |   5.889 |   19.816 | 
     | U0_ALU/mult_49/FS_1/U5/A       |  ^   | U0_ALU/mult_49/n11           | INVX2M     | 0.000 |   5.889 |   19.816 | 
     | U0_ALU/mult_49/FS_1/U5/Y       |  v   | U0_ALU/mult_49/FS_1/n8       | INVX2M     | 0.051 |   5.940 |   19.867 | 
     | U0_ALU/mult_49/FS_1/U4/B       |  v   | U0_ALU/mult_49/FS_1/n8       | XNOR2X2M   | 0.000 |   5.940 |   19.867 | 
     | U0_ALU/mult_49/FS_1/U4/Y       |  v   | U0_ALU/N118                  | XNOR2X2M   | 0.153 |   6.093 |   20.020 | 
     | U0_ALU/U33/A0N                 |  v   | U0_ALU/N118                  | OAI2BB1X2M | 0.000 |   6.093 |   20.020 | 
     | U0_ALU/U33/Y                   |  v   | U0_ALU/ALU_OUT_Comb[9]       | OAI2BB1X2M | 0.180 |   6.273 |   20.200 | 
     | U0_ALU/ALU_OUT_reg[9]/D        |  v   | U0_ALU/ALU_OUT_Comb[9]       | SDFFRQX2M  | 0.000 |   6.273 |   20.200 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.927 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.927 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.889 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.888 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.858 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.858 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -13.694 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -13.694 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -13.555 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -13.554 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -13.354 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -13.353 | 
     | U0_ALU/ALU_OUT_reg[9]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -13.353 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.389
+ Phase Shift                  20.000
= Required Time                20.185
- Arrival Time                  6.126
= Slack Time                   14.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.059 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.059 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.096 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.098 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.128 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.128 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   14.292 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   14.292 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   14.431 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   14.432 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   14.501 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   14.503 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   14.625 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   14.630 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   15.450 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   15.452 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.835 |   15.893 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   15.894 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   16.180 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   16.180 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   16.367 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   16.367 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   16.921 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   16.921 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   17.507 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   17.507 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   18.076 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   18.076 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   18.641 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   18.641 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   19.201 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   19.201 | 
     | U0_ALU/mult_49/S4_0/S          |  v   | U0_ALU/N116                  | ADDFX2M    | 0.587 |   5.729 |   19.788 | 
     | U0_ALU/U82/B0                  |  v   | U0_ALU/N116                  | AOI22X1M   | 0.000 |   5.729 |   19.788 | 
     | U0_ALU/U82/Y                   |  ^   | U0_ALU/n56                   | AOI22X1M   | 0.253 |   5.982 |   20.041 | 
     | U0_ALU/U81/A1                  |  ^   | U0_ALU/n56                   | AOI31X2M   | 0.000 |   5.982 |   20.041 | 
     | U0_ALU/U81/Y                   |  v   | U0_ALU/ALU_OUT_Comb[7]       | AOI31X2M   | 0.144 |   6.126 |   20.185 | 
     | U0_ALU/ALU_OUT_reg[7]/D        |  v   | U0_ALU/ALU_OUT_Comb[7]       | SDFFRQX2M  | 0.000 |   6.126 |   20.185 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.059 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.059 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.021 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.020 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.990 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.990 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -13.826 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -13.826 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -13.687 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -13.686 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -13.486 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -13.485 | 
     | U0_ALU/ALU_OUT_reg[7]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -13.485 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.384
+ Phase Shift                  20.000
= Required Time                20.190
- Arrival Time                  6.132
= Slack Time                   14.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.059 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.059 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.096 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.098 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.128 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.128 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   14.292 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   14.292 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   14.431 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   14.432 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   14.501 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   14.503 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   14.625 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   14.630 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   15.450 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   15.452 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.835 |   15.893 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   15.894 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   16.180 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   16.180 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   16.367 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   16.367 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   16.922 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   16.922 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   17.507 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   17.507 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   18.076 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   18.076 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   18.641 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   18.641 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.142 |   19.201 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.142 |   19.201 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.578 |   5.720 |   19.779 | 
     | U0_ALU/mult_49/U23/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | XNOR2X2M   | 0.000 |   5.720 |   19.779 | 
     | U0_ALU/mult_49/U23/Y           |  v   | U0_ALU/N117                  | XNOR2X2M   | 0.061 |   5.781 |   19.840 | 
     | U0_ALU/U97/B0                  |  v   | U0_ALU/N117                  | AOI2BB2XLM | 0.000 |   5.781 |   19.840 | 
     | U0_ALU/U97/Y                   |  ^   | U0_ALU/n51                   | AOI2BB2XLM | 0.236 |   6.017 |   20.076 | 
     | U0_ALU/U95/A1                  |  ^   | U0_ALU/n51                   | AOI21X2M   | 0.000 |   6.017 |   20.076 | 
     | U0_ALU/U95/Y                   |  v   | U0_ALU/ALU_OUT_Comb[8]       | AOI21X2M   | 0.115 |   6.132 |   20.190 | 
     | U0_ALU/ALU_OUT_reg[8]/D        |  v   | U0_ALU/ALU_OUT_Comb[8]       | SDFFRQX2M  | 0.000 |   6.132 |   20.190 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.059 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.059 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.021 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.020 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.990 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.990 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -13.826 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -13.826 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -13.687 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -13.686 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -13.486 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -13.485 | 
     | U0_ALU/ALU_OUT_reg[8]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -13.485 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.399
+ Phase Shift                  20.000
= Required Time                20.175
- Arrival Time                  5.756
= Slack Time                   14.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.419 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.419 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.457 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.458 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.488 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.488 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.164 |   0.233 |   14.652 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.233 |   14.652 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.139 |   0.372 |   14.791 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.373 |   14.792 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.069 |   0.443 |   14.862 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.444 |   14.864 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.122 |   0.567 |   14.986 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.571 |   14.990 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.820 |   1.391 |   15.811 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.394 |   15.813 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.441 |   1.835 |   16.254 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.835 |   16.254 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.286 |   2.121 |   16.540 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.121 |   16.540 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.187 |   2.308 |   16.728 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.308 |   16.728 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.554 |   2.863 |   17.282 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.863 |   17.282 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.585 |   3.448 |   17.867 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.448 |   17.867 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.569 |   4.017 |   18.436 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   4.017 |   18.436 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.565 |   4.582 |   19.001 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.582 |   19.001 | 
     | U0_ALU/mult_49/S1_6_0/S        |  v   | U0_ALU/N115                  | ADDFX2M    | 0.586 |   5.168 |   19.587 | 
     | U0_ALU/U80/A0                  |  v   | U0_ALU/N115                  | AOI222X1M  | 0.000 |   5.168 |   19.587 | 
     | U0_ALU/U80/Y                   |  ^   | U0_ALU/n69                   | AOI222X1M  | 0.382 |   5.550 |   19.969 | 
     | U0_ALU/U77/A1                  |  ^   | U0_ALU/n69                   | AOI31X2M   | 0.000 |   5.550 |   19.969 | 
     | U0_ALU/U77/Y                   |  v   | U0_ALU/ALU_OUT_Comb[6]       | AOI31X2M   | 0.206 |   5.756 |   20.175 | 
     | U0_ALU/ALU_OUT_reg[6]/D        |  v   | U0_ALU/ALU_OUT_Comb[6]       | SDFFRQX2M  | 0.000 |   5.756 |   20.175 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.419 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.419 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.382 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.380 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -14.350 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -14.350 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -14.186 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -14.186 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -14.047 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -14.046 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -13.846 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -13.845 | 
     | U0_ALU/ALU_OUT_reg[6]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -13.845 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.574
- Setup                         0.402
+ Phase Shift                  20.000
= Required Time                20.172
- Arrival Time                  5.551
= Slack Time                   14.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   14.621 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   14.621 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |   14.659 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   14.660 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |   14.690 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |   14.690 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.164 |   0.233 |   14.854 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.233 |   14.854 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.139 |   0.372 |   14.993 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.373 |   14.994 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.069 |   0.443 |   15.064 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.444 |   15.066 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.122 |   0.567 |   15.188 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.571 |   15.192 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.577 |   1.148 |   15.769 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.148 |   15.769 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.430 |   1.578 |   16.199 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.579 |   16.200 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.282 |   1.861 |   16.482 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.861 |   16.482 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.202 |   2.063 |   16.684 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.063 |   16.684 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.300 |   2.362 |   16.984 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.363 |   16.984 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.270 |   2.632 |   17.254 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.632 |   17.254 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.092 |   17.713 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.092 |   17.713 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.442 |   18.063 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.442 |   18.063 | 
     | U0_ALU/div_52/U46/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.253 |   3.694 |   18.315 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.694 |   18.315 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.476 |   4.171 |   18.792 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.171 |   18.792 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.323 |   4.494 |   19.115 | 
     | U0_ALU/div_52/U64/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.494 |   19.115 | 
     | U0_ALU/div_52/U64/Y                       |  v   | U0_ALU/N130                       | AND2X1M    | 0.289 |   4.783 |   19.404 | 
     | U0_ALU/U76/C0                             |  v   | U0_ALU/N130                       | AOI222X1M  | 0.000 |   4.783 |   19.404 | 
     | U0_ALU/U76/Y                              |  ^   | U0_ALU/n75                        | AOI222X1M  | 0.548 |   5.332 |   19.953 | 
     | U0_ALU/U73/A1                             |  ^   | U0_ALU/n75                        | AOI31X2M   | 0.000 |   5.332 |   19.953 | 
     | U0_ALU/U73/Y                              |  v   | U0_ALU/ALU_OUT_Comb[5]            | AOI31X2M   | 0.219 |   5.551 |   20.172 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/ALU_OUT_Comb[5]            | SDFFRQX2M  | 0.000 |   5.551 |   20.172 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.621 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.621 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.584 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.582 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -14.552 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -14.552 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.164 |   0.233 |  -14.388 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.233 |  -14.388 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.139 |   0.372 |  -14.249 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.373 |  -14.248 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.200 |   0.573 |  -14.048 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.574 |  -14.047 | 
     | U0_ALU/ALU_OUT_reg[5]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.574 |  -14.047 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/RdData_reg[3]/CK 
Endpoint:   U0_RegFile/RdData_reg[3]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.569
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.982
- Arrival Time                  4.622
= Slack Time                   15.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.360 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.360 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.398 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.399 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.429 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.429 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.593 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.593 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.732 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.733 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.802 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.804 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.927 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.930 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.454 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.454 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.550 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.550 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.213 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.213 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.505 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.505 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.803 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.803 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.531 | 
     | U0_RegFile/U322/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.012 |   3.183 |   18.543 | 
     | U0_RegFile/U322/Y                              |  v   | U0_RegFile/n316                         | MX4X1M     | 0.607 |   3.790 |   19.150 | 
     | U0_RegFile/U320/B                              |  v   | U0_RegFile/n316                         | MX4X1M     | 0.001 |   3.791 |   19.151 | 
     | U0_RegFile/U320/Y                              |  v   | U0_RegFile/N40                          | MX4X1M     | 0.467 |   4.258 |   19.618 | 
     | U0_RegFile/U319/A0                             |  v   | U0_RegFile/N40                          | AO22X1M    | 0.000 |   4.258 |   19.618 | 
     | U0_RegFile/U319/Y                              |  v   | U0_RegFile/n182                         | AO22X1M    | 0.363 |   4.622 |   19.982 | 
     | U0_RegFile/RdData_reg[3]/D                     |  v   | U0_RegFile/n182                         | SDFFRQX2M  | 0.000 |   4.622 |   19.982 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.360 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.360 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.322 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.321 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.291 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.291 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.127 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.127 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -14.988 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -14.987 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.917 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.916 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.793 | 
     | U0_RegFile/RdData_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.569 |  -14.791 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/RdData_reg[2]/CK 
Endpoint:   U0_RegFile/RdData_reg[2]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.982
- Arrival Time                  4.591
= Slack Time                   15.391
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.391 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.392 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.429 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.430 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.460 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.461 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.624 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.624 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.764 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.765 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.834 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.836 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.958 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.962 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.486 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.486 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.581 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.581 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.244 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.244 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.536 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.537 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.834 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.834 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.563 | 
     | U0_RegFile/U318/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.012 |   3.183 |   18.575 | 
     | U0_RegFile/U318/Y                              |  v   | U0_RegFile/n147                         | MX4X1M     | 0.596 |   3.779 |   19.171 | 
     | U0_RegFile/U316/B                              |  v   | U0_RegFile/n147                         | MX4X1M     | 0.000 |   3.780 |   19.171 | 
     | U0_RegFile/U316/Y                              |  v   | U0_RegFile/N41                          | MX4X1M     | 0.457 |   4.236 |   19.628 | 
     | U0_RegFile/U315/A0                             |  v   | U0_RegFile/N41                          | AO22X1M    | 0.000 |   4.237 |   19.628 | 
     | U0_RegFile/U315/Y                              |  v   | U0_RegFile/n181                         | AO22X1M    | 0.354 |   4.591 |   19.982 | 
     | U0_RegFile/RdData_reg[2]/D                     |  v   | U0_RegFile/n181                         | SDFFRQX2M  | 0.000 |   4.591 |   19.982 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.391 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.391 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.354 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.353 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.323 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.322 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.159 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.158 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.019 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.018 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.949 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.947 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.825 | 
     | U0_RegFile/RdData_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.568 |  -14.823 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/RdData_reg[4]/CK 
Endpoint:   U0_RegFile/RdData_reg[4]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.982
- Arrival Time                  4.589
= Slack Time                   15.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.393 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.393 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.431 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.432 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.462 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.462 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.626 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.626 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.765 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.766 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.835 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.837 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.960 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.963 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.487 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.487 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.583 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.583 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.246 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.246 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.538 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.538 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.836 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.836 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.564 | 
     | U0_RegFile/U332/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.012 |   3.184 |   18.577 | 
     | U0_RegFile/U332/Y                              |  v   | U0_RegFile/n321                         | MX4X1M     | 0.589 |   3.772 |   19.165 | 
     | U0_RegFile/U324/C                              |  v   | U0_RegFile/n321                         | MX4X1M     | 0.000 |   3.773 |   19.166 | 
     | U0_RegFile/U324/Y                              |  v   | U0_RegFile/N39                          | MX4X1M     | 0.452 |   4.225 |   19.618 | 
     | U0_RegFile/U323/A0                             |  v   | U0_RegFile/N39                          | AO22X1M    | 0.000 |   4.225 |   19.618 | 
     | U0_RegFile/U323/Y                              |  v   | U0_RegFile/n183                         | AO22X1M    | 0.364 |   4.589 |   19.982 | 
     | U0_RegFile/RdData_reg[4]/D                     |  v   | U0_RegFile/n183                         | SDFFRQX2M  | 0.000 |   4.589 |   19.982 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.393 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.393 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.355 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.354 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.324 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.324 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.160 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.160 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.021 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.020 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.950 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.949 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.826 | 
     | U0_RegFile/RdData_reg[4]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.003 |   0.570 |  -14.823 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/RdData_reg[1]/CK 
Endpoint:   U0_RegFile/RdData_reg[1]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.982
- Arrival Time                  4.580
= Slack Time                   15.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.402 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.402 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.440 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.441 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.471 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.471 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.635 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.635 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.774 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.775 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.845 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.847 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.973 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.496 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.496 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.592 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.592 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.255 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.255 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.547 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.547 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.845 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.845 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.573 | 
     | U0_RegFile/U313/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.012 |   3.183 |   18.585 | 
     | U0_RegFile/U313/Y                              |  v   | U0_RegFile/n143                         | MX4X1M     | 0.592 |   3.775 |   19.178 | 
     | U0_RegFile/U312/B                              |  v   | U0_RegFile/n143                         | MX4X1M     | 0.000 |   3.776 |   19.178 | 
     | U0_RegFile/U312/Y                              |  v   | U0_RegFile/N42                          | MX4X1M     | 0.448 |   4.224 |   19.626 | 
     | U0_RegFile/U311/A0                             |  v   | U0_RegFile/N42                          | AO22X1M    | 0.000 |   4.224 |   19.626 | 
     | U0_RegFile/U311/Y                              |  v   | U0_RegFile/n180                         | AO22X1M    | 0.356 |   4.580 |   19.982 | 
     | U0_RegFile/RdData_reg[1]/D                     |  v   | U0_RegFile/n180                         | SDFFRQX2M  | 0.000 |   4.580 |   19.982 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.402 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.402 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.365 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.363 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.333 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.333 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.169 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.169 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.030 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.029 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.960 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.958 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.836 | 
     | U0_RegFile/RdData_reg[1]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.568 |  -14.834 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/RdData_reg[6]/CK 
Endpoint:   U0_RegFile/RdData_reg[6]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.984
- Arrival Time                  4.575
= Slack Time                   15.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.409 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.409 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.447 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.448 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.478 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.478 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.642 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.642 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.781 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.782 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.852 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.854 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.976 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.980 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.503 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.503 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.599 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.599 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.262 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.262 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.554 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.554 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.852 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.852 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.580 | 
     | U0_RegFile/U334/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.012 |   3.183 |   18.592 | 
     | U0_RegFile/U334/Y                              |  v   | U0_RegFile/n329                         | MX4X1M     | 0.594 |   3.777 |   19.186 | 
     | U0_RegFile/U352/C                              |  v   | U0_RegFile/n329                         | MX4X1M     | 0.000 |   3.778 |   19.187 | 
     | U0_RegFile/U352/Y                              |  v   | U0_RegFile/N37                          | MX4X1M     | 0.446 |   4.223 |   19.632 | 
     | U0_RegFile/U351/A0                             |  v   | U0_RegFile/N37                          | AO22X1M    | 0.000 |   4.223 |   19.632 | 
     | U0_RegFile/U351/Y                              |  v   | U0_RegFile/n185                         | AO22X1M    | 0.352 |   4.575 |   19.984 | 
     | U0_RegFile/RdData_reg[6]/D                     |  v   | U0_RegFile/n185                         | SDFFRQX2M  | 0.000 |   4.575 |   19.984 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.409 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.409 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.372 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.370 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.340 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.340 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.176 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.176 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.037 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.036 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.967 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.965 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.843 | 
     | U0_RegFile/RdData_reg[6]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.003 |   0.570 |  -14.839 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/RdData_reg[5]/CK 
Endpoint:   U0_RegFile/RdData_reg[5]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.569
- Setup                         0.387
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.981
- Arrival Time                  4.565
= Slack Time                   15.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.416 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.416 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.454 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.455 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.485 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.486 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.649 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.649 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.788 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.790 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.859 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.861 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.983 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.987 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.510 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.511 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.606 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.606 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.269 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.269 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.561 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.562 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.859 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.859 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.588 | 
     | U0_RegFile/U333/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.012 |   3.183 |   18.600 | 
     | U0_RegFile/U333/Y                              |  v   | U0_RegFile/n325                         | MX4X1M     | 0.577 |   3.761 |   19.177 | 
     | U0_RegFile/U348/C                              |  v   | U0_RegFile/n325                         | MX4X1M     | 0.000 |   3.761 |   19.177 | 
     | U0_RegFile/U348/Y                              |  v   | U0_RegFile/N38                          | MX4X1M     | 0.443 |   4.204 |   19.621 | 
     | U0_RegFile/U347/A0                             |  v   | U0_RegFile/N38                          | AO22X1M    | 0.000 |   4.204 |   19.621 | 
     | U0_RegFile/U347/Y                              |  v   | U0_RegFile/n184                         | AO22X1M    | 0.360 |   4.565 |   19.981 | 
     | U0_RegFile/RdData_reg[5]/D                     |  v   | U0_RegFile/n184                         | SDFFRQX2M  | 0.000 |   4.565 |   19.981 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.416 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.416 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.379 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.377 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.348 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.347 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.183 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.183 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.044 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.043 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.974 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.972 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.850 | 
     | U0_RegFile/RdData_reg[5]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.569 |  -14.848 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/RdData_reg[7]/CK 
Endpoint:   U0_RegFile/RdData_reg[7]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.982
- Arrival Time                  4.553
= Slack Time                   15.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.429 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.429 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.466 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.468 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.498 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.498 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.662 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.662 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.801 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.802 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.871 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.873 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   15.995 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   15.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.523 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.523 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.619 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.619 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.281 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.282 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.574 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.574 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.871 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.872 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.600 | 
     | U0_RegFile/U358/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.011 |   3.182 |   18.611 | 
     | U0_RegFile/U358/Y                              |  v   | U0_RegFile/n332                         | MX4X1M     | 0.590 |   3.772 |   19.201 | 
     | U0_RegFile/U356/B                              |  v   | U0_RegFile/n332                         | MX4X1M     | 0.000 |   3.772 |   19.201 | 
     | U0_RegFile/U356/Y                              |  v   | U0_RegFile/N36                          | MX4X1M     | 0.419 |   4.191 |   19.620 | 
     | U0_RegFile/U355/A0                             |  v   | U0_RegFile/N36                          | AO22X1M    | 0.000 |   4.191 |   19.620 | 
     | U0_RegFile/U355/Y                              |  v   | U0_RegFile/n186                         | AO22X1M    | 0.361 |   4.553 |   19.982 | 
     | U0_RegFile/RdData_reg[7]/D                     |  v   | U0_RegFile/n186                         | SDFFRQX2M  | 0.000 |   4.553 |   19.982 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.429 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.429 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.391 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.390 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.360 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.360 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.196 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.196 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.057 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.056 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -14.986 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -14.984 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.862 | 
     | U0_RegFile/RdData_reg[7]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.004 |   0.570 |  -14.858 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/RdData_reg[0]/CK 
Endpoint:   U0_RegFile/RdData_reg[0]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.569
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.983
- Arrival Time                  4.535
= Slack Time                   15.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.448 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.448 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.486 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.487 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.517 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.517 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   15.681 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   15.681 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   15.820 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   15.821 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   15.890 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   15.892 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.018 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.542 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.542 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.638 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.638 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.301 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.301 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.593 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.593 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   17.891 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   17.891 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.619 | 
     | U0_RegFile/U346/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.011 |   3.182 |   18.630 | 
     | U0_RegFile/U346/Y                              |  v   | U0_RegFile/n139                         | MX4X1M     | 0.560 |   3.742 |   19.190 | 
     | U0_RegFile/U344/B                              |  v   | U0_RegFile/n139                         | MX4X1M     | 0.000 |   3.742 |   19.190 | 
     | U0_RegFile/U344/Y                              |  v   | U0_RegFile/N43                          | MX4X1M     | 0.436 |   4.179 |   19.627 | 
     | U0_RegFile/U343/A0                             |  v   | U0_RegFile/N43                          | AO22X1M    | 0.000 |   4.179 |   19.627 | 
     | U0_RegFile/U343/Y                              |  v   | U0_RegFile/n179                         | AO22X1M    | 0.356 |   4.535 |   19.983 | 
     | U0_RegFile/RdData_reg[0]/D                     |  v   | U0_RegFile/n179                         | SDFFRQX2M  | 0.000 |   4.535 |   19.983 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.448 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.448 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.410 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.409 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.379 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.379 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.215 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.215 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.076 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.075 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.005 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.004 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -14.881 | 
     | U0_RegFile/RdData_reg[0]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.003 |   0.569 |  -14.879 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/regArr_reg[5][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.967
- Arrival Time                  4.188
= Slack Time                   15.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.778 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.778 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.816 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.817 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.847 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.847 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.011 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.011 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.150 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.151 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.221 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.223 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.345 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.349 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.872 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.872 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.968 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.968 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.631 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.631 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.923 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.923 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.221 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.221 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.949 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.957 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.265 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.265 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.596 | 
     | U0_RegFile/U283/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.819 |   19.597 | 
     | U0_RegFile/U283/Y                              |  v   | U0_RegFile/n235                         | OAI2BB2X1M | 0.370 |   4.188 |   19.967 | 
     | U0_RegFile/regArr_reg[5][7]/D                  |  v   | U0_RegFile/n235                         | SDFFRQX2M  | 0.000 |   4.188 |   19.967 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.778 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.778 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.741 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.739 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.709 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.709 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.545 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.545 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.406 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.405 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.336 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.333 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.215 | 
     | U0_RegFile/regArr_reg[5][7]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.568 |  -15.210 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/regArr_reg[5][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.969
- Arrival Time                  4.189
= Slack Time                   15.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.779 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.780 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.817 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.818 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.848 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.849 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.012 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.012 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.152 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.153 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.222 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.224 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.346 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.350 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.874 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.874 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.632 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.632 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.925 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.222 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.222 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.951 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.959 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.266 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.266 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.597 | 
     | U0_RegFile/U282/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.818 |   19.598 | 
     | U0_RegFile/U282/Y                              |  v   | U0_RegFile/n234                         | OAI2BB2X1M | 0.371 |   4.189 |   19.969 | 
     | U0_RegFile/regArr_reg[5][6]/D                  |  v   | U0_RegFile/n234                         | SDFFRQX2M  | 0.000 |   4.189 |   19.969 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.779 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.779 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.742 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.741 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.711 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.710 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.547 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.546 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.407 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.406 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.337 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.334 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.216 | 
     | U0_RegFile/regArr_reg[5][6]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.008 |   0.571 |  -15.208 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/regArr_reg[5][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.566
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.969
- Arrival Time                  4.176
= Slack Time                   15.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.794 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.794 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.831 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.832 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.862 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.863 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.026 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.027 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.166 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.167 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.236 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.238 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.360 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.364 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.888 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.888 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.983 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.983 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.646 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.646 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.939 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.939 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.236 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.236 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.965 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.973 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.280 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.280 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.612 | 
     | U0_RegFile/U276/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.818 |   19.612 | 
     | U0_RegFile/U276/Y                              |  v   | U0_RegFile/n228                         | OAI2BB2X1M | 0.357 |   4.176 |   19.969 | 
     | U0_RegFile/regArr_reg[5][0]/D                  |  v   | U0_RegFile/n228                         | SDFFRQX2M  | 0.000 |   4.176 |   19.969 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.794 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.793 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.756 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.755 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.725 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.724 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.561 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.561 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.421 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.420 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.351 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.348 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.230 | 
     | U0_RegFile/regArr_reg[5][0]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.003 |   0.566 |  -15.227 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/regArr_reg[5][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.971
- Arrival Time                  4.172
= Slack Time                   15.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.798 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.799 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.836 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.837 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.867 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.868 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.031 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.031 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.171 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.172 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.241 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.243 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.365 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.369 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.893 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.893 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.988 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.988 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.651 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.651 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.943 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.944 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.241 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.241 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.970 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.978 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.285 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.285 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.616 | 
     | U0_RegFile/U280/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.819 |   19.618 | 
     | U0_RegFile/U280/Y                              |  v   | U0_RegFile/n232                         | OAI2BB2X1M | 0.353 |   4.172 |   19.971 | 
     | U0_RegFile/regArr_reg[5][4]/D                  |  v   | U0_RegFile/n232                         | SDFFRQX2M  | 0.000 |   4.172 |   19.971 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.798 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.798 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.761 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.760 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.730 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.729 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.566 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.565 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.426 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.425 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.356 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.353 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.235 | 
     | U0_RegFile/regArr_reg[5][4]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.007 |   0.570 |  -15.228 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/regArr_reg[1][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.968
- Arrival Time                  4.167
= Slack Time                   15.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.802 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.802 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.839 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.841 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.871 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.871 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.035 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.035 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.174 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.175 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.244 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.246 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.368 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.372 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.896 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.896 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.992 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.992 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.654 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.655 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.947 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.947 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.244 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.245 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.973 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.981 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.289 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.289 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.607 | 
     | U0_RegFile/U305/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.608 | 
     | U0_RegFile/U305/Y                              |  v   | U0_RegFile/n201                         | OAI2BB2X1M | 0.361 |   4.167 |   19.968 | 
     | U0_RegFile/regArr_reg[1][5]/D                  |  v   | U0_RegFile/n201                         | SDFFRQX2M  | 0.000 |   4.167 |   19.968 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.802 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.802 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.764 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.763 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.733 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.733 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.569 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.569 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.430 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.429 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.359 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.357 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.235 | 
     | U0_RegFile/regArr_reg[1][5]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.571 |  -15.231 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/regArr_reg[9][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.573
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.975
- Arrival Time                  4.172
= Slack Time                   15.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.803 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.803 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.841 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.842 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.872 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.872 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.036 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.036 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.175 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.176 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.245 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.247 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.370 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.373 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.897 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.897 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.993 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.993 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.656 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.656 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.948 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.948 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.246 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.246 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.974 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.982 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.285 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.286 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.326 |   3.809 |   19.612 | 
     | U0_RegFile/U231/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.000 |   3.810 |   19.613 | 
     | U0_RegFile/U231/Y                              |  v   | U0_RegFile/n260                         | OAI2BB2X1M | 0.362 |   4.172 |   19.975 | 
     | U0_RegFile/regArr_reg[9][0]/D                  |  v   | U0_RegFile/n260                         | SDFFRQX2M  | 0.000 |   4.172 |   19.975 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.803 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.803 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.765 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.764 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.734 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.734 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.570 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.570 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.431 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.430 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.360 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.358 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.240 | 
     | U0_RegFile/regArr_reg[9][0]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.010 |   0.573 |  -15.229 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/regArr_reg[1][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.968
- Arrival Time                  4.165
= Slack Time                   15.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.803 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.803 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.841 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.842 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.872 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.872 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.036 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.036 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.175 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.176 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.246 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.248 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.370 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.374 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.897 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.897 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   16.993 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   16.993 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.656 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.656 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.948 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.948 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.246 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.246 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.975 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.982 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.290 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.290 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.608 | 
     | U0_RegFile/U302/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.609 | 
     | U0_RegFile/U302/Y                              |  v   | U0_RegFile/n198                         | OAI2BB2X1M | 0.359 |   4.165 |   19.968 | 
     | U0_RegFile/regArr_reg[1][2]/D                  |  v   | U0_RegFile/n198                         | SDFFRQX2M  | 0.000 |   4.165 |   19.968 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.803 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.803 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.766 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.764 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.734 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.734 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.570 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.570 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.431 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.430 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.361 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.358 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.240 | 
     | U0_RegFile/regArr_reg[1][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.568 |  -15.235 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/regArr_reg[14][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[14][4]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.573
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.969
- Arrival Time                  4.160
= Slack Time                   15.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.810 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.810 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.847 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.849 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.879 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.879 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.043 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.043 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.182 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.183 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.252 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.254 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.376 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.380 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.904 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.904 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.000 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.000 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.662 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.663 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.955 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.955 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.252 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.253 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.981 | 
     | U0_RegFile/U359/A                              |  ^   | FE_OFN23_RF_Address_0_                  | INVX2M     | 0.007 |   3.179 |   18.988 | 
     | U0_RegFile/U359/Y                              |  v   | U0_RegFile/n340                         | INVX2M     | 0.156 |   3.335 |   19.145 | 
     | U0_RegFile/U181/B                              |  v   | U0_RegFile/n340                         | AND2X2M    | 0.000 |   3.335 |   19.145 | 
     | U0_RegFile/U181/Y                              |  v   | U0_RegFile/n157                         | AND2X2M    | 0.263 |   3.598 |   19.408 | 
     | U0_RegFile/U159/B                              |  v   | U0_RegFile/n157                         | NAND2X2M   | 0.000 |   3.598 |   19.408 | 
     | U0_RegFile/U159/Y                              |  ^   | U0_RegFile/n155                         | NAND2X2M   | 0.362 |   3.960 |   19.770 | 
     | U0_RegFile/U203/B1                             |  ^   | U0_RegFile/n155                         | OAI2BB2X1M | 0.001 |   3.961 |   19.771 | 
     | U0_RegFile/U203/Y                              |  v   | U0_RegFile/n304                         | OAI2BB2X1M | 0.198 |   4.160 |   19.969 | 
     | U0_RegFile/regArr_reg[14][4]/D                 |  v   | U0_RegFile/n304                         | SDFFRQX2M  | 0.000 |   4.160 |   19.969 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.810 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.810 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.772 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.771 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.741 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.741 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.577 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.577 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.438 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.437 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.367 | 
     | REF_SCAN_CLK__L3_I1/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.365 | 
     | REF_SCAN_CLK__L3_I1/Y           |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.243 | 
     | U0_RegFile/regArr_reg[14][4]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.006 |   0.573 |  -15.237 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/regArr_reg[9][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.572
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.975
- Arrival Time                  4.161
= Slack Time                   15.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.814 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.814 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.851 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.853 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.883 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.883 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.047 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.047 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.186 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.187 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.256 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.258 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.380 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.384 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.908 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.908 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.004 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.004 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.666 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.959 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.959 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.256 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.257 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.985 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.993 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.296 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.296 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.326 |   3.809 |   19.623 | 
     | U0_RegFile/U234/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.810 |   19.624 | 
     | U0_RegFile/U234/Y                              |  v   | U0_RegFile/n263                         | OAI2BB2X1M | 0.351 |   4.161 |   19.975 | 
     | U0_RegFile/regArr_reg[9][3]/D                  |  v   | U0_RegFile/n263                         | SDFFRQX2M  | 0.000 |   4.161 |   19.975 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.814 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.814 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.776 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.775 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.745 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.745 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.581 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.581 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.442 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.441 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.371 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.369 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.250 | 
     | U0_RegFile/regArr_reg[9][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.009 |   0.572 |  -15.242 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/regArr_reg[15][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][1]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.573
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.972
- Arrival Time                  4.157
= Slack Time                   15.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.814 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.814 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.852 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.853 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.883 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.884 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.047 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.047 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.186 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.188 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.257 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.259 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.381 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.385 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.908 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.004 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.004 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.959 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.960 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.257 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.257 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.986 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.993 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.297 | 
     | U0_RegFile/U160/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.297 | 
     | U0_RegFile/U160/Y                              |  v   | U0_RegFile/n158                         | NAND2X2M   | 0.315 |   3.797 |   19.612 | 
     | U0_RegFile/U208/A1N                            |  v   | U0_RegFile/n158                         | OAI2BB2X1M | 0.000 |   3.798 |   19.612 | 
     | U0_RegFile/U208/Y                              |  v   | U0_RegFile/n309                         | OAI2BB2X1M | 0.360 |   4.157 |   19.972 | 
     | U0_RegFile/regArr_reg[15][1]/D                 |  v   | U0_RegFile/n309                         | SDFFRQX2M  | 0.000 |   4.157 |   19.972 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.814 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.814 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.777 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.775 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.746 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.745 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.581 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.581 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.442 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.441 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.372 | 
     | REF_SCAN_CLK__L3_I1/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.370 | 
     | REF_SCAN_CLK__L3_I1/Y           |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.248 | 
     | U0_RegFile/regArr_reg[15][1]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.006 |   0.573 |  -15.242 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/regArr_reg[5][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.974
- Arrival Time                  4.159
= Slack Time                   15.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.815 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.815 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.852 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.854 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.884 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.884 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.048 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.048 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.187 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.188 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.257 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.259 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.381 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.385 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.668 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.960 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.960 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.257 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.258 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.986 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.994 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.302 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.302 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.633 | 
     | U0_RegFile/U278/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.819 |   19.634 | 
     | U0_RegFile/U278/Y                              |  v   | U0_RegFile/n230                         | OAI2BB2X1M | 0.340 |   4.159 |   19.974 | 
     | U0_RegFile/regArr_reg[5][2]/D                  |  v   | U0_RegFile/n230                         | SDFFRQX2M  | 0.000 |   4.159 |   19.974 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.815 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.815 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.777 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.776 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.746 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.746 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.582 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.582 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.443 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.442 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.372 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.370 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.251 | 
     | U0_RegFile/regArr_reg[5][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.567 |  -15.248 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/regArr_reg[9][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.575
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.978
- Arrival Time                  4.163
= Slack Time                   15.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.815 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.815 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.853 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.854 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.884 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.884 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.048 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.048 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.187 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.188 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.258 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.260 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.382 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.386 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.668 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.668 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.960 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.960 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.258 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.258 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.986 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.994 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.298 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.298 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.326 |   3.809 |   19.624 | 
     | U0_RegFile/U238/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.810 |   19.625 | 
     | U0_RegFile/U238/Y                              |  v   | U0_RegFile/n267                         | OAI2BB2X1M | 0.353 |   4.163 |   19.978 | 
     | U0_RegFile/regArr_reg[9][7]/D                  |  v   | U0_RegFile/n267                         | SDFFRQX2M  | 0.000 |   4.163 |   19.978 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.815 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.815 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.778 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.776 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.746 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.746 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.582 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.582 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.443 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.442 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.373 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.370 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.252 | 
     | U0_RegFile/regArr_reg[9][7]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.012 |   0.575 |  -15.240 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/regArr_reg[5][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.974
- Arrival Time                  4.158
= Slack Time                   15.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.816 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.816 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.853 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.855 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.884 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.885 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.049 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.049 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.188 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.189 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.258 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.260 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.382 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.386 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.910 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.910 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.668 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.668 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.961 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.961 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.258 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.258 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.987 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.995 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.302 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.302 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.634 | 
     | U0_RegFile/U277/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.819 |   19.634 | 
     | U0_RegFile/U277/Y                              |  v   | U0_RegFile/n229                         | OAI2BB2X1M | 0.339 |   4.158 |   19.974 | 
     | U0_RegFile/regArr_reg[5][1]/D                  |  v   | U0_RegFile/n229                         | SDFFRQX2M  | 0.000 |   4.158 |   19.974 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.816 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.816 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.778 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.777 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.747 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.746 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.583 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.583 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.444 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.442 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.373 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.370 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.252 | 
     | U0_RegFile/regArr_reg[5][1]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.567 |  -15.249 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/regArr_reg[5][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.567
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.973
- Arrival Time                  4.156
= Slack Time                   15.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.817 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.818 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.855 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.856 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.886 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.887 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.050 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.050 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.190 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.191 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.260 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.262 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.384 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.388 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.912 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.912 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.670 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.670 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.962 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.963 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.260 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.260 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.989 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.997 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.304 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.304 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.635 | 
     | U0_RegFile/U279/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.819 |   19.637 | 
     | U0_RegFile/U279/Y                              |  v   | U0_RegFile/n231                         | OAI2BB2X1M | 0.337 |   4.156 |   19.973 | 
     | U0_RegFile/regArr_reg[5][3]/D                  |  v   | U0_RegFile/n231                         | SDFFRQX2M  | 0.000 |   4.156 |   19.973 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.817 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.817 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.780 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.779 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.749 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.748 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.585 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.584 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.445 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.444 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.375 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.372 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.254 | 
     | U0_RegFile/regArr_reg[5][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.567 |  -15.250 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/regArr_reg[14][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[14][0]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.573
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.974
- Arrival Time                  4.155
= Slack Time                   15.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.819 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.819 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.856 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.858 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.888 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.888 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.052 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.052 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.191 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.192 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.261 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.263 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.385 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.389 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.913 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.913 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.671 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.671 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.964 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.964 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.261 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.261 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.990 | 
     | U0_RegFile/U359/A                              |  ^   | FE_OFN23_RF_Address_0_                  | INVX2M     | 0.007 |   3.179 |   18.997 | 
     | U0_RegFile/U359/Y                              |  v   | U0_RegFile/n340                         | INVX2M     | 0.156 |   3.335 |   19.153 | 
     | U0_RegFile/U181/B                              |  v   | U0_RegFile/n340                         | AND2X2M    | 0.000 |   3.335 |   19.153 | 
     | U0_RegFile/U181/Y                              |  v   | U0_RegFile/n157                         | AND2X2M    | 0.263 |   3.598 |   19.417 | 
     | U0_RegFile/U159/B                              |  v   | U0_RegFile/n157                         | NAND2X2M   | 0.000 |   3.598 |   19.417 | 
     | U0_RegFile/U159/Y                              |  ^   | U0_RegFile/n155                         | NAND2X2M   | 0.362 |   3.960 |   19.779 | 
     | U0_RegFile/U199/B1                             |  ^   | U0_RegFile/n155                         | OAI2BB2X1M | 0.000 |   3.961 |   19.779 | 
     | U0_RegFile/U199/Y                              |  v   | U0_RegFile/n300                         | OAI2BB2X1M | 0.194 |   4.155 |   19.974 | 
     | U0_RegFile/regArr_reg[14][0]/D                 |  v   | U0_RegFile/n300                         | SDFFRQX2M  | 0.000 |   4.155 |   19.974 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.819 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.819 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.781 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.780 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.750 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.750 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.586 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.586 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.447 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.446 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.376 | 
     | REF_SCAN_CLK__L3_I1/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.374 | 
     | REF_SCAN_CLK__L3_I1/Y           |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.252 | 
     | U0_RegFile/regArr_reg[14][0]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.006 |   0.573 |  -15.246 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/regArr_reg[5][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.570
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.976
- Arrival Time                  4.156
= Slack Time                   15.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.820 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.820 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.857 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.859 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.888 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.889 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.053 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.053 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.192 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.193 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.262 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.264 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.386 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.914 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.914 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.672 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.672 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.965 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.965 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.262 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.262 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.991 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   18.999 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.306 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.306 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.331 |   3.818 |   19.638 | 
     | U0_RegFile/U281/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.819 |   19.639 | 
     | U0_RegFile/U281/Y                              |  v   | U0_RegFile/n233                         | OAI2BB2X1M | 0.337 |   4.156 |   19.976 | 
     | U0_RegFile/regArr_reg[5][5]/D                  |  v   | U0_RegFile/n233                         | SDFFRQX2M  | 0.000 |   4.156 |   19.976 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.820 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.820 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.782 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.781 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.751 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.750 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.587 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.587 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.448 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.446 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.377 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.374 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.256 | 
     | U0_RegFile/regArr_reg[5][5]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.007 |   0.570 |  -15.249 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/regArr_reg[1][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.974
- Arrival Time                  4.153
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.858 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.859 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.889 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.053 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.193 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.194 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.263 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.265 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.387 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.010 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.010 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.673 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.673 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.263 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.263 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.992 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.000 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.307 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.307 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.625 | 
     | U0_RegFile/U306/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.626 | 
     | U0_RegFile/U306/Y                              |  v   | U0_RegFile/n202                         | OAI2BB2X1M | 0.348 |   4.153 |   19.974 | 
     | U0_RegFile/regArr_reg[1][6]/D                  |  v   | U0_RegFile/n202                         | SDFFRQX2M  | 0.000 |   4.153 |   19.974 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.820 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.782 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.751 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.448 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.447 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.378 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.376 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.254 | 
     | U0_RegFile/regArr_reg[1][6]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.004 |   0.571 |  -15.250 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/regArr_reg[9][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.576
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.978
- Arrival Time                  4.157
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.858 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.860 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.193 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.194 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.263 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.265 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.387 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.673 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.673 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.263 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.263 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.992 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.000 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.303 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.303 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.326 |   3.809 |   19.630 | 
     | U0_RegFile/U236/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.810 |   19.631 | 
     | U0_RegFile/U236/Y                              |  v   | U0_RegFile/n265                         | OAI2BB2X1M | 0.348 |   4.157 |   19.978 | 
     | U0_RegFile/regArr_reg[9][5]/D                  |  v   | U0_RegFile/n265                         | SDFFRQX2M  | 0.000 |   4.157 |   19.978 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.782 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.449 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.448 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.378 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.375 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.257 | 
     | U0_RegFile/regArr_reg[9][5]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.012 |   0.576 |  -15.245 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/regArr_reg[1][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.972
- Arrival Time                  4.152
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.858 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.860 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.193 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.194 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.263 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.265 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.387 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.673 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.674 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.263 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.264 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.992 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.000 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.308 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.308 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.626 | 
     | U0_RegFile/U304/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.627 | 
     | U0_RegFile/U304/Y                              |  v   | U0_RegFile/n200                         | OAI2BB2X1M | 0.346 |   4.152 |   19.972 | 
     | U0_RegFile/regArr_reg[1][4]/D                  |  v   | U0_RegFile/n200                         | SDFFRQX2M  | 0.000 |   4.152 |   19.972 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.783 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.782 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.449 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.448 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.378 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.376 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.254 | 
     | U0_RegFile/regArr_reg[1][4]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.571 |  -15.250 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/regArr_reg[1][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.974
- Arrival Time                  4.153
= Slack Time                   15.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.821 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.859 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.860 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.890 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.054 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.193 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.194 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.264 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.266 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.388 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.674 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.674 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.264 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.264 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.993 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.000 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.308 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.308 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.626 | 
     | U0_RegFile/U301/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.627 | 
     | U0_RegFile/U301/Y                              |  v   | U0_RegFile/n197                         | OAI2BB2X1M | 0.347 |   4.153 |   19.974 | 
     | U0_RegFile/regArr_reg[1][1]/D                  |  v   | U0_RegFile/n197                         | SDFFRQX2M  | 0.000 |   4.153 |   19.974 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.821 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.784 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.782 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.752 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.588 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.449 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.448 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.379 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.377 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.255 | 
     | U0_RegFile/regArr_reg[1][1]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.571 |  -15.250 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/regArr_reg[7][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.566
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.964
- Arrival Time                  4.142
= Slack Time                   15.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.822 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.822 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.859 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.861 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.891 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.891 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.055 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.055 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.194 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.195 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.264 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.266 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.388 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.012 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.012 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.674 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.674 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.967 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.967 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.264 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.264 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.993 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.001 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.308 | 
     | U0_RegFile/U164/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.309 | 
     | U0_RegFile/U164/Y                              |  v   | U0_RegFile/n173                         | NAND2X2M   | 0.300 |   3.786 |   19.608 | 
     | U0_RegFile/U299/A1N                            |  v   | U0_RegFile/n173                         | OAI2BB2X1M | 0.000 |   3.787 |   19.609 | 
     | U0_RegFile/U299/Y                              |  v   | U0_RegFile/n251                         | OAI2BB2X1M | 0.356 |   4.142 |   19.964 | 
     | U0_RegFile/regArr_reg[7][7]/D                  |  v   | U0_RegFile/n251                         | SDFFRQX2M  | 0.000 |   4.142 |   19.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.822 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.822 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.784 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.783 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.753 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.753 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.589 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.589 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.450 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.449 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.379 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.376 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.258 | 
     | U0_RegFile/regArr_reg[7][7]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.003 |   0.566 |  -15.256 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/regArr_reg[13][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][3]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.576
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.974
- Arrival Time                  4.151
= Slack Time                   15.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.823 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.823 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.861 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.862 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.892 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.892 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.056 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.056 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.195 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.196 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.266 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.267 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.393 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.917 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.917 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.013 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.013 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.676 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.676 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.968 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.968 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.266 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.266 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.994 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.002 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.306 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.306 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.317 |   3.800 |   19.623 | 
     | U0_RegFile/U371/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.801 |   19.624 | 
     | U0_RegFile/U371/Y                              |  v   | U0_RegFile/n295                         | OAI2BB2X1M | 0.350 |   4.151 |   19.974 | 
     | U0_RegFile/regArr_reg[13][3]/D                 |  v   | U0_RegFile/n295                         | SDFFRQX2M  | 0.000 |   4.151 |   19.974 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.823 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.823 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.785 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.784 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.754 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.754 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.590 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.590 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.451 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.450 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.381 | 
     | REF_SCAN_CLK__L3_I0/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.378 | 
     | REF_SCAN_CLK__L3_I0/Y           |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.260 | 
     | U0_RegFile/regArr_reg[13][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.013 |   0.576 |  -15.247 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/regArr_reg[9][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.576
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.979
- Arrival Time                  4.154
= Slack Time                   15.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.824 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.824 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.862 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.863 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.893 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.894 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.057 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.057 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.196 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.198 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.267 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.269 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.395 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.918 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.014 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.014 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.677 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.677 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.970 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.267 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.267 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.996 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.003 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.307 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.307 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.326 |   3.809 |   19.633 | 
     | U0_RegFile/U235/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.810 |   19.634 | 
     | U0_RegFile/U235/Y                              |  v   | U0_RegFile/n264                         | OAI2BB2X1M | 0.344 |   4.154 |   19.979 | 
     | U0_RegFile/regArr_reg[9][4]/D                  |  v   | U0_RegFile/n264                         | SDFFRQX2M  | 0.000 |   4.154 |   19.979 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.824 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.824 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.787 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.785 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.756 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.755 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.591 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.591 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.452 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.451 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.382 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.379 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.261 | 
     | U0_RegFile/regArr_reg[9][4]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.012 |   0.576 |  -15.249 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/regArr_reg[9][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.572
- Setup                         0.394
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.978
- Arrival Time                  4.154
= Slack Time                   15.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.824 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.825 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.862 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.863 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.893 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.894 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.057 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.057 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.197 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.198 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.267 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.269 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.395 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.014 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.014 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.677 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.677 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.970 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.267 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.267 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.996 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.004 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.303 |   3.483 |   19.307 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.483 |   19.307 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.326 |   3.809 |   19.634 | 
     | U0_RegFile/U233/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.810 |   19.634 | 
     | U0_RegFile/U233/Y                              |  v   | U0_RegFile/n262                         | OAI2BB2X1M | 0.344 |   4.154 |   19.978 | 
     | U0_RegFile/regArr_reg[9][2]/D                  |  v   | U0_RegFile/n262                         | SDFFRQX2M  | 0.000 |   4.154 |   19.978 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.824 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.824 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.787 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.786 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.756 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.755 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.592 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.591 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.452 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.451 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.382 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.379 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.261 | 
     | U0_RegFile/regArr_reg[9][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.009 |   0.572 |  -15.252 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/regArr_reg[1][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.568
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.972
- Arrival Time                  4.146
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.825 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.863 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.864 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.894 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.895 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.058 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.058 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.197 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.199 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.268 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.270 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.396 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.678 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.678 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.970 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.268 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.268 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.997 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.004 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.312 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.312 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.630 | 
     | U0_RegFile/U303/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.631 | 
     | U0_RegFile/U303/Y                              |  v   | U0_RegFile/n199                         | OAI2BB2X1M | 0.341 |   4.146 |   19.972 | 
     | U0_RegFile/regArr_reg[1][3]/D                  |  v   | U0_RegFile/n199                         | SDFFRQX2M  | 0.000 |   4.146 |   19.972 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.788 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.786 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.757 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.756 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.592 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.592 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.453 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.452 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.442 |  -15.383 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.445 |  -15.380 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.118 |   0.563 |  -15.262 | 
     | U0_RegFile/regArr_reg[1][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.568 |  -15.258 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/regArr_reg[1][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.571
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.975
- Arrival Time                  4.150
= Slack Time                   15.825
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.825 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.825 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.863 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.864 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.894 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.895 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.164 |   0.233 |   16.058 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.233 |   16.058 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.139 |   0.372 |   16.197 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.373 |   16.199 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.069 |   0.443 |   16.268 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.444 |   16.270 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.122 |   0.567 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.004 |   0.570 |   16.396 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | SDFFRQX2M  | 0.524 |   1.094 |   16.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[2] | INVX2M     | 0.000 |   1.094 |   16.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U73/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | INVX2M     | 0.096 |   1.190 |   17.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/B                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n54              | NOR4X1M    | 0.000 |   1.190 |   17.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.663 |   1.853 |   17.678 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.853 |   17.678 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.292 |   2.145 |   17.970 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.145 |   17.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.297 |   2.443 |   18.268 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.443 |   18.268 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.729 |   3.171 |   18.997 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.008 |   3.179 |   19.004 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.308 |   3.487 |   19.312 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.487 |   19.312 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.318 |   3.805 |   19.630 | 
     | U0_RegFile/U307/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.806 |   19.631 | 
     | U0_RegFile/U307/Y                              |  v   | U0_RegFile/n203                         | OAI2BB2X1M | 0.344 |   4.150 |   19.975 | 
     | U0_RegFile/regArr_reg[1][7]/D                  |  v   | U0_RegFile/n203                         | SDFFRQX2M  | 0.000 |   4.150 |   19.975 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.825 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.788 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.786 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.757 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.756 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.164 |   0.233 |  -15.592 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.233 |  -15.592 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.139 |   0.372 |  -15.453 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.373 |  -15.452 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.069 |   0.443 |  -15.383 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.444 |  -15.381 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.122 |   0.567 |  -15.259 | 
     | U0_RegFile/regArr_reg[1][7]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.571 |  -15.254 | 
     +-------------------------------------------------------------------------------------------------------+ 

