INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sources_1/imports/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sources_1/imports/new/Module8_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Module8_Counter_Raw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sources_1/imports/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sources_1/imports/new/Module8_Counter_All.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Module8_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sim_1/imports/new/Module8_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_M8Counter
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.srcs/sim_1/imports/new/Module8_Test.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/M2_1_/M2_1_.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
