\hypertarget{struct_l_p_t_m_r___mem_map}{}\section{L\+P\+T\+M\+R\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_p_t_m_r___mem_map}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a9f762945117456968eec12c384b1b4e1}{C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a72127a2e703db8406742669d5cbd7f90}{P\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_aed876cad34a09b6c41e897664f2a1031}{C\+M\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a2077b5eef950a2fc28defcc74f06a6c0}{C\+N\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+M\+R -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_l_p_t_m_r___mem_map_aed876cad34a09b6c41e897664f2a1031}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+M\+R@{C\+M\+R}}
\index{C\+M\+R@{C\+M\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+M\+R}\label{struct_l_p_t_m_r___mem_map_aed876cad34a09b6c41e897664f2a1031}
Low Power Timer Compare Register, offset\+: 0x8 \hypertarget{struct_l_p_t_m_r___mem_map_a2077b5eef950a2fc28defcc74f06a6c0}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+N\+R@{C\+N\+R}}
\index{C\+N\+R@{C\+N\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{C\+N\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+N\+R}\label{struct_l_p_t_m_r___mem_map_a2077b5eef950a2fc28defcc74f06a6c0}
Low Power Timer Counter Register, offset\+: 0x\+C \hypertarget{struct_l_p_t_m_r___mem_map_a9f762945117456968eec12c384b1b4e1}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+S\+R@{C\+S\+R}}
\index{C\+S\+R@{C\+S\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+S\+R}\label{struct_l_p_t_m_r___mem_map_a9f762945117456968eec12c384b1b4e1}
Low Power Timer Control Status Register, offset\+: 0x0 \hypertarget{struct_l_p_t_m_r___mem_map_a72127a2e703db8406742669d5cbd7f90}{}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!P\+S\+R@{P\+S\+R}}
\index{P\+S\+R@{P\+S\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+S\+R}\label{struct_l_p_t_m_r___mem_map_a72127a2e703db8406742669d5cbd7f90}
Low Power Timer Prescale Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
