// Seed: 1788487260
module module_0;
  assign id_1 = (1);
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    input  wor  id_2,
    input  tri1 id_3
);
  assign id_0 = 1;
  module_0();
  assign id_0 = 1;
  tri1 id_5 = 1 != 1'b0;
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri0  id_3
    , id_9, id_10,
    input  uwire id_4,
    input  wor   id_5,
    input  wand  id_6,
    output logic id_7
);
  always id_7 = #1 1;
  module_0();
endmodule
