#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Jun 29 15:31:03 2018
# Process ID: 9628
# Log file: C:/Users/13612/Desktop/Multipul_period_CPU/vivado.log
# Journal file: C:/Users/13612/Desktop/Multipul_period_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.xpr
launch_simulation
source Mul_Preiod_CPU_tb.tcl
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUSrcA}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUSrcB}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUOp}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
run 2500 us
restart
run 2500 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/IR/Op}} 
restart
run 2500 us
close_sim
launch_simulation
source Mul_Preiod_CPU_tb.tcl
add_wave {{/Mul_Preiod_CPU_tb/CPU/PC/PCAddress}} 
restart
restart
run 2500 us
restart
run 2500 ns
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
run 25000 ns
run 25000 ns
run 25000 ns
restart
close_sim
launch_simulation
source Mul_Preiod_CPU_tb.tcl
restart
run 25000 ns
launch_runs synth_1 -jobs 2
wait_on_run synth_1
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
restart
run 25000 ns
close_sim
launch_simulation
source Mul_Preiod_CPU_tb.tcl
restart
run 25000 ns
restart
run 25000 ns
close_sim
launch_simulation
source Mul_Preiod_CPU_tb.tcl
restart
run 25000 ns
restart
run 25000 ns
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/ReadData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/ReadData2}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/Extend/immediateOut}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ALUOUT/ALUout}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/MemData}} 
restart
restart
run 250 us
restart
restart
run 10 us
restart
run 15 us
restart
run 20 us
restart
run 17 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData2}} 
restart
run 17 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/Registers}} 
restart
run 17 us
launch_simulation -mode post-synthesis -type functional
add_wave {{/Mul_Preiod_CPU_tb/CPU/Extend}} 
restart
run 17 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/DataMem}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/DataMem}} 
restart
run 17 us
close_sim
launch_simulation
source Mul_Preiod_CPU_tb.tcl
restart
run 17 us
close_sim
launch_simulation
source Mul_Preiod_CPU_tb.tcl
restart
run 17 us
restart
run 20 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegData2}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ReadData1}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ReadData2}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/Extend/Immediate}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ALUOUT/ALUout}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/RegFile/Registers}} 
restart
run 20 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
