// Seed: 1643322623
macromodule module_0 (
    input uwire id_0
);
  assign id_2 = 1;
  assign module_2.type_41 = 0;
  wire id_3, id_4, id_5, id_6, id_7;
  assign module_1.type_2 = 0;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output wor id_0,
    output wand id_1,
    output wor id_2,
    output uwire id_3,
    output wand id_4,
    output tri id_5,
    input wand id_6,
    output tri1 id_7,
    output wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    input wor id_16,
    input tri1 id_17,
    input supply0 id_18,
    input tri1 id_19,
    output tri id_20,
    output wire id_21,
    output wor id_22,
    input tri id_23,
    input supply0 id_24
    , id_30,
    input tri id_25,
    input tri1 id_26,
    input supply0 id_27,
    input tri0 id_28
);
  wire id_31;
  module_0 modCall_1 (id_6);
endmodule
