<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Muthu Adithya Ramnarayanan – Electrical & Computer Engineering Portfolio</title>
  <meta
    name="description"
    content="MS ECE candidate focused on RISC-V, embedded ML, and FPGA acceleration with experience at Tenstorrent, Georgia Tech, and Elvo AI."
  />
  <link rel="stylesheet" href="assets/style.css" />

  <meta property="og:type" content="website" />
  <meta property="og:url" content="https://rmadith.github.io/" />
  <meta property="og:title" content="Muthu Adithya Ramnarayanan – Electrical & Computer Engineering Portfolio" />
  <meta
    property="og:description"
    content="MS ECE candidate focused on RISC-V, embedded ML, and FPGA acceleration with experience at Tenstorrent, Georgia Tech, and Elvo AI."
  />

  <meta name="twitter:card" content="summary_large_image" />
  <meta name="twitter:title" content="Muthu Adithya Ramnarayanan – Electrical & Computer Engineering Portfolio" />
  <meta
    name="twitter:description"
    content="MS ECE candidate focused on RISC-V, embedded ML, and FPGA acceleration with experience at Tenstorrent, Georgia Tech, and Elvo AI."
  />
  <meta name="twitter:creator" content="@rmadith" />
</head>
<body>
  <main>
    <header>
      <div class="panel hero">
        <div class="hero__signal">Analog · Digital · Intelligence</div>
        <div class="hero__title">Electrical & Computer Engineering</div>
        <div class="hero__name">Muthu Adithya Ramnarayanan</div>
        <p class="hero__summary">
          MS ECE candidate shaping minimalist compute surfaces across custom RISC-V silicon, FPGA pipelines, and embedded ML
          stacks. I write RTL, firmware, and runtime tooling that stay synchronized from lab bench to deployed product.
        </p>
        <div class="hero__tags">
          <span>RISC-V</span>
          <span>FPGA</span>
          <span>Embedded ML</span>
          <span>Runtime Systems</span>
        </div>
        <div class="hero__meta">
          <span>Atlanta, GA · Austin, TX</span>
          <a href="mailto:rmadith@gmail.com">rmadith@gmail.com</a>
          <a href="https://linkedin.com/in/muthuadithya" target="_blank" rel="noreferrer noopener">LinkedIn</a>
          <a href="https://github.com/rmadith" target="_blank" rel="noreferrer noopener">GitHub</a>
          <a href="https://devpost.com/rmadith" target="_blank" rel="noreferrer noopener">Devpost</a>
        </div>
      </div>
      <div class="panel stack-card">
        <div class="stack-card__label">Core toolkit</div>
        <p class="stack-card__summary">
          Hardware–software co-design across RTL, compilers, runtime systems, and productized ML experiences.
        </p>
        <div class="stack">
          <span class="badge">SystemVerilog</span>
          <span class="badge">Embedded&nbsp;C</span>
          <span class="badge">C/C++</span>
          <span class="badge">CUDA</span>
          <span class="badge">Python</span>
          <span class="badge">FreeRTOS</span>
          <span class="badge">UVM</span>
          <span class="badge">Vitis&nbsp;HLS</span>
          <span class="badge">Questa</span>
          <span class="badge">Cadence&nbsp;Virtuoso</span>
        </div>
      </div>
    </header>

    <section class="section">
      <h2 class="section__title">Experience</h2>
      <div class="grid grid--two">
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">Tenstorrent</div>
            <div class="item__meta">Jan 2025 – Aug 2025 · Austin, TX</div>
          </div>
          <div class="item__subheading">RISC-V Cores Intern</div>
          <ul class="item__bullets">
            <li>Brought up Ascalon single-core design on emulation platforms while optimizing hardware resource utilization.</li>
            <li>Assembled a custom Linux kernel with OpenSBI and UART polling for embedded bring-up flows.</li>
            <li>Improved DOOM rendering in C++ through framebuffer profiling and memory-aware data structures.</li>
            <li>Delivered C++ and SystemVerilog testbenches that hardened customer memory subsystem validation.</li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">Georgia Institute of Technology</div>
            <div class="item__meta">Sept 2024 – Jan 2025 · Atlanta, GA</div>
          </div>
          <div class="item__subheading">Researcher · GNNBuilder Lab</div>
          <ul class="item__bullets">
            <li>Enhanced GNNBuilder to translate graph neural networks into FPGA accelerators for faster inference.</li>
            <li>Synthesized and profiled high-level designs with Xilinx Vitis HLS, resolving deadlocks and cache issues.</li>
            <li>Experimented with pipelining, caching, and out-of-order execution for state-of-the-art GNN workloads.</li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">Elvo AI</div>
            <div class="item__meta">Sept 2024 – Jan 2025 · San Francisco, CA</div>
          </div>
          <div class="item__subheading">Software Engineer</div>
          <ul class="item__bullets">
            <li>Architected AWS infrastructure with authentication, observability, and auto-scaling foundations.</li>
            <li>Built the initial Next.js product before evolving a mobile-first experience with Expo.</li>
            <li>Implemented resilient data models to support rapid user growth and highly available operations.</li>
            <li>Designed ML pipelines and automated agentic workflows that boosted operational efficiency by 30%.</li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">University of Wisconsin–Madison</div>
            <div class="item__meta">Mar 2023 – May 2024 · Madison, WI</div>
          </div>
          <div class="item__subheading">Undergraduate Student Researcher</div>
          <ul class="item__bullets">
            <li>Built a 10&nbsp;MHz (±25&nbsp;Hz) digital modulator/demodulator for an IARPA-sponsored RF project.</li>
            <li>Implemented pipelined ASK, BPSK, and MFSK modulation on FPGA targets to stabilize antenna links.</li>
            <li>Improved clock stability and digital PWM accuracy through iterative FPGA design tuning.</li>
          </ul>
        </article>
      </div>
    </section>

    <section class="section">
      <h2 class="section__title">Projects</h2>
      <div class="grid projects-grid">
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">Embedded ML Inference System</div>
            <div class="item__meta">May 2024 – Aug 2024</div>
          </div>
          <div class="item__subheading">Embedded C · Device Drivers · RISC-V · ML</div>
          <ul class="item__bullets">
            <li>Designed a custom RISC-V CPU with ML-focused instruction extensions to accelerate inference workloads.</li>
            <li>Extended an open-source RISC-V C compiler with the new instructions for improved efficiency.</li>
            <li>Delivered driver software integrating camera input and peripherals for end-to-end data capture.</li>
            <li>Achieved a 30% reduction in ImageNet inference time versus a comparable baseline processor.</li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">Tanks!</div>
            <div class="item__meta">Jan 2024 – May 2024</div>
          </div>
          <div class="item__subheading">Embedded C · RISC-V · SystemVerilog · VGA</div>
          <ul class="item__bullets">
            <li>Developed an embedded C game for a resource-constrained RISC-V CPU with limited stack space.</li>
            <li>Designed a five-stage pipelined processor with interrupts and dynamic branch prediction.</li>
            <li>Implemented a graphics engine that drives VGA output for smooth in-game rendering.</li>
            <li>
              Link to project –
              <a href="https://github.com/rmadith/554" target="_blank" rel="noreferrer noopener">github.com/rmadith/554</a>
            </li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading">
            <div class="item__title">MazeRunner</div>
            <div class="item__meta">Aug 2023 – Dec 2023</div>
          </div>
          <div class="item__subheading">SystemVerilog · I2C · SPI · PID Control</div>
          <ul class="item__bullets">
            <li>Engineered a compact robot platform coordinated by a DE0-Nano FPGA controller.</li>
            <li>Simulated and deployed custom SystemVerilog modules for I2C and SPI communication buses.</li>
            <li>Built approximate pipelined PID filters to deliver precise motor actuation in maze navigation.</li>
            <li>Used Design Compiler Shell to pinpoint critical paths and synthesize hardware that met timing.</li>
          </ul>
        </article>
      </div>
    </section>

    <section class="section">
      <h2 class="section__title">Education</h2>
      <article class="panel item">
        <div class="item__heading">
          <div class="item__title">Georgia Institute of Technology</div>
          <div class="item__meta">Aug 2024 – Dec 2026 · Atlanta, GA</div>
        </div>
        <div class="item__subheading">M.S. Electrical and Computer Engineering</div>
      </article>
      <article class="panel item">
        <div class="item__heading">
          <div class="item__title">University of Wisconsin–Madison</div>
          <div class="item__meta">Aug 2021 – May 2024 · Madison, WI</div>
        </div>
        <div class="item__subheading">B.S. Computer Engineering</div>
      </article>
    </section>

    <section class="section">
      <h2 class="section__title">Technical Skills</h2>
      <div class="grid skills-grid">
        <article class="panel item">
          <div class="item__heading"><div class="item__title">Languages</div></div>
          <ul class="item__bullets">
            <li>SystemVerilog · Embedded C · C/C++ · CUDA · Python · Java · Bazel</li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading"><div class="item__title">Tools</div></div>
          <ul class="item__bullets">
            <li>UVM · FreeRTOS · Git · GDB · Bash · Cadence Virtuoso · Synopsys ICC · Questa · Quartus · Xilinx</li>
          </ul>
        </article>
        <article class="panel item">
          <div class="item__heading"><div class="item__title">Coursework</div></div>
          <ul class="item__bullets">
            <li>
              Generative &amp; Geometric Deep Learning · Computer Architecture · VLSI · Digital Systems · Embedded Systems ·
              Algorithms · Parallel Programming · Operating Systems · Matrix Methods in ML · Artificial Neural Networks
            </li>
          </ul>
        </article>
      </div>
    </section>

    <footer>
      <span>Exploring roles across compute architecture, hardware-software co-design, and intelligent systems.</span>
    </footer>
  </main>
</body>
</html>
