// Seed: 3768663211
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output wand id_6,
    output wor id_7,
    input wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    input tri1 id_15,
    inout tri1 id_16
);
  always begin : id_18
    if (1) id_6 = 1;
    else id_6 = id_4;
  end
  module_0();
  wire id_19;
  xnor (id_12, id_13, id_14, id_15, id_16, id_3, id_4, id_5, id_8, id_9);
endmodule
