{"auto_keywords": [{"score": 0.040391456401351215, "phrase": "leakage_power"}, {"score": 0.00481495049065317, "phrase": "bus_encoding"}, {"score": 0.004552648949390462, "phrase": "total_power"}, {"score": 0.0042446888127531945, "phrase": "increased_buffer_insertion"}, {"score": 0.004127394241838696, "phrase": "on-chip_global_lines"}, {"score": 0.0036382660173943393, "phrase": "buffer-based_leakage"}, {"score": 0.0033447157263095223, "phrase": "chief_contributors"}, {"score": 0.0029069972482610403, "phrase": "bus_system_prototype"}, {"score": 0.0023551955270737215, "phrase": "total_bus_system_power"}, {"score": 0.0021049977753042253, "phrase": "standby_mode_leakage_power"}], "paper_keywords": ["Bus encoding", " low power", " power gated", " pulsed"], "paper_abstract": "Increased buffer insertion along on-chip global lines and growing amounts of leakage power have resulted in buffer-based leakage emerging as one of the chief contributors to system leakage power. In this paper, a bus system prototype is implemented in an industrial 65-nm SOI technology and measured results show up to a 45% reduction in total bus system power and an average reduction of 2.4x in standby mode leakage power.", "paper_title": "Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise", "paper_id": "WOS:000273092000017"}