#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Dec  3 15:43:45 2020
# Process ID: 18276
# Current directory: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.runs/synth_1/top.vds
# Journal file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/mem_addr_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (2#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/mem_addr_gen.v:1]
ERROR: [Synth 8-439] module 'blk_mem_gen_0' not found [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/top.v:37]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab6/VGA_demo2/VGA_demo2.srcs/sources_1/imports/demo2/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.871 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 15:43:57 2020...
