OpenROAD v2.0-8236-g9a713f0e8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/control_unity/runs/control_unity_flow/tmp/routing/20-fill.odb'â€¦
define_corners Typical
read_liberty -corner Typical /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   control_unity
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3510
Number of terminals:      33
Number of snets:          2
Number of nets:           118

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 79.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 20048.
[INFO DRT-0033] mcon shape region query size = 49730.
[INFO DRT-0033] met1 shape region query size = 7325.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 313.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 312.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 105.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 205 pins.
[INFO DRT-0081]   Complete 61 unique inst patterns.
[INFO DRT-0084]   Complete 68 groups.
#scanned instances     = 3510
#unique  instances     = 79
#stdCellGenAp          = 1626
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1286
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 303
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 127.12 (MB), peak = 127.12 (MB)

Number of guides:     754

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 249.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 195.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 114.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 15.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 363 vertical wires in 1 frboxes and 210 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 9 vertical wires in 1 frboxes and 51 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 129.00 (MB), peak = 136.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 129.00 (MB), peak = 136.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 145.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 159.90 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 161.96 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 172.39 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 173.39 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 173.39 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 173.39 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 173.39 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 173.39 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:00, memory = 173.39 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      1      0      0
Metal Spacing        2      0      7      1
Short                0      0     18      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 498.45 (MB), peak = 510.33 (MB)
Total wire length = 4791 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2299 um.
Total wire length on LAYER met2 = 2438 um.
Total wire length on LAYER met3 = 53 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 620.
Up-via summary (total 620):.

----------------------
 FR_MASTERSLICE      0
            li1    304
           met1    301
           met2     15
           met3      0
           met4      0
----------------------
                   620


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 498.45 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 501.28 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 501.80 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 502.83 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 502.83 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 502.83 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 502.83 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 502.83 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 503.60 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 503.60 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        0      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 503.81 (MB), peak = 515.59 (MB)
Total wire length = 4766 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2270 um.
Total wire length on LAYER met2 = 2441 um.
Total wire length on LAYER met3 = 53 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 614.
Up-via summary (total 614):.

----------------------
 FR_MASTERSLICE      0
            li1    303
           met1    296
           met2     15
           met3      0
           met4      0
----------------------
                   614


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 503.81 (MB), peak = 515.72 (MB)
Total wire length = 4782 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2290 um.
Total wire length on LAYER met2 = 2438 um.
Total wire length on LAYER met3 = 53 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 607.
Up-via summary (total 607):.

----------------------
 FR_MASTERSLICE      0
            li1    303
           met1    289
           met2     15
           met3      0
           met4      0
----------------------
                   607


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 503.81 (MB), peak = 515.72 (MB)
Total wire length = 4774 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2253 um.
Total wire length on LAYER met2 = 2438 um.
Total wire length on LAYER met3 = 82 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 618.
Up-via summary (total 618):.

----------------------
 FR_MASTERSLICE      0
            li1    303
           met1    294
           met2     21
           met3      0
           met4      0
----------------------
                   618


[INFO DRT-0198] Complete detail routing.
Total wire length = 4774 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2253 um.
Total wire length on LAYER met2 = 2438 um.
Total wire length on LAYER met3 = 82 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 618.
Up-via summary (total 618):.

----------------------
 FR_MASTERSLICE      0
            li1    303
           met1    294
           met2     21
           met3      0
           met4      0
----------------------
                   618


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 503.81 (MB), peak = 515.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cellsâ€¦
Writing OpenROAD database to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/control_unity/runs/control_unity_flow/results/routing/control_unity.odb'â€¦
Writing netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/control_unity/runs/control_unity_flow/results/routing/control_unity.nl.v'â€¦
Writing powered netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/control_unity/runs/control_unity_flow/results/routing/control_unity.pnl.v'â€¦
Writing layout to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/control_unity/runs/control_unity_flow/results/routing/control_unity.def'â€¦
