Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 16:23:11 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xazu5evsfvc784-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10610 |     0 |    117120 |  9.06 |
|   LUT as Logic             |  9580 |     0 |    117120 |  8.18 |
|   LUT as Memory            |  1030 |     0 |     57600 |  1.79 |
|     LUT as Distributed RAM |   304 |     0 |           |       |
|     LUT as Shift Register  |   726 |     0 |           |       |
| CLB Registers              | 14467 |     0 |    234240 |  6.18 |
|   Register as Flip Flop    | 14466 |     0 |    234240 |  6.18 |
|   Register as Latch        |     0 |     0 |    234240 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    234240 | <0.01 |
| CARRY8                     |   159 |     0 |     14640 |  1.09 |
| F7 Muxes                   |   271 |     0 |     58560 |  0.46 |
| F8 Muxes                   |    21 |     0 |     29280 |  0.07 |
| F9 Muxes                   |     0 |     0 |     14640 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 44    |          Yes |           - |          Set |
| 550   |          Yes |           - |        Reset |
| 339   |          Yes |         Set |            - |
| 13533 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2356 |     0 |     14640 | 16.09 |
|   CLBL                                     |  1173 |     0 |           |       |
|   CLBM                                     |  1183 |     0 |           |       |
| LUT as Logic                               |  9580 |     0 |    117120 |  8.18 |
|   using O5 output only                     |   239 |       |           |       |
|   using O6 output only                     |  7081 |       |           |       |
|   using O5 and O6                          |  2260 |       |           |       |
| LUT as Memory                              |  1030 |     0 |     57600 |  1.79 |
|   LUT as Distributed RAM                   |   304 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   304 |       |           |       |
|   LUT as Shift Register                    |   726 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    81 |       |           |       |
|     using O5 and O6                        |   645 |       |           |       |
| CLB Registers                              | 14467 |     0 |    234240 |  6.18 |
|   Register driven from within the CLB      |  7262 |       |           |       |
|   Register driven from outside the CLB     |  7205 |       |           |       |
|     LUT in front of the register is unused |  5042 |       |           |       |
|     LUT in front of the register is used   |  2163 |       |           |       |
| Unique Control Sets                        |   538 |       |     29280 |  1.84 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   53 |     0 |       144 | 36.81 |
|   RAMB36/FIFO*    |   52 |     0 |       144 | 36.11 |
|     RAMB36E2 only |   52 |       |           |       |
|   RAMB18          |    2 |     0 |       288 |  0.69 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1248 |  0.24 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   52 |    52 |       252 | 20.63 |
| HPIOB_M          |   24 |    24 |        72 | 33.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   11 |       |           |       |
|   BIDIR          |   12 |       |           |       |
| HPIOB_S          |   24 |    24 |        72 | 33.33 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   13 |       |           |       |
|   BIDIR          |   10 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    3 |     3 |        12 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |        96 |  3.13 |
|   DIFFINBUF      |    3 |     3 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    8 |     0 |        32 | 25.00 |
| BITSLICE_RX_TX   |   45 |    45 |       208 | 21.63 |
|   RXTX_BITSLICE  |   45 |    45 |           |       |
| BITSLICE_TX      |    8 |     0 |        32 | 25.00 |
| RIU_OR           |    4 |     0 |        16 | 25.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       352 |  1.42 |
|   BUFGCE             |    5 |     0 |       112 |  4.46 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    1 |     0 |         8 | 12.50 |
| MMCM                 |    1 |     1 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 13533 |            Register |
| LUT6             |  4502 |                 CLB |
| LUT3             |  2477 |                 CLB |
| LUT4             |  2141 |                 CLB |
| LUT5             |  1651 |                 CLB |
| SRL16E           |   947 |                 CLB |
| LUT2             |   858 |                 CLB |
| FDCE             |   550 |            Register |
| RAMD32           |   464 |                 CLB |
| SRLC32E          |   422 |                 CLB |
| FDSE             |   339 |            Register |
| MUXF7            |   271 |                 CLB |
| LUT1             |   211 |                 CLB |
| CARRY8           |   159 |                 CLB |
| RAMS32           |   144 |                 CLB |
| RAMB36E2         |    52 |           Block Ram |
| RXTX_BITSLICE    |    45 |                 I/O |
| FDPE             |    44 |            Register |
| OBUF             |    27 |                 I/O |
| IBUFCTRL         |    22 |              Others |
| MUXF8            |    21 |                 CLB |
| INBUF            |    19 |                 I/O |
| OBUFT_DCIEN      |    18 |                 I/O |
| TX_BITSLICE_TRI  |     8 |                 I/O |
| BITSLICE_CONTROL |     8 |                 I/O |
| BUFGCE           |     5 |               Clock |
| RIU_OR           |     4 |                 I/O |
| OBUFT            |     4 |                 I/O |
| INV              |     3 |                 CLB |
| DSP48E2          |     3 |          Arithmetic |
| DIFFINBUF        |     3 |                 I/O |
| SRLC16E          |     2 |                 CLB |
| RAMB18E2         |     2 |           Block Ram |
| HPIO_VREF        |     2 |                 I/O |
| PLLE4_ADV        |     1 |               Clock |
| MMCME4_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| u_ila_0  |    1 |
| ddr4_phy |    1 |
| ddr4     |    1 |
| dbg_hub  |    1 |
+----------+------+


