
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sat Aug 19 03:10:50 2023
| Design       : test_ddr
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                               
******************************************************************************************************************************************************************************
                                                                                                        Clock   Non-clock                                                     
 Clock                                             Period       Waveform       Type                     Loads       Loads  Sources                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                                           20.000       {0 10}         Declared                   363           8  {ref_clk}                                          
   ddrphy_clkin                                    10.000       {0 5}          Generated (ref_clk)       4492           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                          2.500        {0 1.25}       Generated (ref_clk)         11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                          2.500        {0 1.25}       Generated (ref_clk)         27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                          2.500        {0 1.25}       Generated (ref_clk)          2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                  10.000       {0 5}          Generated (ref_clk)          1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   pix_clk_out                                     6.667        {0 3.333}      Generated (ref_clk)        955           1  {user_pll_video_out/u_pll_e3/goppll/CLKOUT0}       
   clk_25M                                         40.000       {0 20}         Generated (ref_clk)          7           0  {user_pll_cfg/u_pll_e3/goppll/CLKOUT1}             
   ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (ref_clk)        234           0  {user_pll_cfg/u_pll_e3/goppll/CLKOUT0}             
 eth_rgmii_rxc_0                                   8.000        {0 4}          Declared                  2148           1  {eth_rgmii_rxc_0}                                  
 eth_rgmii_txc_0                                   8.000        {0 4}          Declared                     0           0  {eth_rgmii_txc_0}                                  
 pix_clk_in                                        6.734        {0 3.367}      Declared                   372           0  {pix_clk_in}                                       
 cmos1_pclk                                        11.900       {0 5.95}       Declared                    39           1  {cmos1_pclk}                                       
   cmos1_pclk_16bit                                23.800       {0 11.9}       Generated (cmos1_pclk)     110           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 cmos2_pclk                                        11.900       {0 5.95}       Declared                    39           1  {cmos2_pclk}                                       
   cmos2_pclk_16bit                                23.800       {0 11.9}       Generated (cmos2_pclk)     110           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 DebugCore_JCLK                                    50.000       {0 25}         Declared                   504           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}    
 DebugCore_CAPTURE                                 100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}       
==============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 pix_clk_out                   asynchronous               pix_clk_out                               
 pix_clk_in                    asynchronous               pix_clk_in                                
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 clk_25M                       asynchronous               clk_25M                                   
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     147.059 MHz         20.000          6.800         13.200
 eth_rgmii_rxc_0            125.000 MHz     152.509 MHz          8.000          6.557          1.443
 pix_clk_in                 148.500 MHz     214.316 MHz          6.734          4.666          2.068
 ddrphy_clkin               100.000 MHz     129.534 MHz         10.000          7.720          2.280
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk_out                150.000 MHz     165.300 MHz          6.667          6.050          0.617
 cmos1_pclk                  84.034 MHz     330.688 MHz         11.900          3.024          8.876
 cmos2_pclk                  84.034 MHz     437.063 MHz         11.900          2.288          9.612
 cmos1_pclk_16bit            42.017 MHz     206.868 MHz         23.800          4.834         18.966
 cmos2_pclk_16bit            42.017 MHz     151.930 MHz         23.800          6.582         17.218
 clk_25M                     25.000 MHz     352.485 MHz         40.000          2.837         37.163
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     162.707 MHz        100.000          6.146         93.854
 DebugCore_JCLK              20.000 MHz     113.353 MHz         50.000          8.822         41.178
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     13.200       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              1.443       0.000              0           4158
 pix_clk_in             pix_clk_in                   2.068       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                 2.280       0.000              0          16387
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk_out            pix_clk_out                  0.617       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   8.876       0.000              0             60
 cmos2_pclk             cmos2_pclk                   9.612       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            18.966       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            10.988       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            17.218       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            14.843       0.000              0             18
 clk_25M                clk_25M                     37.163       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    93.854       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK              23.850       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              19.152       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE           47.652       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.063      -0.063              1           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.214       0.000              0           4158
 pix_clk_in             pix_clk_in                   0.315       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                -0.164      -1.262             28          16387
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk_out            pix_clk_out                  0.255       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   0.343       0.000              0             60
 cmos2_pclk             cmos2_pclk                   0.350       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.255       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            -0.118      -0.445              8             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.252       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            -5.381     -91.971             18             18
 clk_25M                clk_25M                      0.374       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.285       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK               0.317       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              24.763       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE            0.427       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.445       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              4.422       0.000              0           1305
 pix_clk_in             pix_clk_in                   3.610       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 4.261       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.631       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.002       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.954       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    97.252       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     -0.430      -0.860              2            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.485       0.000              0           1305
 pix_clk_in             pix_clk_in                   1.049       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 0.395       0.000              0           2500
 pix_clk_out            pix_clk_out                  1.319       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.300       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.339       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     1.222       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0            362
 eth_rgmii_rxc_0                                     2.483       0.000              0           2148
 pix_clk_in                                          2.469       0.000              0            372
 ddrphy_clkin                                        3.100       0.000              0           4492
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk_out                                         2.435       0.000              0            955
 cmos1_pclk                                          5.330       0.000              0             39
 cmos2_pclk                                          5.330       0.000              0             39
 cmos1_pclk_16bit                                   11.002       0.000              0            110
 cmos2_pclk_16bit                                   11.002       0.000              0            110
 clk_25M                                            19.580       0.000              0              7
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            234
 DebugCore_JCLK                                     24.102       0.000              0            504
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.328       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              3.318       0.000              0           4158
 pix_clk_in             pix_clk_in                   3.259       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                 4.508       0.000              0          16387
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk_out            pix_clk_out                  2.319       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   9.725       0.000              0             60
 cmos2_pclk             cmos2_pclk                  10.220       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.371       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            11.249       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.129       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            13.867       0.000              0             18
 clk_25M                clk_25M                     37.893       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    95.663       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK              24.180       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              20.873       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE           48.228       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.075       0.000              0           1421
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.160       0.000              0           4158
 pix_clk_in             pix_clk_in                   0.242       0.000              0           1552
 ddrphy_clkin           ddrphy_clkin                -0.177      -3.565             58          16387
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk_out            pix_clk_out                  0.188       0.000              0           4245
 cmos1_pclk             cmos1_pclk                   0.263       0.000              0             60
 cmos2_pclk             cmos2_pclk                   0.269       0.000              0             60
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.199       0.000              0            246
 cmos1_pclk             cmos1_pclk_16bit            -0.066      -0.255              7             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.195       0.000              0            246
 cmos2_pclk             cmos2_pclk_16bit            -3.383     -57.748             18             18
 clk_25M                clk_25M                      0.303       0.000              0             31
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.217       0.000              0           1082
 DebugCore_JCLK         DebugCore_JCLK               0.255       0.000              0           1513
 DebugCore_CAPTURE      DebugCore_JCLK              24.955       0.000              0            100
 DebugCore_JCLK         DebugCore_CAPTURE            0.549       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.689       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              5.437       0.000              0           1305
 pix_clk_in             pix_clk_in                   4.486       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 5.772       0.000              0           2500
 pix_clk_out            pix_clk_out                  3.078       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.102       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.796       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    97.963       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.131       0.000              0            335
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.382       0.000              0           1305
 pix_clk_in             pix_clk_in                   0.762       0.000              0             92
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           2500
 pix_clk_out            pix_clk_out                  0.933       0.000              0            294
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.958       0.000              0             42
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.941       0.000              0             42
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.932       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.504       0.000              0            362
 eth_rgmii_rxc_0                                     2.787       0.000              0           2148
 pix_clk_in                                          2.649       0.000              0            372
 ddrphy_clkin                                        3.480       0.000              0           4492
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk_out                                         2.615       0.000              0            955
 cmos1_pclk                                          5.454       0.000              0             39
 cmos2_pclk                                          5.454       0.000              0             39
 cmos1_pclk_16bit                                   11.182       0.000              0            110
 cmos2_pclk_16bit                                   11.182       0.000              0            110
 clk_25M                                            19.664       0.000              0              7
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            234
 DebugCore_JCLK                                     24.282       0.000              0            504
 DebugCore_CAPTURE                                  49.664       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_MUX4TO1Q/I1
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.905
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  0.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      3.207       4.661         nt_ref_clk       
 CLMS_150_309/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/opit_0_L5Q_perm/CLK

 CLMS_150_309/Q2                   tco                   0.290       4.951 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.764       5.715         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [2]
 CLMA_138_320/Y1                   td                    0.460       6.175 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.474       6.649         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_154_324/Y1                   td                    0.212       6.861 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.769       7.630         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_138_324/Y1                   td                    0.304       7.934 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.122       8.056         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_138_324/Y3                   td                    0.303       8.359 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.722       9.081         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMS_146_321/Y0                   td                    0.320       9.401 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.576       9.977         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_308/Y1                   td                    0.212      10.189 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_3/gateop_perm/Z
                                   net (fanout=1)        0.762      10.951         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100141
 CLMA_150_316/C1                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.951         Logic Levels: 6  
                                                                                   Logic: 2.101ns(33.402%), Route: 4.189ns(66.598%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.702      23.905         nt_ref_clk       
 CLMA_150_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.530      24.435                          
 clock uncertainty                                      -0.050      24.385                          

 Setup time                                             -0.234      24.151                          

 Data required time                                                 24.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.151                          
 Data arrival time                                                  10.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.844  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.757       4.211         nt_ref_clk       
 CLMS_166_281/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK

 CLMS_166_281/Q1                   tco                   0.291       4.502 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/Q
                                   net (fanout=4)        0.454       4.956         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [14]
 CLMA_166_268/Y2                   td                    0.478       5.434 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_22/gateop_perm/Z
                                   net (fanout=1)        0.399       5.833         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110259
 CLMA_170_272/Y0                   td                    0.320       6.153 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_25/gateop_perm/Z
                                   net (fanout=1)        0.403       6.556         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110262
 CLMA_166_276/Y2                   td                    0.210       6.766 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_26/gateop_perm/Z
                                   net (fanout=4)        0.416       7.182         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N101420
 CLMS_162_281/Y1                   td                    0.468       7.650 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_17/gateop_perm/Z
                                   net (fanout=3)        0.123       7.773         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [7]
 CLMS_162_281/Y3                   td                    0.303       8.076 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N479_1/gateop_perm/Z
                                   net (fanout=9)        0.598       8.674         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N612
 CLMS_162_269/Y2                   td                    0.295       8.969 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[15:0]_1/gateop_perm/Z
                                   net (fanout=11)       0.382       9.351         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N66448
 CLMS_162_273/A1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.351         Logic Levels: 6  
                                                                                   Logic: 2.365ns(46.012%), Route: 2.775ns(53.988%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.913      23.116         nt_ref_clk       
 CLMS_162_273/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      23.367                          
 clock uncertainty                                      -0.050      23.317                          

 Setup time                                             -0.248      23.069                          

 Data required time                                                 23.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.069                          
 Data arrival time                                                   9.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.534  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.757       4.211         nt_ref_clk       
 CLMS_166_281/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK

 CLMS_166_281/Q1                   tco                   0.291       4.502 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/Q
                                   net (fanout=4)        0.454       4.956         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [14]
 CLMA_166_268/Y2                   td                    0.478       5.434 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_22/gateop_perm/Z
                                   net (fanout=1)        0.399       5.833         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110259
 CLMA_170_272/Y0                   td                    0.320       6.153 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_25/gateop_perm/Z
                                   net (fanout=1)        0.403       6.556         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110262
 CLMA_166_276/Y2                   td                    0.210       6.766 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_26/gateop_perm/Z
                                   net (fanout=4)        0.416       7.182         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N101420
 CLMS_162_281/Y1                   td                    0.468       7.650 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_17/gateop_perm/Z
                                   net (fanout=3)        0.123       7.773         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [7]
 CLMS_162_281/Y3                   td                    0.303       8.076 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N479_1/gateop_perm/Z
                                   net (fanout=9)        0.598       8.674         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N612
 CLMS_162_269/Y2                   td                    0.295       8.969 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[15:0]_1/gateop_perm/Z
                                   net (fanout=11)       0.537       9.506         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N66448
 CLMA_166_276/A1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.506         Logic Levels: 6  
                                                                                   Logic: 2.365ns(44.665%), Route: 2.930ns(55.335%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.009      23.212         nt_ref_clk       
 CLMA_166_276/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.465      23.677                          
 clock uncertainty                                      -0.050      23.627                          

 Setup time                                             -0.248      23.379                          

 Data required time                                                 23.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.379                          
 Data arrival time                                                   9.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.212
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.031       3.234         nt_ref_clk       
 CLMA_162_276/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK

 CLMA_162_276/Q1                   tco                   0.224       3.458 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.334       3.792         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0
 CLMA_166_280/B1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   3.792         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.143%), Route: 0.334ns(59.857%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.758       4.212         nt_ref_clk       
 CLMA_166_280/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.251       3.961                          
 clock uncertainty                                       0.000       3.961                          

 Hold time                                              -0.106       3.855                          

 Data required time                                                  3.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.855                          
 Data arrival time                                                   3.792                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_MUX4TO1Q/S1
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.137
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.084       3.287         nt_ref_clk       
 CLMA_158_264/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1/opit_0_inv_L5Q_perm/CLK

 CLMA_158_264/Q0                   tco                   0.222       3.509 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.225       3.734         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1
 CLMA_154_265/B4                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.664%), Route: 0.225ns(50.336%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.683       4.137         nt_ref_clk       
 CLMA_154_265/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.398       3.739                          
 clock uncertainty                                       0.000       3.739                          

 Hold time                                              -0.035       3.704                          

 Data required time                                                  3.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.704                          
 Data arrival time                                                   3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.780  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.265
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.031       3.234         nt_ref_clk       
 CLMA_162_276/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK

 CLMA_162_276/Q1                   tco                   0.224       3.458 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.509       3.967         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0
 CLMS_162_293/DD                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   3.967         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.559%), Route: 0.509ns(69.441%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.811       4.265         nt_ref_clk       
 CLMS_162_293/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.251       4.014                          
 clock uncertainty                                       0.000       4.014                          

 Hold time                                              -0.079       3.935                          

 Data required time                                                  3.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.935                          
 Data arrival time                                                   3.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMS_274_185/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_274_185/Q1                   tco                   0.291       9.540 r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.560      10.100         u_udp/u_udp_tx/ip_head[2] [1]
                                   td                    0.326      10.426 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.426         u_udp/u_udp_tx/_N9371
 CLMA_274_172/Y3                   td                    0.501      10.927 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.420      11.347         u_udp/u_udp_tx/N3561 [4]
 CLMS_266_177/COUT                 td                    0.344      11.691 r       u_udp/u_udp_tx/N3573_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.691         u_udp/u_udp_tx/_N6966
 CLMS_266_181/Y1                   td                    0.498      12.189 r       u_udp/u_udp_tx/N3573_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.402      12.591         u_udp/u_udp_tx/N3573 [7]
 CLMA_270_176/COUT                 td                    0.348      12.939 r       u_udp/u_udp_tx/N3576_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.939         u_udp/u_udp_tx/_N8081
 CLMA_270_180/Y1                   td                    0.498      13.437 r       u_udp/u_udp_tx/N3576_9/gateop_A2/Y1
                                   net (fanout=1)        0.593      14.030         u_udp/u_udp_tx/N3576 [9]
 CLMS_266_197/Y2                   td                    0.210      14.240 r       u_udp/u_udp_tx/N917_3[9]/gateop_perm/Z
                                   net (fanout=2)        0.576      14.816         u_udp/u_udp_tx/nb1 [9]
 CLMS_270_185/COUT                 td                    0.502      15.318 r       u_udp/u_udp_tx/check_buffer[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.318         u_udp/u_udp_tx/_N8022
                                   td                    0.058      15.376 r       u_udp/u_udp_tx/check_buffer[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.376         u_udp/u_udp_tx/_N8024
 CLMS_270_193/COUT                 td                    0.058      15.434 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.434         u_udp/u_udp_tx/_N8026
                                   td                    0.058      15.492 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.492         u_udp/u_udp_tx/_N8028
 CLMS_270_197/COUT                 td                    0.058      15.550 r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.550         u_udp/u_udp_tx/_N8030
 CLMS_270_201/CIN                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin

 Data arrival time                                                  15.550         Logic Levels: 9  
                                                                                   Logic: 3.750ns(59.514%), Route: 2.551ns(40.486%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531      15.679         rgmii_clk_0      
 CLMS_270_201/CLK                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Setup time                                             -0.170      16.993                          

 Data required time                                                 16.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.993                          
 Data arrival time                                                  15.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMS_274_185/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_274_185/Q1                   tco                   0.291       9.540 r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.560      10.100         u_udp/u_udp_tx/ip_head[2] [1]
                                   td                    0.326      10.426 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.426         u_udp/u_udp_tx/_N9371
 CLMA_274_172/Y3                   td                    0.501      10.927 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.420      11.347         u_udp/u_udp_tx/N3561 [4]
 CLMS_266_177/COUT                 td                    0.344      11.691 r       u_udp/u_udp_tx/N3573_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.691         u_udp/u_udp_tx/_N6966
 CLMS_266_181/Y1                   td                    0.498      12.189 r       u_udp/u_udp_tx/N3573_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.402      12.591         u_udp/u_udp_tx/N3573 [7]
 CLMA_270_176/COUT                 td                    0.348      12.939 r       u_udp/u_udp_tx/N3576_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.939         u_udp/u_udp_tx/_N8081
 CLMA_270_180/Y1                   td                    0.498      13.437 r       u_udp/u_udp_tx/N3576_9/gateop_A2/Y1
                                   net (fanout=1)        0.593      14.030         u_udp/u_udp_tx/N3576 [9]
 CLMS_266_197/Y2                   td                    0.210      14.240 r       u_udp/u_udp_tx/N917_3[9]/gateop_perm/Z
                                   net (fanout=2)        0.576      14.816         u_udp/u_udp_tx/nb1 [9]
 CLMS_270_185/COUT                 td                    0.502      15.318 r       u_udp/u_udp_tx/check_buffer[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.318         u_udp/u_udp_tx/_N8022
                                   td                    0.058      15.376 r       u_udp/u_udp_tx/check_buffer[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.376         u_udp/u_udp_tx/_N8024
 CLMS_270_193/COUT                 td                    0.058      15.434 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.434         u_udp/u_udp_tx/_N8026
                                   td                    0.058      15.492 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.492         u_udp/u_udp_tx/_N8028
                                                                           r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  15.492         Logic Levels: 8  
                                                                                   Logic: 3.692ns(59.138%), Route: 2.551ns(40.862%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531      15.679         rgmii_clk_0      
 CLMS_270_197/CLK                                                          r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Setup time                                             -0.167      16.996                          

 Data required time                                                 16.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.996                          
 Data arrival time                                                  15.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMS_274_185/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_274_185/Q1                   tco                   0.291       9.540 r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.560      10.100         u_udp/u_udp_tx/ip_head[2] [1]
                                   td                    0.326      10.426 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.426         u_udp/u_udp_tx/_N9371
 CLMA_274_172/Y3                   td                    0.501      10.927 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.420      11.347         u_udp/u_udp_tx/N3561 [4]
 CLMS_266_177/COUT                 td                    0.344      11.691 r       u_udp/u_udp_tx/N3573_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.691         u_udp/u_udp_tx/_N6966
 CLMS_266_181/Y1                   td                    0.498      12.189 r       u_udp/u_udp_tx/N3573_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.402      12.591         u_udp/u_udp_tx/N3573 [7]
 CLMA_270_176/COUT                 td                    0.348      12.939 r       u_udp/u_udp_tx/N3576_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.939         u_udp/u_udp_tx/_N8081
 CLMA_270_180/Y1                   td                    0.498      13.437 r       u_udp/u_udp_tx/N3576_9/gateop_A2/Y1
                                   net (fanout=1)        0.593      14.030         u_udp/u_udp_tx/N3576 [9]
 CLMS_266_197/Y2                   td                    0.210      14.240 r       u_udp/u_udp_tx/N917_3[9]/gateop_perm/Z
                                   net (fanout=2)        0.576      14.816         u_udp/u_udp_tx/nb1 [9]
 CLMS_270_185/COUT                 td                    0.502      15.318 r       u_udp/u_udp_tx/check_buffer[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.318         u_udp/u_udp_tx/_N8022
                                   td                    0.058      15.376 r       u_udp/u_udp_tx/check_buffer[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.376         u_udp/u_udp_tx/_N8024
 CLMS_270_193/COUT                 td                    0.058      15.434 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.434         u_udp/u_udp_tx/_N8026
 CLMS_270_197/CIN                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  15.434         Logic Levels: 8  
                                                                                   Logic: 3.634ns(58.755%), Route: 2.551ns(41.245%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531      15.679         rgmii_clk_0      
 CLMS_270_197/CLK                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Setup time                                             -0.170      16.993                          

 Data required time                                                 16.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.993                          
 Data arrival time                                                  15.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADDRA[7]
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531       7.679         rgmii_clk_0      
 CLMS_170_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_97/Q3                    tco                   0.221       7.900 f       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.239       8.139         u_CORES/u_debug_core_0/ram_wadr [2]
 DRM_178_88/ADA1[7]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADDRA[7]

 Data arrival time                                                   8.139         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.043%), Route: 0.239ns(51.957%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 DRM_178_88/CLKA[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA
 clock pessimism                                        -1.534       7.715                          
 clock uncertainty                                       0.000       7.715                          

 Hold time                                               0.210       7.925                          

 Data required time                                                  7.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.925                          
 Data arrival time                                                   8.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADDRA[9]
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531       7.679         rgmii_clk_0      
 CLMS_170_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_97/Q1                    tco                   0.224       7.903 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.239       8.142         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_178_88/ADA0[9]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADDRA[9]

 Data arrival time                                                   8.142         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.380%), Route: 0.239ns(51.620%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 DRM_178_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA
 clock pessimism                                        -1.534       7.715                          
 clock uncertainty                                       0.000       7.715                          

 Hold time                                               0.210       7.925                          

 Data required time                                                  7.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.925                          
 Data arrival time                                                   8.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADDRA[10]
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531       7.679         rgmii_clk_0      
 CLMA_170_96/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_96/Q0                    tco                   0.222       7.901 f       u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.241       8.142         u_CORES/u_debug_core_0/ram_wadr [5]
 DRM_178_88/ADA0[10]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADDRA[10]

 Data arrival time                                                   8.142         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.948%), Route: 0.241ns(52.052%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 DRM_178_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA
 clock pessimism                                        -1.534       7.715                          
 clock uncertainty                                       0.000       7.715                          

 Hold time                                               0.210       7.925                          

 Data required time                                                  7.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.925                          
 Data arrival time                                                   8.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 DRM_142_4/CLKB[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_4/QB0[4]                  tco                   2.307       7.830 f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        1.455       9.285         hdmi_video_zoom/ram1_rd_data [4]
                                   td                    0.474       9.759 f       hdmi_video_zoom/video_data_out[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.759         hdmi_video_zoom/_N7728
 CLMS_98_53/COUT                   td                    0.058       9.817 r       hdmi_video_zoom/video_data_out[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.817         hdmi_video_zoom/_N7730
                                   td                    0.058       9.875 r       hdmi_video_zoom/video_data_out[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.875         hdmi_video_zoom/_N7732
 CLMS_98_57/COUT                   td                    0.058       9.933 r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.933         hdmi_video_zoom/_N7734
 CLMS_98_61/CIN                                                            r       hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.933         Logic Levels: 2  
                                                                                   Logic: 2.955ns(67.007%), Route: 1.455ns(32.993%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 CLMS_98_61/CLK                                                            r       hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.170      12.001                          

 Data required time                                                 12.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.001                          
 Data arrival time                                                   9.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.068                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 DRM_142_24/CLKB[0]                                                        r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_24/QB0[2]                 tco                   2.307       7.830 f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        1.454       9.284         hdmi_video_zoom/ram0_rd_data [26]
 CLMS_102_73/COUT                  td                    0.507       9.791 r       hdmi_video_zoom/video_data_out[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.791         hdmi_video_zoom/_N7708
                                   td                    0.058       9.849 r       hdmi_video_zoom/video_data_out[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.849         hdmi_video_zoom/_N7710
 CLMS_102_77/COUT                  td                    0.058       9.907 r       hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.907         hdmi_video_zoom/_N7712
 CLMS_102_81/CIN                                                           r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.907         Logic Levels: 2  
                                                                                   Logic: 2.930ns(66.834%), Route: 1.454ns(33.166%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 CLMS_102_81/CLK                                                           r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.170      12.001                          

 Data required time                                                 12.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.001                          
 Data arrival time                                                   9.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.094                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 DRM_142_4/CLKB[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_4/QB0[4]                  tco                   2.307       7.830 f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        1.455       9.285         hdmi_video_zoom/ram1_rd_data [4]
                                   td                    0.474       9.759 f       hdmi_video_zoom/video_data_out[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.759         hdmi_video_zoom/_N7728
 CLMS_98_53/COUT                   td                    0.058       9.817 r       hdmi_video_zoom/video_data_out[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.817         hdmi_video_zoom/_N7730
                                   td                    0.058       9.875 r       hdmi_video_zoom/video_data_out[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.875         hdmi_video_zoom/_N7732
                                                                           r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.875         Logic Levels: 1  
                                                                                   Logic: 2.897ns(66.567%), Route: 1.455ns(33.433%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 CLMS_98_57/CLK                                                            r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.167      12.004                          

 Data required time                                                 12.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.004                          
 Data arrival time                                                   9.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.129                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_video_zoom/r_ram0_rd_addr[5]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531       5.190         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       hdmi_video_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK

 CLMA_102_84/Q0                    tco                   0.226       5.416 r       hdmi_video_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.104       5.520         hdmi_video_zoom/bilinear_interpolation_cnt [5]
 CLMS_102_85/M0                                                            r       hdmi_video_zoom/r_ram0_rd_addr[5]/opit_0/D

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.485%), Route: 0.104ns(31.515%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_102_85/CLK                                                           r       hdmi_video_zoom/r_ram0_rd_addr[5]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.014       5.205                          

 Data required time                                                  5.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.205                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531       5.190         ntclkbufg_4      
 CLMA_90_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_90_117/Q0                    tco                   0.222       5.412 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.099       5.511         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wfull
 CLMA_90_117/B4                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.511         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.159%), Route: 0.099ns(30.841%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMA_90_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.035       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : zoom_de_in_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : zoom_de_in_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531       5.190         ntclkbufg_4      
 CLMA_90_180/CLK                                                           r       zoom_de_in_state_2/opit_0_inv_L5Q_perm/CLK

 CLMA_90_180/Q0                    tco                   0.222       5.412 f       zoom_de_in_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.498         zoom_de_in_state_2
 CLMA_90_181/A0                                                            f       zoom_de_in_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMA_90_181/CLK                                                           r       zoom_de_in_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.094       5.125                          

 Data required time                                                  5.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.125                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_169/Q2                    tco                   0.290      11.244 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.741      11.985         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [2]
 CLMA_34_184/Y2                    td                    0.494      12.479 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        1.035      13.514         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMS_22_237/Y2                    td                    0.322      13.836 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.695      14.531         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_34_248/Y1                    td                    0.304      14.835 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.402      15.237         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13072
 CLMA_30_249/Y6CD                  td                    0.270      15.507 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.735      16.242         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_30_233/Y2                    td                    0.478      16.720 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.457      17.177         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMA_34_220/Y0                    td                    0.493      17.670 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.377      18.047         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17272
 CLMA_30_225/A1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.047         Logic Levels: 6  
                                                                                   Logic: 2.651ns(37.375%), Route: 4.442ns(62.625%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_30_225/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.248      20.327                          

 Data required time                                                 20.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.327                          
 Data arrival time                                                  18.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.280                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_169/Q2                    tco                   0.290      11.244 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.741      11.985         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [2]
 CLMA_34_184/Y2                    td                    0.494      12.479 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        1.035      13.514         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMS_22_237/Y2                    td                    0.322      13.836 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.751      14.587         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_34_249/Y3                    td                    0.210      14.797 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.250      15.047         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11862
 CLMS_34_249/Y6AB                  td                    0.262      15.309 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.308      15.617         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_34_240/Y0                    td                    0.490      16.107 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.565      16.672         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_34_221/Y0                    td                    0.490      17.162 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.761      17.923         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17264
 CLMA_34_224/D1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  17.923         Logic Levels: 6  
                                                                                   Logic: 2.558ns(36.705%), Route: 4.411ns(63.295%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_34_224/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.220      20.348                          

 Data required time                                                 20.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.348                          
 Data arrival time                                                  17.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.425                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_169/Q2                    tco                   0.290      11.244 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.741      11.985         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [2]
 CLMA_34_184/Y2                    td                    0.494      12.479 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        1.035      13.514         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMS_22_237/Y2                    td                    0.322      13.836 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.653      14.489         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_38_245/Y1                    td                    0.212      14.701 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.266      14.967         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12902
 CLMS_38_241/Y6CD                  td                    0.270      15.237 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.562      15.799         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_42_228/Y3                    td                    0.287      16.086 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.747      16.833         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_38_213/Y0                    td                    0.490      17.323 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/gateop/F
                                   net (fanout=1)        0.402      17.725         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17268
 CLMS_38_217/A1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  17.725         Logic Levels: 6  
                                                                                   Logic: 2.365ns(34.928%), Route: 4.406ns(65.072%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.248      20.320                          

 Data required time                                                 20.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.320                          
 Data arrival time                                                  17.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.595                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMS_74_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_74_205/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.230      10.838         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_70_205/M0                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM0

 Data arrival time                                                  10.838         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.115%), Route: 0.230ns(50.885%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_70_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.838                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMS_78_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_78_205/Q3                    tco                   0.221      10.607 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.232      10.839         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_70_205/CE                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM4

 Data arrival time                                                  10.839         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_70_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.839                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.163                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMS_74_137/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_74_137/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.255      10.863         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_70_141/M0                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                  10.863         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.541%), Route: 0.255ns(53.459%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_70_141/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.863                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.139                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[4]/opit_0_A2Q21/CLK
Endpoint    : r_b_out[0]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.708       5.084         ntclkbufg_1      
 CLMA_90_256/CLK                                                           r       user_sync_gen/y_act[4]/opit_0_A2Q21/CLK

 CLMA_90_256/Q2                    tco                   0.290       5.374 r       user_sync_gen/y_act[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.565       5.939         y_act[3]         
 CLMS_94_245/Y1                    td                    0.212       6.151 r       N250_mux2/gateop/Z
                                   net (fanout=2)        0.981       7.132         _N1021           
 CLMS_70_281/Y1                    td                    0.304       7.436 r       user_axi_m_arbitration/arbitration_rd_state_fsm[2:0]_100/gateop_perm/Z
                                   net (fanout=1)        0.122       7.558         _N107771         
 CLMA_70_280/Y2                    td                    0.210       7.768 r       N1079_2/gateop_perm/Z
                                   net (fanout=1)        0.770       8.538         _N107773         
 CLMA_70_236/Y0                    td                    0.210       8.748 r       N1079_3/gateop_perm/Z
                                   net (fanout=38)       0.413       9.161         N1079            
 CLMA_70_240/Y1                    td                    0.197       9.358 f       N921/gateop_perm/Z
                                   net (fanout=16)       0.831      10.189         N921             
 CLMS_62_193/CE                                                            f       r_b_out[0]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                  10.189         Logic Levels: 5  
                                                                                   Logic: 1.423ns(27.875%), Route: 3.682ns(72.125%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 CLMS_62_193/CLK                                                           r       r_b_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Setup time                                             -0.617      10.806                          

 Data required time                                                 10.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.806                          
 Data arrival time                                                  10.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[4]/opit_0_A2Q21/CLK
Endpoint    : r_g_out[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.708       5.084         ntclkbufg_1      
 CLMA_90_256/CLK                                                           r       user_sync_gen/y_act[4]/opit_0_A2Q21/CLK

 CLMA_90_256/Q2                    tco                   0.290       5.374 r       user_sync_gen/y_act[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.565       5.939         y_act[3]         
 CLMS_94_245/Y1                    td                    0.212       6.151 r       N250_mux2/gateop/Z
                                   net (fanout=2)        0.981       7.132         _N1021           
 CLMS_70_281/Y1                    td                    0.304       7.436 r       user_axi_m_arbitration/arbitration_rd_state_fsm[2:0]_100/gateop_perm/Z
                                   net (fanout=1)        0.122       7.558         _N107771         
 CLMA_70_280/Y2                    td                    0.210       7.768 r       N1079_2/gateop_perm/Z
                                   net (fanout=1)        0.770       8.538         _N107773         
 CLMA_70_236/Y0                    td                    0.210       8.748 r       N1079_3/gateop_perm/Z
                                   net (fanout=38)       0.992       9.740         N1079            
 CLMA_58_268/Y0                    td                    0.210       9.950 r       N925_55[11]/gateop_perm/Z
                                   net (fanout=1)        0.591      10.541         _N11133          
 CLMS_66_289/D3                                                            r       r_g_out[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  10.541         Logic Levels: 5  
                                                                                   Logic: 1.436ns(26.315%), Route: 4.021ns(73.685%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.652      11.404         ntclkbufg_1      
 CLMS_66_289/CLK                                                           r       r_g_out[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.310      11.714                          
 clock uncertainty                                      -0.150      11.564                          

 Setup time                                             -0.377      11.187                          

 Data required time                                                 11.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.187                          
 Data arrival time                                                  10.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.646                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[4]/opit_0_A2Q21/CLK
Endpoint    : r_g_out[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.708       5.084         ntclkbufg_1      
 CLMA_90_256/CLK                                                           r       user_sync_gen/y_act[4]/opit_0_A2Q21/CLK

 CLMA_90_256/Q2                    tco                   0.290       5.374 r       user_sync_gen/y_act[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.565       5.939         y_act[3]         
 CLMS_94_245/Y1                    td                    0.212       6.151 r       N250_mux2/gateop/Z
                                   net (fanout=2)        0.981       7.132         _N1021           
 CLMS_70_281/Y1                    td                    0.304       7.436 r       user_axi_m_arbitration/arbitration_rd_state_fsm[2:0]_100/gateop_perm/Z
                                   net (fanout=1)        0.122       7.558         _N107771         
 CLMA_70_280/Y2                    td                    0.210       7.768 r       N1079_2/gateop_perm/Z
                                   net (fanout=1)        0.770       8.538         _N107773         
 CLMA_70_236/Y0                    td                    0.210       8.748 r       N1079_3/gateop_perm/Z
                                   net (fanout=38)       0.427       9.175         N1079            
 CLMA_62_236/Y2                    td                    0.210       9.385 r       N1268/gateop_perm/Z
                                   net (fanout=24)       1.118      10.503         N1345[2]         
 CLMA_74_288/A2                                                            r       r_g_out[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  10.503         Logic Levels: 5  
                                                                                   Logic: 1.436ns(26.499%), Route: 3.983ns(73.501%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.652      11.404         ntclkbufg_1      
 CLMA_74_288/CLK                                                           r       r_g_out[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.310      11.714                          
 clock uncertainty                                      -0.150      11.564                          

 Setup time                                             -0.388      11.176                          

 Data required time                                                 11.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.176                          
 Data arrival time                                                  10.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_enhance/video_enhance_rgb2yuv/de_r3/opit_0/CLK
Endpoint    : u_video_enhance/video_enhance_yuv2rgb/de_r/opit_0/D
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_242_192/CLK                                                          r       u_video_enhance/video_enhance_rgb2yuv/de_r3/opit_0/CLK

 CLMA_242_192/Q2                   tco                   0.224       4.841 f       u_video_enhance/video_enhance_rgb2yuv/de_r3/opit_0/Q
                                   net (fanout=1)        0.084       4.925         u_video_enhance/yuv_de_out
 CLMA_242_192/CD                                                           f       u_video_enhance/video_enhance_yuv2rgb/de_r/opit_0/D

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_242_192/CLK                                                          r       u_video_enhance/video_enhance_yuv2rgb/de_r/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_58_245/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_245/Q2                    tco                   0.228       4.845 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.397       5.242         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/rd_addr [6]
 DRM_54_252/ADB0[8]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   5.242         Logic Levels: 0  
                                                                                   Logic: 0.228ns(36.480%), Route: 0.397ns(63.520%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.708       5.084         ntclkbufg_1      
 DRM_54_252/CLKB[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Hold time                                               0.140       4.934                          

 Data required time                                                  4.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.934                          
 Data arrival time                                                   5.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMA_58_245/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_245/Q2                    tco                   0.228       4.845 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.397       5.242         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/rd_addr [6]
 DRM_54_252/ADB1[8]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   5.242         Logic Levels: 0  
                                                                                   Logic: 0.228ns(36.480%), Route: 0.397ns(63.520%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.708       5.084         ntclkbufg_1      
 DRM_54_252/CLKB[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.290       4.794                          
 clock uncertainty                                       0.000       4.794                          

 Hold time                                               0.140       4.934                          

 Data required time                                                  4.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.934                          
 Data arrival time                                                   5.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_9      
 CLMA_90_40/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_90_40/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.426       6.236         cmos1_href_d0    
 CLMA_90_56/Y2                     td                    0.210       6.446 r       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=14)       1.100       7.546         cmos1_8_16bit/N11
 CLMA_78_100/CECO                  td                    0.184       7.730 r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000       7.730         ntR1761          
 CLMA_78_104/CECI                                                          r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.730         Logic Levels: 2  
                                                                                   Logic: 0.683ns(30.919%), Route: 1.526ns(69.081%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_9      
 CLMA_78_104/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.050      17.335                          

 Setup time                                             -0.729      16.606                          

 Data required time                                                 16.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.606                          
 Data arrival time                                                   7.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.876                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_9      
 CLMA_90_40/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_90_40/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.426       6.236         cmos1_href_d0    
 CLMA_90_56/Y2                     td                    0.210       6.446 r       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=14)       1.100       7.546         cmos1_8_16bit/N11
 CLMA_78_100/CECO                  td                    0.184       7.730 r       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000       7.730         ntR1761          
 CLMA_78_104/CECI                                                          r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.730         Logic Levels: 2  
                                                                                   Logic: 0.683ns(30.919%), Route: 1.526ns(69.081%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_9      
 CLMA_78_104/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.050      17.335                          

 Setup time                                             -0.729      16.606                          

 Data required time                                                 16.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.606                          
 Data arrival time                                                   7.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.876                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_9      
 CLMA_90_40/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_90_40/Q0                     tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.426       6.236         cmos1_href_d0    
 CLMA_90_56/Y2                     td                    0.196       6.432 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=14)       1.069       7.501         cmos1_8_16bit/N11
 CLMA_78_100/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   7.501         Logic Levels: 1  
                                                                                   Logic: 0.485ns(24.495%), Route: 1.495ns(75.505%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.557 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.050      17.335                          

 Setup time                                             -0.617      16.718                          

 Data required time                                                 16.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.718                          
 Data arrival time                                                   7.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.217                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_9      
 CLMA_90_89/CLK                                                            r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMA_90_89/Q1                     tco                   0.224       5.412 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.085       5.497         cmos1_8_16bit/de_i_r
 CLMA_90_89/C4                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_9      
 CLMA_90_89/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.000       5.188                          

 Hold time                                              -0.034       5.154                          

 Data required time                                                  5.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.154                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.581
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_9      
 CLMS_74_97/CLK                                                            r       cmos1_d_d0[4]/opit_0/CLK

 CLMS_74_97/Q0                     tco                   0.226       5.414 r       cmos1_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.213       5.627         cmos1_d_d0[4]    
 CLMS_78_93/M0                                                             r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D

 Data arrival time                                                   5.627         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.645       5.581         ntclkbufg_9      
 CLMS_78_93/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.284                          
 clock uncertainty                                       0.000       5.284                          

 Hold time                                              -0.014       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                   5.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.569
  Launch Clock Delay      :  5.229
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.657 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.572       5.229         ntclkbufg_9      
 CLMS_78_49/CLK                                                            r       cmos1_d_d0[6]/opit_0/CLK

 CLMS_78_49/Q0                     tco                   0.226       5.455 r       cmos1_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.215       5.670         cmos1_d_d0[6]    
 CLMA_78_52/M0                                                             r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/D

 Data arrival time                                                   5.670         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       3.936 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.633       5.569         ntclkbufg_9      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.265                          
 clock uncertainty                                       0.000       5.265                          

 Hold time                                              -0.014       5.251                          

 Data required time                                                  5.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.251                          
 Data arrival time                                                   5.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.568
  Launch Clock Delay      :  6.238
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174       4.625         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.625 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.613       6.238         ntclkbufg_10     
 CLMS_50_45/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_45/Q0                     tco                   0.289       6.527 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.454       6.981         cmos2_href_d0    
 CLMS_50_57/Y2                     td                    0.196       7.177 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.638       7.815         cmos2_8_16bit/N11
 CLMA_58_85/CE                                                             f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   7.815         Logic Levels: 1  
                                                                                   Logic: 0.485ns(30.755%), Route: 1.092ns(69.245%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817      15.917         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      15.917 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.551      17.468         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.094                          
 clock uncertainty                                      -0.050      18.044                          

 Setup time                                             -0.617      17.427                          

 Data required time                                                 17.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.427                          
 Data arrival time                                                   7.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.612                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.568
  Launch Clock Delay      :  6.238
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174       4.625         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.625 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.613       6.238         ntclkbufg_10     
 CLMS_50_45/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_45/Q0                     tco                   0.289       6.527 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.454       6.981         cmos2_href_d0    
 CLMS_50_57/Y2                     td                    0.196       7.177 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.638       7.815         cmos2_8_16bit/N11
 CLMA_58_85/CE                                                             f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.815         Logic Levels: 1  
                                                                                   Logic: 0.485ns(30.755%), Route: 1.092ns(69.245%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817      15.917         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      15.917 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.551      17.468         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.094                          
 clock uncertainty                                      -0.050      18.044                          

 Setup time                                             -0.617      17.427                          

 Data required time                                                 17.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.427                          
 Data arrival time                                                   7.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.612                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.568
  Launch Clock Delay      :  6.238
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174       4.625         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.625 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.613       6.238         ntclkbufg_10     
 CLMS_50_45/CLK                                                            r       cmos2_href_d0/opit_0/CLK

 CLMS_50_45/Q0                     tco                   0.289       6.527 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=10)       0.454       6.981         cmos2_href_d0    
 CLMS_50_57/Y2                     td                    0.196       7.177 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.638       7.815         cmos2_8_16bit/N11
 CLMA_58_85/CE                                                             f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   7.815         Logic Levels: 1  
                                                                                   Logic: 0.485ns(30.755%), Route: 1.092ns(69.245%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817      15.917         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      15.917 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.551      17.468         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.626      18.094                          
 clock uncertainty                                      -0.050      18.044                          

 Setup time                                             -0.617      17.427                          

 Data required time                                                 17.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.427                          
 Data arrival time                                                   7.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.612                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.231
  Launch Clock Delay      :  5.562
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817       4.017         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.017 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.545       5.562         ntclkbufg_10     
 CLMA_58_80/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK

 CLMA_58_80/Q2                     tco                   0.224       5.786 f       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.215       6.001         cmos2_8_16bit/pdata_i_reg [1]
 CLMA_58_85/CD                                                             f       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D

 Data arrival time                                                   6.001         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174       4.625         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.625 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.606       6.231         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.598                          
 clock uncertainty                                       0.000       5.598                          

 Hold time                                               0.053       5.651                          

 Data required time                                                  5.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.651                          
 Data arrival time                                                   6.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.236
  Launch Clock Delay      :  5.573
  Clock Pessimism Removal :  -0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817       4.017         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.017 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.556       5.573         ntclkbufg_10     
 CLMA_58_56/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_58_56/Q0                     tco                   0.222       5.795 f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.880         cmos2_8_16bit/de_out1
 CLMA_58_56/A0                                                             f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.880         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174       4.625         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.625 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.611       6.236         ntclkbufg_10     
 CLMA_58_56/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.663       5.573                          
 clock uncertainty                                       0.000       5.573                          

 Hold time                                              -0.094       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.219
  Launch Clock Delay      :  5.562
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817       4.017         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.017 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.545       5.562         ntclkbufg_10     
 CLMA_58_80/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMA_58_80/Q0                     tco                   0.226       5.788 r       cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.213       6.001         cmos2_8_16bit/pdata_i_reg [3]
 CLMA_58_76/M2                                                             r       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   6.001         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174       4.625         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       4.625 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.594       6.219         ntclkbufg_10     
 CLMA_58_76/CLK                                                            r       cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.633       5.586                          
 clock uncertainty                                       0.000       5.586                          

 Hold time                                              -0.014       5.572                          

 Data required time                                                  5.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.572                          
 Data arrival time                                                   6.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_90_97/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_90_97/Q0                     tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.950       7.238         cmos1_href_16bit 
                                   td                    0.288       7.526 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.526         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMS_70_73/COUT                   td                    0.058       7.584 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.584         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.058       7.642 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.642         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMS_70_77/COUT                   td                    0.058       7.700 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.700         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
 CLMS_70_81/Y1                     td                    0.498       8.198 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.272       8.470         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMS_74_81/Y2                     td                    0.286       8.756 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[9]_1/gateop_perm/Z
                                   net (fanout=1)        0.757       9.513         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N111612
 CLMS_74_77/Y1                     td                    0.694      10.207 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.458      10.665         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMA_78_80/C4                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.665         Logic Levels: 5  
                                                                                   Logic: 2.229ns(47.771%), Route: 2.437ns(52.229%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.572      29.405         ntclkbufg_6      
 CLMA_78_80/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.804                          
 clock uncertainty                                      -0.050      29.754                          

 Setup time                                             -0.123      29.631                          

 Data required time                                                 29.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.631                          
 Data arrival time                                                  10.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.966                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.590
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_90_97/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_90_97/Q0                     tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.950       7.238         cmos1_href_16bit 
                                   td                    0.288       7.526 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.526         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMS_70_73/COUT                   td                    0.058       7.584 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.584         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.058       7.642 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.642         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMS_70_77/Y2                     td                    0.271       7.913 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.757       8.670         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [6]
 CLMA_74_76/D2                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.670         Logic Levels: 2  
                                                                                   Logic: 0.964ns(36.091%), Route: 1.707ns(63.909%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.557      29.390         ntclkbufg_6      
 CLMA_74_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.789                          
 clock uncertainty                                      -0.050      29.739                          

 Setup time                                             -0.368      29.371                          

 Data required time                                                 29.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.371                          
 Data arrival time                                                   8.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.701                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_90_97/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_90_97/Q0                     tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.950       7.238         cmos1_href_16bit 
                                   td                    0.288       7.526 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.526         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMS_70_73/COUT                   td                    0.058       7.584 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.584         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.058       7.642 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.642         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMS_70_77/COUT                   td                    0.058       7.700 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.700         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                   td                    0.058       7.758 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.758         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
 CLMS_70_81/Y3                     td                    0.501       8.259 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.444       8.703         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_78_80/C1                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.703         Logic Levels: 3  
                                                                                   Logic: 1.310ns(48.447%), Route: 1.394ns(51.553%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.572      29.405         ntclkbufg_6      
 CLMA_78_80/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.804                          
 clock uncertainty                                      -0.050      29.754                          

 Setup time                                             -0.234      29.520                          

 Data required time                                                 29.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.520                          
 Data arrival time                                                   8.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.817                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[10]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[10]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_out3[10]/opit_0/CLK

 CLMS_70_109/Q2                    tco                   0.224       5.788 f       cmos1_8_16bit/pdata_out3[10]/opit_0/Q
                                   net (fanout=1)        0.084       5.872         cmos1_8_16bit/pdata_out3 [10]
 CLMS_70_109/CD                                                            f       cmos1_8_16bit/pdata_o[10]/opit_0/D

 Data arrival time                                                   5.872         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_o[10]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                               0.053       5.617                          

 Data required time                                                  5.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.617                          
 Data arrival time                                                   5.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[9]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_out2[9]/opit_0/CLK

 CLMS_70_109/Q0                    tco                   0.222       5.786 f       cmos1_8_16bit/pdata_out2[9]/opit_0/Q
                                   net (fanout=1)        0.187       5.973         cmos1_8_16bit/pdata_out2 [9]
 CLMS_70_109/AD                                                            f       cmos1_8_16bit/pdata_out3[9]/opit_0/D

 Data arrival time                                                   5.973         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_out3[9]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                               0.053       5.617                          

 Data required time                                                  5.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.617                          
 Data arrival time                                                   5.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[14]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[14]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.047
  Launch Clock Delay      :  5.611
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.578       5.611         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out2[14]/opit_0/CLK

 CLMS_78_53/Q1                     tco                   0.224       5.835 f       cmos1_8_16bit/pdata_out2[14]/opit_0/Q
                                   net (fanout=1)        0.185       6.020         cmos1_8_16bit/pdata_out2 [14]
 CLMS_78_53/AD                                                             f       cmos1_8_16bit/pdata_out3[14]/opit_0/D

 Data arrival time                                                   6.020         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.633       6.047         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out3[14]/opit_0/CLK
 clock pessimism                                        -0.436       5.611                          
 clock uncertainty                                       0.000       5.611                          

 Hold time                                               0.053       5.664                          

 Data required time                                                  5.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.664                          
 Data arrival time                                                   6.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[5]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.575
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.836 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.639      17.475         ntclkbufg_9      
 CLMA_78_88/CLK                                                            r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK

 CLMA_78_88/Q0                     tco                   0.287      17.762 f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.725      18.487         cmos1_8_16bit/pdata_out1 [5]
 CLMA_74_96/M1                                                             f       cmos1_8_16bit/pdata_out2[5]/opit_0/D

 Data arrival time                                                  18.487         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.360%), Route: 0.725ns(71.640%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      29.364         ntclkbufg_6      
 CLMA_74_96/CLK                                                            r       cmos1_8_16bit/pdata_out2[5]/opit_0/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.088      29.475                          

 Data required time                                                 29.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.475                          
 Data arrival time                                                  18.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.988                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[13]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.611
  Launch Clock Delay      :  5.575
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.836 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.639      17.475         ntclkbufg_9      
 CLMA_78_56/CLK                                                            r       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK

 CLMA_78_56/Q1                     tco                   0.289      17.764 f       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/Q
                                   net (fanout=1)        0.713      18.477         cmos1_8_16bit/pdata_out1 [13]
 CLMS_78_53/M3                                                             f       cmos1_8_16bit/pdata_out2[13]/opit_0/D

 Data arrival time                                                  18.477         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.842%), Route: 0.713ns(71.158%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.578      29.411         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out2[13]/opit_0/CLK
 clock pessimism                                         0.249      29.660                          
 clock uncertainty                                      -0.050      29.610                          

 Setup time                                             -0.088      29.522                          

 Data required time                                                 29.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.522                          
 Data arrival time                                                  18.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.045                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      15.836 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK

 CLMA_78_100/Q2                    tco                   0.289      17.710 f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.714      18.424         cmos1_8_16bit/pdata_out1 [4]
 CLMS_78_97/M2                                                             f       cmos1_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  18.424         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.814%), Route: 0.714ns(71.186%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      29.364         ntclkbufg_6      
 CLMS_78_97/CLK                                                            r       cmos1_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.088      29.475                          

 Data required time                                                 29.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.475                          
 Data arrival time                                                  18.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.051                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[14]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.047
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      27.457 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_9      
 CLMA_90_52/CLK                                                            r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK

 CLMA_90_52/Q1                     tco                   0.224      29.212 f       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.294      29.506         cmos1_8_16bit/pdata_out1 [14]
 CLMS_78_53/M2                                                             f       cmos1_8_16bit/pdata_out2[14]/opit_0/D

 Data arrival time                                                  29.506         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.243%), Route: 0.294ns(56.757%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N24             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      28.214 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.633      29.847         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out2[14]/opit_0/CLK
 clock pessimism                                        -0.249      29.598                          
 clock uncertainty                                       0.050      29.648                          

 Hold time                                              -0.024      29.624                          

 Data required time                                                 29.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.624                          
 Data arrival time                                                  29.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.118                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[0]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      27.457 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK

 CLMA_78_100/Q0                    tco                   0.226      29.214 r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.260      29.474         cmos1_8_16bit/pdata_out1 [0]
 CLMA_78_108/M2                                                            r       cmos1_8_16bit/pdata_out2[0]/opit_0/D

 Data arrival time                                                  29.474         Logic Levels: 0  
                                                                                   Logic: 0.226ns(46.502%), Route: 0.260ns(53.498%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N24             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      28.214 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      29.799         ntclkbufg_6      
 CLMA_78_108/CLK                                                           r       cmos1_8_16bit/pdata_out2[0]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                              -0.014      29.586                          

 Data required time                                                 29.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.586                          
 Data arrival time                                                  29.474                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[3]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      27.457 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK

 CLMA_78_100/Q1                    tco                   0.229      29.217 r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.257      29.474         cmos1_8_16bit/pdata_out1 [3]
 CLMA_78_108/M1                                                            r       cmos1_8_16bit/pdata_out2[3]/opit_0/D

 Data arrival time                                                  29.474         Logic Levels: 0  
                                                                                   Logic: 0.229ns(47.119%), Route: 0.257ns(52.881%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N24             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      28.214 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      29.799         ntclkbufg_6      
 CLMA_78_108/CLK                                                           r       cmos1_8_16bit/pdata_out2[3]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                              -0.014      29.586                          

 Data required time                                                 29.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.586                          
 Data arrival time                                                  29.474                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.212
  Launch Clock Delay      :  11.517
  Clock Pessimism Removal :  1.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.630      11.517         ntclkbufg_7      
 CLMA_50_56/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_50_56/Y2                     tco                   0.368      11.885 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       2.029      13.914         cmos2_href_16bit 
                                   td                    0.288      14.202 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.202         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMS_102_125/COUT                 td                    0.058      14.260 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.260         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.058      14.318 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.318         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMS_102_129/Y3                   td                    0.501      14.819 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.532      15.351         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_110_120/Y2                   td                    0.487      15.838 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.396      16.234         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_110_124/COUT                 td                    0.507      16.741 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.741         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_110_128/Y1                   td                    0.498      17.239 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.588      17.827         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMA_114_128/C4                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.827         Logic Levels: 5  
                                                                                   Logic: 2.765ns(43.819%), Route: 3.545ns(56.181%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.012         ntclkbufg_7      
 CLMA_114_128/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.206      35.218                          
 clock uncertainty                                      -0.050      35.168                          

 Setup time                                             -0.123      35.045                          

 Data required time                                                 35.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.045                          
 Data arrival time                                                  17.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.218                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.212
  Launch Clock Delay      :  11.517
  Clock Pessimism Removal :  1.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.630      11.517         ntclkbufg_7      
 CLMA_50_56/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_50_56/Y2                     tco                   0.368      11.885 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       2.029      13.914         cmos2_href_16bit 
                                   td                    0.288      14.202 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.202         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMS_102_125/COUT                 td                    0.058      14.260 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.260         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.058      14.318 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.318         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMS_102_129/COUT                 td                    0.058      14.376 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.376         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                   td                    0.058      14.434 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.434         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
 CLMS_102_133/Y3                   td                    0.501      14.935 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.640      15.575         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_114_128/C3                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  15.575         Logic Levels: 3  
                                                                                   Logic: 1.389ns(34.229%), Route: 2.669ns(65.771%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.012         ntclkbufg_7      
 CLMA_114_128/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.206      35.218                          
 clock uncertainty                                      -0.050      35.168                          

 Setup time                                             -0.398      34.770                          

 Data required time                                                 34.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.770                          
 Data arrival time                                                  15.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.195                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.212
  Launch Clock Delay      :  11.517
  Clock Pessimism Removal :  1.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.630      11.517         ntclkbufg_7      
 CLMA_50_56/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_50_56/Y2                     tco                   0.368      11.885 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       2.029      13.914         cmos2_href_16bit 
                                   td                    0.288      14.202 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.202         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMS_102_125/COUT                 td                    0.058      14.260 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.260         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.058      14.318 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.318         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMS_102_129/COUT                 td                    0.058      14.376 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.376         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                   td                    0.058      14.434 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.434         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
 CLMS_102_133/Y3                   td                    0.501      14.935 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.772      15.707         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_114_128/A1                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                  15.707         Logic Levels: 3  
                                                                                   Logic: 1.389ns(33.150%), Route: 2.801ns(66.850%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.012         ntclkbufg_7      
 CLMA_114_128/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.206      35.218                          
 clock uncertainty                                      -0.050      35.168                          

 Setup time                                             -0.231      34.937                          

 Data required time                                                 34.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.937                          
 Data arrival time                                                  15.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.230                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[12]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.498
  Launch Clock Delay      :  10.237
  Clock Pessimism Removal :  -1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080       6.280         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.529 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.529         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.529 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.681         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.681 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.556      10.237         ntclkbufg_7      
 CLMA_58_88/CLK                                                            r       cmos2_8_16bit/pdata_out3[12]/opit_0/CLK

 CLMA_58_88/Q3                     tco                   0.221      10.458 f       cmos2_8_16bit/pdata_out3[12]/opit_0/Q
                                   net (fanout=1)        0.084      10.542         cmos2_8_16bit/pdata_out3 [12]
 CLMA_58_88/AD                                                             f       cmos2_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                  10.542         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.611      11.498         ntclkbufg_7      
 CLMA_58_88/CLK                                                            r       cmos2_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -1.261      10.237                          
 clock uncertainty                                       0.000      10.237                          

 Hold time                                               0.053      10.290                          

 Data required time                                                 10.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.290                          
 Data arrival time                                                  10.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out3[4]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.498
  Launch Clock Delay      :  10.237
  Clock Pessimism Removal :  -1.261

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080       6.280         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.529 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.529         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.529 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.681         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.681 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.556      10.237         ntclkbufg_7      
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK

 CLMA_58_89/Q3                     tco                   0.221      10.458 f       cmos2_8_16bit/pdata_out2[4]/opit_0/Q
                                   net (fanout=1)        0.084      10.542         cmos2_8_16bit/pdata_out2 [4]
 CLMA_58_89/AD                                                             f       cmos2_8_16bit/pdata_out3[4]/opit_0/D

 Data arrival time                                                  10.542         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.611      11.498         ntclkbufg_7      
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out3[4]/opit_0/CLK
 clock pessimism                                        -1.261      10.237                          
 clock uncertainty                                       0.000      10.237                          

 Hold time                                               0.053      10.290                          

 Data required time                                                 10.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.290                          
 Data arrival time                                                  10.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out3[3]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.498
  Launch Clock Delay      :  10.237
  Clock Pessimism Removal :  -1.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080       6.280         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.529 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.529         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.529 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.681         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.681 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.556      10.237         ntclkbufg_7      
 CLMA_58_88/CLK                                                            r       cmos2_8_16bit/pdata_out2[3]/opit_0/CLK

 CLMA_58_88/Y2                     tco                   0.284      10.521 f       cmos2_8_16bit/pdata_out2[3]/opit_0/Q
                                   net (fanout=1)        0.084      10.605         cmos2_8_16bit/pdata_out2 [3]
 CLMA_58_89/CD                                                             f       cmos2_8_16bit/pdata_out3[3]/opit_0/D

 Data arrival time                                                  10.605         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.611      11.498         ntclkbufg_7      
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out3[3]/opit_0/CLK
 clock pessimism                                        -1.231      10.267                          
 clock uncertainty                                       0.000      10.267                          

 Hold time                                               0.053      10.320                          

 Data required time                                                 10.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.320                          
 Data arrival time                                                  10.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.212
  Launch Clock Delay      :  6.231
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174      16.525         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      16.525 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.606      18.131         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK

 CLMA_58_85/Y2                     tco                   0.375      18.506 r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/Q
                                   net (fanout=1)        0.785      19.291         cmos2_8_16bit/pdata_out1 [9]
 CLMA_50_96/M3                                                             r       cmos2_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  19.291         Logic Levels: 0  
                                                                                   Logic: 0.375ns(32.328%), Route: 0.785ns(67.672%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.012         ntclkbufg_7      
 CLMA_50_96/CLK                                                            r       cmos2_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                         0.251      34.263                          
 clock uncertainty                                      -0.050      34.213                          

 Setup time                                             -0.079      34.134                          

 Data required time                                                 34.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.134                          
 Data arrival time                                                  19.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.843                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.255
  Launch Clock Delay      :  6.249
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174      16.525         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      16.525 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.624      18.149         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK

 CLMA_50_68/Y0                     tco                   0.375      18.524 r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.750      19.274         cmos2_8_16bit/pdata_out1 [0]
 CLMA_50_88/M3                                                             r       cmos2_8_16bit/pdata_out2[0]/opit_0/D

 Data arrival time                                                  19.274         Logic Levels: 0  
                                                                                   Logic: 0.375ns(33.333%), Route: 0.750ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.574      34.055         ntclkbufg_7      
 CLMA_50_88/CLK                                                            r       cmos2_8_16bit/pdata_out2[0]/opit_0/CLK
 clock pessimism                                         0.251      34.306                          
 clock uncertainty                                      -0.050      34.256                          

 Setup time                                             -0.079      34.177                          

 Data required time                                                 34.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.177                          
 Data arrival time                                                  19.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.903                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[12]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.255
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.174      16.525         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      16.525 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.633      18.158         ntclkbufg_10     
 CLMS_46_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/CLK

 CLMS_46_85/Q0                     tco                   0.287      18.445 f       cmos2_8_16bit/pdata_out1[12]/opit_0_inv/Q
                                   net (fanout=1)        0.568      19.013         cmos2_8_16bit/pdata_out1 [12]
 CLMA_50_88/M2                                                             f       cmos2_8_16bit/pdata_out2[12]/opit_0/D

 Data arrival time                                                  19.013         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.567%), Route: 0.568ns(66.433%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.574      34.055         ntclkbufg_7      
 CLMA_50_88/CLK                                                            r       cmos2_8_16bit/pdata_out2[12]/opit_0/CLK
 clock pessimism                                         0.251      34.306                          
 clock uncertainty                                      -0.050      34.256                          

 Setup time                                             -0.088      34.168                          

 Data required time                                                 34.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.168                          
 Data arrival time                                                  19.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.155                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[8]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.511
  Launch Clock Delay      :  5.586
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817      27.817         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      27.817 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.569      29.386         ntclkbufg_10     
 CLMS_50_53/CLK                                                            r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK

 CLMS_50_53/Q2                     tco                   0.228      29.614 r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.101      29.715         cmos2_8_16bit/pdata_out1 [8]
 CLMA_50_52/M1                                                             r       cmos2_8_16bit/pdata_out2[8]/opit_0/D

 Data arrival time                                                  29.715         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897      31.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.496 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.496         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.496 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.687         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      33.687 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624      35.311         ntclkbufg_7      
 CLMA_50_52/CLK                                                            r       cmos2_8_16bit/pdata_out2[8]/opit_0/CLK
 clock pessimism                                        -0.251      35.060                          
 clock uncertainty                                       0.050      35.110                          

 Hold time                                              -0.014      35.096                          

 Data required time                                                 35.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.096                          
 Data arrival time                                                  29.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.381                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[14]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.511
  Launch Clock Delay      :  5.586
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817      27.817         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      27.817 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.569      29.386         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK

 CLMA_50_68/Q3                     tco                   0.221      29.607 f       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.185      29.792         cmos2_8_16bit/pdata_out1 [14]
 CLMS_50_69/CD                                                             f       cmos2_8_16bit/pdata_out2[14]/opit_0/D

 Data arrival time                                                  29.792         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897      31.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.496 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.496         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.496 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.687         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      33.687 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624      35.311         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_out2[14]/opit_0/CLK
 clock pessimism                                        -0.251      35.060                          
 clock uncertainty                                       0.050      35.110                          

 Hold time                                               0.053      35.163                          

 Data required time                                                 35.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.163                          
 Data arrival time                                                  29.792                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.371                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[5]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.511
  Launch Clock Delay      :  5.586
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.817      27.817         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      27.817 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.569      29.386         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK

 CLMA_50_68/Q1                     tco                   0.224      29.610 f       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.199      29.809         cmos2_8_16bit/pdata_out1 [5]
 CLMS_50_69/M1                                                             f       cmos2_8_16bit/pdata_out2[5]/opit_0/D

 Data arrival time                                                  29.809         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.955%), Route: 0.199ns(47.045%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897      31.148         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.496 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.496         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.496 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.687         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      33.687 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.624      35.311         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_out2[5]/opit_0/CLK
 clock pessimism                                        -0.251      35.060                          
 clock uncertainty                                       0.050      35.110                          

 Hold time                                              -0.024      35.086                          

 Data required time                                                 35.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.086                          
 Data arrival time                                                  29.809                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.277                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q1                    tco                   0.291       5.246 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.121       5.367         coms1_reg_config/clock_20k_cnt [2]
 CLMA_182_40/Y1                    td                    0.468       5.835 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.264       6.099         coms1_reg_config/_N4241
 CLMA_182_44/Y0                    td                    0.285       6.384 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.408       6.792         coms1_reg_config/N8
                                   td                    0.477       7.269 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.269         coms1_reg_config/_N7489
 CLMA_182_41/COUT                  td                    0.058       7.327 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.327         coms1_reg_config/_N7491
                                   td                    0.058       7.385 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.385         coms1_reg_config/_N7493
 CLMA_182_45/COUT                  td                    0.058       7.443 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.443         coms1_reg_config/_N7495
 CLMA_182_49/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.443         Logic Levels: 4  
                                                                                   Logic: 1.695ns(68.127%), Route: 0.793ns(31.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096      42.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      43.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.613         ntclkbufg_11     
 CLMA_182_49/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.926                          
 clock uncertainty                                      -0.150      44.776                          

 Setup time                                             -0.170      44.606                          

 Data required time                                                 44.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.606                          
 Data arrival time                                                   7.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.163                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q1                    tco                   0.291       5.246 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.121       5.367         coms1_reg_config/clock_20k_cnt [2]
 CLMA_182_40/Y1                    td                    0.468       5.835 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.264       6.099         coms1_reg_config/_N4241
 CLMA_182_44/Y0                    td                    0.285       6.384 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.408       6.792         coms1_reg_config/N8
                                   td                    0.477       7.269 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.269         coms1_reg_config/_N7489
 CLMA_182_41/COUT                  td                    0.058       7.327 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.327         coms1_reg_config/_N7491
                                   td                    0.058       7.385 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.385         coms1_reg_config/_N7493
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.385         Logic Levels: 3  
                                                                                   Logic: 1.637ns(67.366%), Route: 0.793ns(32.634%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096      42.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      43.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.613         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.926                          
 clock uncertainty                                      -0.150      44.776                          

 Setup time                                             -0.167      44.609                          

 Data required time                                                 44.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.609                          
 Data arrival time                                                   7.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.224                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q1                    tco                   0.291       5.246 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.121       5.367         coms1_reg_config/clock_20k_cnt [2]
 CLMA_182_40/Y1                    td                    0.468       5.835 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.264       6.099         coms1_reg_config/_N4241
 CLMA_182_44/Y0                    td                    0.285       6.384 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.408       6.792         coms1_reg_config/N8
                                   td                    0.477       7.269 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.269         coms1_reg_config/_N7489
 CLMA_182_41/COUT                  td                    0.058       7.327 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.327         coms1_reg_config/_N7491
 CLMA_182_45/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.327         Logic Levels: 3  
                                                                                   Logic: 1.579ns(66.568%), Route: 0.793ns(33.432%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096      42.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      43.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      43.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.613         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.926                          
 clock uncertainty                                      -0.150      44.776                          

 Setup time                                             -0.170      44.606                          

 Data required time                                                 44.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.606                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.279                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.613         ntclkbufg_11     
 CLMA_182_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_40/Q0                    tco                   0.222       4.835 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.922         coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_41/A0                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.094       4.548                          

 Data required time                                                  4.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.548                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.613         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q0                    tco                   0.222       4.835 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.085       4.920         coms1_reg_config/clock_20k_cnt [1]
 CLMA_182_41/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.121       4.492                          

 Data required time                                                  4.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.492                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.082 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.613         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_182_45/Q0                    tco                   0.222       4.835 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.920         coms1_reg_config/clock_20k_cnt [5]
 CLMA_182_45/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       3.370 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.955         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.121       4.492                          

 Data required time                                                  4.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.492                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_138_57/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_57/Q1                    tco                   0.291       5.252 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.654         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [4]
 CLMA_138_52/Y2                    td                    0.478       6.132 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.253       6.385         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_138_52/Y3                    td                    0.210       6.595 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.415       7.010         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_134_57/Y3                    td                    0.459       7.469 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.550       8.019         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMA_138_52/Y1                    td                    0.304       8.323 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.463       8.786         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_134_41/Y1                    td                    0.468       9.254 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.588       9.842         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_134_52/Y1                    td                    0.468      10.310 r       user_hdmi_ctrl/user_ms7200_ctrl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.398      10.708         user_hdmi_ctrl/user_ms7200_ctrl/N1797
 CLMS_130_53/B1                                                            r       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.708         Logic Levels: 6  
                                                                                   Logic: 2.678ns(46.598%), Route: 3.069ns(53.402%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMS_130_53/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.213     104.562                          

 Data required time                                                104.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.562                          
 Data arrival time                                                  10.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.854                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_138_57/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_57/Q1                    tco                   0.291       5.252 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.654         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [4]
 CLMA_138_52/Y2                    td                    0.478       6.132 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.253       6.385         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_138_52/Y3                    td                    0.210       6.595 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.415       7.010         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_134_57/Y3                    td                    0.459       7.469 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.550       8.019         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMA_138_52/Y1                    td                    0.304       8.323 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.463       8.786         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_134_41/Y1                    td                    0.468       9.254 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.414       9.668         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_134_48/Y3                    td                    0.197       9.865 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.249      10.114         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMA_134_52/CE                                                            f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.114         Logic Levels: 6  
                                                                                   Logic: 2.407ns(46.711%), Route: 2.746ns(53.289%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMA_134_52/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                  10.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.044                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_138_57/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_57/Q1                    tco                   0.291       5.252 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.654         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [4]
 CLMA_138_52/Y2                    td                    0.478       6.132 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.253       6.385         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_138_52/Y3                    td                    0.210       6.595 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.415       7.010         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_134_57/Y3                    td                    0.459       7.469 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.550       8.019         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMA_138_52/Y1                    td                    0.304       8.323 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.463       8.786         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_134_41/Y1                    td                    0.468       9.254 r       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.414       9.668         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_134_48/Y3                    td                    0.197       9.865 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.249      10.114         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMA_134_52/CE                                                            f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.114         Logic Levels: 6  
                                                                                   Logic: 2.407ns(46.711%), Route: 2.746ns(53.289%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMA_134_52/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                  10.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.044                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[10]
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMA_150_52/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_150_52/Q1                    tco                   0.224       4.841 f       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.258       5.099         user_hdmi_ctrl/user_ms7200_ctrl/cmd_index [5]
 DRM_142_44/ADA0[10]                                                       f       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[10]

 Data arrival time                                                   5.099         Logic Levels: 0  
                                                                                   Logic: 0.224ns(46.473%), Route: 0.258ns(53.527%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 DRM_142_44/CLKA[0]                                                        r       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.161       4.814                          

 Data required time                                                  4.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.814                          
 Data arrival time                                                   5.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/receiv_data[7]/opit_0_inv/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/data_out[7]/opit_0/D
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMA_134_108/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[7]/opit_0_inv/CLK

 CLMA_134_108/Q3                   tco                   0.221       4.838 f       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[7]/opit_0_inv/Q
                                   net (fanout=1)        0.185       5.023         user_hdmi_ctrl/user_iic_tx_driver/receiv_data [7]
 CLMS_134_109/CD                                                           f       user_hdmi_ctrl/user_iic_tx_driver/data_out[7]/opit_0/D

 Data arrival time                                                   5.023         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMS_134_109/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/receiv_data[6]/opit_0_inv/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/data_out[6]/opit_0/D
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMA_134_108/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[6]/opit_0_inv/CLK

 CLMA_134_108/Q2                   tco                   0.224       4.841 f       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[6]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.028         user_hdmi_ctrl/user_iic_tx_driver/receiv_data [6]
 CLMS_134_109/AD                                                           f       user_hdmi_ctrl/user_iic_tx_driver/data_out[6]/opit_0/D

 Data arrival time                                                   5.028         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMS_134_109/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/data_out[6]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  5.353
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMS_190_69/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_69/Q0                    tco                   0.289       5.642 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.449       6.091         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_77/A3                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.091         Logic Levels: 0  
                                                                                   Logic: 0.289ns(39.160%), Route: 0.449ns(60.840%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.536      28.536         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.536 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.552      30.088         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.260      30.348                          
 clock uncertainty                                      -0.050      30.298                          

 Setup time                                             -0.357      29.941                          

 Data required time                                                 29.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.941                          
 Data arrival time                                                   6.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  5.353
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMS_190_69/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_69/Q0                    tco                   0.289       5.642 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.587       6.229         u_CORES/u_jtag_hub/data_ctrl
 CLMA_190_80/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.229         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.991%), Route: 0.587ns(67.009%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.536      28.536         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.536 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.552      30.088         ntclkbufg_3      
 CLMA_190_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.260      30.348                          
 clock uncertainty                                      -0.050      30.298                          

 Setup time                                             -0.082      30.216                          

 Data required time                                                 30.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.216                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.088
  Launch Clock Delay      :  5.353
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMS_190_81/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMS_190_81/Q2                    tco                   0.289       5.642 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       5.895         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_190_77/A2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.895         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.321%), Route: 0.253ns(46.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.536      28.536         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.536 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.552      30.088         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.260      30.348                          
 clock uncertainty                                      -0.050      30.298                          

 Setup time                                             -0.370      29.928                          

 Data required time                                                 29.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.928                          
 Data arrival time                                                   5.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.449

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.344       3.344         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.344 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.531       4.875         ntclkbufg_3      
 CLMS_166_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_133/Q2                   tco                   0.224       5.099 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.186         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [402]
 CLMA_166_132/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.186         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMA_166_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.449       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Hold time                                              -0.035       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                   5.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.449

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.344       3.344         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.344 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.531       4.875         ntclkbufg_3      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.224       5.099 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.087       5.186         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6]
 CLMA_202_132/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   5.186         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMA_202_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.449       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Hold time                                              -0.035       4.869                          

 Data required time                                                  4.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.869                          
 Data arrival time                                                   5.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  -0.478

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.344       3.344         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.344 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.531       4.875         ntclkbufg_3      
 CLMA_186_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q/CLK

 CLMA_186_156/Q0                   tco                   0.222       5.097 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.085       5.182         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44]
 CLMA_186_156/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMA_186_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.478       4.875                          
 clock uncertainty                                       0.000       4.875                          

 Hold time                                              -0.035       4.840                          

 Data required time                                                  4.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.840                          
 Data arrival time                                                   5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.499      28.499         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.499 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.084         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_186_84/Q0                    tco                   0.289      30.373 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.422      30.795         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_182_80/Y2                    td                    0.322      31.117 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69_1/gateop_perm/Z
                                   net (fanout=3)        0.452      31.569         u_CORES/u_debug_core_0/_N3164
 CLMS_174_85/Y3                    td                    0.459      32.028 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=3)        0.306      32.334         u_CORES/u_debug_core_0/_N3189
 CLMS_174_77/Y1                    td                    0.290      32.624 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=11)       1.255      33.879         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMS_202_137/Y3                   td                    0.287      34.166 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912_inv/gateop/Z
                                   net (fanout=2)        0.410      34.576         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912
 CLMS_202_129/CECO                 td                    0.184      34.760 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.760         ntR1845          
 CLMS_202_133/CECO                 td                    0.184      34.944 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.944         ntR1844          
 CLMS_202_137/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.944         Logic Levels: 6  
                                                                                   Logic: 2.015ns(41.461%), Route: 2.845ns(58.539%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.344      53.344         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.344 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.531      54.875         ntclkbufg_3      
 CLMS_202_137/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.875                          
 clock uncertainty                                      -0.050      54.825                          

 Setup time                                             -0.729      54.096                          

 Data required time                                                 54.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.096                          
 Data arrival time                                                  34.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.499      28.499         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.499 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.084         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_186_84/Q0                    tco                   0.289      30.373 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.422      30.795         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_182_80/Y2                    td                    0.322      31.117 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69_1/gateop_perm/Z
                                   net (fanout=3)        0.452      31.569         u_CORES/u_debug_core_0/_N3164
 CLMS_174_85/Y3                    td                    0.459      32.028 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=3)        0.306      32.334         u_CORES/u_debug_core_0/_N3189
 CLMS_174_77/Y1                    td                    0.290      32.624 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=11)       1.255      33.879         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMS_202_137/Y3                   td                    0.287      34.166 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912_inv/gateop/Z
                                   net (fanout=2)        0.410      34.576         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912
 CLMS_202_129/CECO                 td                    0.184      34.760 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.760         ntR1845          
 CLMS_202_133/CECO                 td                    0.184      34.944 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.944         ntR1844          
 CLMS_202_137/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  34.944         Logic Levels: 6  
                                                                                   Logic: 2.015ns(41.461%), Route: 2.845ns(58.539%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.344      53.344         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.344 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.531      54.875         ntclkbufg_3      
 CLMS_202_137/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      54.875                          
 clock uncertainty                                      -0.050      54.825                          

 Setup time                                             -0.729      54.096                          

 Data required time                                                 54.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.096                          
 Data arrival time                                                  34.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.499      28.499         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.499 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.084         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_186_84/Q0                    tco                   0.289      30.373 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.422      30.795         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_182_80/Y2                    td                    0.322      31.117 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69_1/gateop_perm/Z
                                   net (fanout=3)        0.452      31.569         u_CORES/u_debug_core_0/_N3164
 CLMS_174_85/Y3                    td                    0.459      32.028 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=3)        0.306      32.334         u_CORES/u_debug_core_0/_N3189
 CLMS_174_77/Y1                    td                    0.290      32.624 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=11)       1.255      33.879         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMS_202_137/Y3                   td                    0.287      34.166 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912_inv/gateop/Z
                                   net (fanout=2)        0.410      34.576         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912
 CLMS_202_129/CECO                 td                    0.184      34.760 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.760         ntR1845          
 CLMS_202_133/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  34.760         Logic Levels: 5  
                                                                                   Logic: 1.831ns(39.157%), Route: 2.845ns(60.843%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.344      53.344         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.344 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.531      54.875         ntclkbufg_3      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.875                          
 clock uncertainty                                      -0.050      54.825                          

 Setup time                                             -0.729      54.096                          

 Data required time                                                 54.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.096                          
 Data arrival time                                                  34.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  4.671
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.140      28.140         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.140 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.671         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_186_84/Q1                    tco                   0.224      29.895 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=12)       0.324      30.219         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_182_81/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  30.219         Logic Levels: 0  
                                                                                   Logic: 0.224ns(40.876%), Route: 0.324ns(59.124%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMA_182_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.353                          
 clock uncertainty                                       0.050       5.403                          

 Hold time                                               0.053       5.456                          

 Data required time                                                  5.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.456                          
 Data arrival time                                                  30.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  4.671
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.140      28.140         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.140 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.671         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_186_76/Y2                    tco                   0.284      29.955 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.222      30.177         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_186_80/D0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.177         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.126%), Route: 0.222ns(43.874%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMA_186_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.353                          
 clock uncertainty                                       0.050       5.403                          

 Hold time                                              -0.079       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                  30.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.353
  Launch Clock Delay      :  4.671
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.140      28.140         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      28.140 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.671         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_186_76/Q1                    tco                   0.229      29.900 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.321      30.221         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_186_80/A0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.221         Logic Levels: 0  
                                                                                   Logic: 0.229ns(41.636%), Route: 0.321ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.768       3.768         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.768 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.585       5.353         ntclkbufg_3      
 CLMA_186_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.353                          
 clock uncertainty                                       0.050       5.403                          

 Hold time                                              -0.093       5.310                          

 Data required time                                                  5.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.310                          
 Data arrival time                                                  30.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.911                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.846  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.671
  Launch Clock Delay      :  5.517
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.907      78.907         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.907 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.610      80.517         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.287      80.804 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.548      81.352         u_CORES/conf_sel [0]
 CLMA_186_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.352         Logic Levels: 0  
                                                                                   Logic: 0.287ns(34.371%), Route: 0.548ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.140     128.140         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.140 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.671         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.671                          
 clock uncertainty                                      -0.050     129.621                          

 Setup time                                             -0.617     129.004                          

 Data required time                                                129.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.004                          
 Data arrival time                                                  81.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.846  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.671
  Launch Clock Delay      :  5.517
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.907      78.907         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.907 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.610      80.517         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.287      80.804 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.548      81.352         u_CORES/conf_sel [0]
 CLMA_186_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.352         Logic Levels: 0  
                                                                                   Logic: 0.287ns(34.371%), Route: 0.548ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.140     128.140         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.140 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.671         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.671                          
 clock uncertainty                                      -0.050     129.621                          

 Setup time                                             -0.617     129.004                          

 Data required time                                                129.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.004                          
 Data arrival time                                                  81.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.846  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.671
  Launch Clock Delay      :  5.517
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.907      78.907         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.907 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.610      80.517         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.287      80.804 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.548      81.352         u_CORES/conf_sel [0]
 CLMA_186_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.352         Logic Levels: 0  
                                                                                   Logic: 0.287ns(34.371%), Route: 0.548ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.140     128.140         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.140 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.671         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.671                          
 clock uncertainty                                      -0.050     129.621                          

 Setup time                                             -0.617     129.004                          

 Data required time                                                129.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.004                          
 Data arrival time                                                  81.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.536     128.536         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.536 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.552     130.088         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.222     130.310 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.227     130.537         u_CORES/conf_sel [0]
 CLMA_186_76/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 130.537         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.499     128.499         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.499 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.084         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     130.084                          
 clock uncertainty                                       0.050     130.134                          

 Hold time                                              -0.024     130.110                          

 Data required time                                                130.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.110                          
 Data arrival time                                                 130.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.536     128.536         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.536 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.552     130.088         ntclkbufg_3      
 CLMA_190_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_80/Q0                    tco                   0.222     130.310 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.313     130.623         u_CORES/id_o [1] 
 CLMA_186_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 130.623         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.495%), Route: 0.313ns(58.505%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.499     128.499         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.499 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.084         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.084                          
 clock uncertainty                                       0.050     130.134                          

 Hold time                                               0.053     130.187                          

 Data required time                                                130.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.187                          
 Data arrival time                                                 130.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.536     128.536         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.536 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      1.552     130.088         ntclkbufg_3      
 CLMA_190_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_80/Q1                    tco                   0.224     130.312 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.313     130.625         u_CORES/id_o [4] 
 CLMA_186_76/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.625         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.499     128.499         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     128.499 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.084         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.084                          
 clock uncertainty                                       0.050     130.134                          

 Hold time                                               0.053     130.187                          

 Data required time                                                130.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.187                          
 Data arrival time                                                 130.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_146_168/Q0                   tco                   0.289       5.716 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=563)      1.681       7.397         I_ipsxb_ddr_top/ddr_rstn
 CLMA_74_124/RSCO                  td                    0.147       7.544 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.544         ntR31            
 CLMA_74_128/RSCO                  td                    0.147       7.691 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.691         ntR30            
 CLMA_74_132/RSCO                  td                    0.147       7.838 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.838         ntR29            
 CLMA_74_136/RSCO                  td                    0.147       7.985 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.985         ntR28            
 CLMA_74_140/RSCO                  td                    0.147       8.132 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.132         ntR27            
 CLMA_74_144/RSCO                  td                    0.147       8.279 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.279         ntR26            
 CLMA_74_148/RSCO                  td                    0.147       8.426 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.426         ntR25            
 CLMA_74_152/RSCO                  td                    0.147       8.573 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=6)        0.000       8.573         ntR24            
 CLMA_74_156/RSCO                  td                    0.147       8.720 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.720         ntR23            
 CLMA_74_160/RSCO                  td                    0.147       8.867 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.867         ntR22            
 CLMA_74_164/RSCO                  td                    0.147       9.014 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR21            
 CLMA_74_168/RSCO                  td                    0.147       9.161 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.161         ntR20            
 CLMA_74_172/RSCO                  td                    0.147       9.308 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.308         ntR19            
 CLMA_74_176/RSCO                  td                    0.147       9.455 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.455         ntR18            
 CLMA_74_180/RSCO                  td                    0.147       9.602 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.602         ntR17            
 CLMA_74_184/RSCO                  td                    0.147       9.749 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.749         ntR16            
 CLMA_74_192/RSCO                  td                    0.147       9.896 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.896         ntR15            
 CLMA_74_196/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.896         Logic Levels: 17 
                                                                                   Logic: 2.788ns(62.385%), Route: 1.681ns(37.615%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_74_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.445                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_146_168/Q0                   tco                   0.289       5.716 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=563)      1.681       7.397         I_ipsxb_ddr_top/ddr_rstn
 CLMA_74_124/RSCO                  td                    0.147       7.544 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.544         ntR31            
 CLMA_74_128/RSCO                  td                    0.147       7.691 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.691         ntR30            
 CLMA_74_132/RSCO                  td                    0.147       7.838 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.838         ntR29            
 CLMA_74_136/RSCO                  td                    0.147       7.985 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.985         ntR28            
 CLMA_74_140/RSCO                  td                    0.147       8.132 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.132         ntR27            
 CLMA_74_144/RSCO                  td                    0.147       8.279 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.279         ntR26            
 CLMA_74_148/RSCO                  td                    0.147       8.426 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.426         ntR25            
 CLMA_74_152/RSCO                  td                    0.147       8.573 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=6)        0.000       8.573         ntR24            
 CLMA_74_156/RSCO                  td                    0.147       8.720 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.720         ntR23            
 CLMA_74_160/RSCO                  td                    0.147       8.867 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.867         ntR22            
 CLMA_74_164/RSCO                  td                    0.147       9.014 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR21            
 CLMA_74_168/RSCO                  td                    0.147       9.161 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.161         ntR20            
 CLMA_74_172/RSCO                  td                    0.147       9.308 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.308         ntR19            
 CLMA_74_176/RSCO                  td                    0.147       9.455 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.455         ntR18            
 CLMA_74_180/RSCO                  td                    0.147       9.602 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.602         ntR17            
 CLMA_74_184/RSCO                  td                    0.147       9.749 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.749         ntR16            
 CLMA_74_192/RSCO                  td                    0.147       9.896 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.896         ntR15            
 CLMA_74_196/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.896         Logic Levels: 17 
                                                                                   Logic: 2.788ns(62.385%), Route: 1.681ns(37.615%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_74_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.445                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_146_168/Q0                   tco                   0.289       5.716 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=563)      1.681       7.397         I_ipsxb_ddr_top/ddr_rstn
 CLMA_74_124/RSCO                  td                    0.147       7.544 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.544         ntR31            
 CLMA_74_128/RSCO                  td                    0.147       7.691 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.691         ntR30            
 CLMA_74_132/RSCO                  td                    0.147       7.838 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.838         ntR29            
 CLMA_74_136/RSCO                  td                    0.147       7.985 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.985         ntR28            
 CLMA_74_140/RSCO                  td                    0.147       8.132 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.132         ntR27            
 CLMA_74_144/RSCO                  td                    0.147       8.279 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.279         ntR26            
 CLMA_74_148/RSCO                  td                    0.147       8.426 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.426         ntR25            
 CLMA_74_152/RSCO                  td                    0.147       8.573 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=6)        0.000       8.573         ntR24            
 CLMA_74_156/RSCO                  td                    0.147       8.720 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.720         ntR23            
 CLMA_74_160/RSCO                  td                    0.147       8.867 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.867         ntR22            
 CLMA_74_164/RSCO                  td                    0.147       9.014 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.014         ntR21            
 CLMA_74_168/RSCO                  td                    0.147       9.161 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.161         ntR20            
 CLMA_74_172/RSCO                  td                    0.147       9.308 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.308         ntR19            
 CLMA_74_176/RSCO                  td                    0.147       9.455 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.455         ntR18            
 CLMA_74_180/RSCO                  td                    0.147       9.602 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.602         ntR17            
 CLMA_74_184/RSCO                  td                    0.147       9.749 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.749         ntR16            
 CLMA_74_192/RSCO                  td                    0.147       9.896 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.896         ntR15            
 CLMA_74_196/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.896         Logic Levels: 17 
                                                                                   Logic: 2.788ns(62.385%), Route: 1.681ns(37.615%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_74_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  3.575
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.372       3.575         nt_ref_clk       
 CLMA_138_165/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_138_165/Q0                   tco                   0.222       3.797 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=70)       0.573       4.370         nt_eth_rst_n_0   
 CLMA_146_152/RSCO                 td                    0.105       4.475 r       u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.475         ntR1027          
 CLMA_146_156/RSCO                 td                    0.105       4.580 r       u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.580         ntR1026          
 CLMA_146_160/RSCO                 td                    0.105       4.685 r       u_refclk_buttonrstn_debounce/cnt_rst[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.685         ntR1025          
 CLMA_146_164/RSCO                 td                    0.105       4.790 r       u_refclk_buttonrstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       4.790         ntR1024          
 CLMA_146_168/RSCI                                                         r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/RS

 Data arrival time                                                   4.790         Logic Levels: 4  
                                                                                   Logic: 0.642ns(52.840%), Route: 0.573ns(47.160%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.207       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Removal time                                            0.000       5.220                          

 Data required time                                                  5.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.220                          
 Data arrival time                                                   4.790                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  3.575
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.372       3.575         nt_ref_clk       
 CLMA_138_165/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_138_165/Q0                   tco                   0.222       3.797 f       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=70)       0.573       4.370         nt_eth_rst_n_0   
 CLMA_146_152/RSCO                 td                    0.105       4.475 r       u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.475         ntR1027          
 CLMA_146_156/RSCO                 td                    0.105       4.580 r       u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.580         ntR1026          
 CLMA_146_160/RSCO                 td                    0.105       4.685 r       u_refclk_buttonrstn_debounce/cnt_rst[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.685         ntR1025          
 CLMA_146_164/RSCO                 td                    0.105       4.790 r       u_refclk_buttonrstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       4.790         ntR1024          
 CLMA_146_168/RSCI                                                         r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/RS

 Data arrival time                                                   4.790         Logic Levels: 4  
                                                                                   Logic: 0.642ns(52.840%), Route: 0.573ns(47.160%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.207       5.220                          
 clock uncertainty                                       0.000       5.220                          

 Removal time                                            0.000       5.220                          

 Data required time                                                  5.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.220                          
 Data arrival time                                                   4.790                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_perstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_A2Q21/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.508  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.135       3.338         nt_ref_clk       
 CLMA_182_309/CLK                                                          r       u_refclk_perstn_debounce/rs2/opit_0_inv/CLK

 CLMA_182_309/Q0                   tco                   0.222       3.560 f       u_refclk_perstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=2)        0.339       3.899         u_refclk_perstn_debounce/rstn_inner
 CLMA_182_292/RSCO                 td                    0.105       4.004 r       u_refclk_perstn_debounce/rstn_out/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.004         ntR1458          
 CLMA_182_296/RSCI                                                         r       u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.004         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.099%), Route: 0.339ns(50.901%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.857       4.311         nt_ref_clk       
 CLMA_182_296/CLK                                                          r       u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.465       3.846                          
 clock uncertainty                                       0.000       3.846                          

 Removal time                                            0.000       3.846                          

 Data required time                                                  3.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.846                          
 Data arrival time                                                   4.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.289       9.538 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      1.586      11.124         u_CORES/u_debug_core_0/resetn
 CLMA_214_120/RSCO                 td                    0.147      11.271 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.271         ntR1316          
 CLMA_214_124/RSCO                 td                    0.147      11.418 f       u_CORES/u_debug_core_0/TRIG0_ff[1][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.418         ntR1315          
 CLMA_214_128/RSCO                 td                    0.147      11.565 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.565         ntR1314          
 CLMA_214_132/RSCO                 td                    0.147      11.712 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.712         ntR1313          
 CLMA_214_136/RSCO                 td                    0.147      11.859 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[248]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.859         ntR1312          
 CLMA_214_140/RSCO                 td                    0.147      12.006 f       u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.006         ntR1311          
 CLMA_214_144/RSCO                 td                    0.147      12.153 f       u_CORES/u_debug_core_0/data_pipe[4][127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.153         ntR1310          
 CLMA_214_148/RSCO                 td                    0.147      12.300 f       u_CORES/u_debug_core_0/data_pipe[2][129]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.300         ntR1309          
 CLMA_214_152/RSCO                 td                    0.147      12.447 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.447         ntR1308          
 CLMA_214_156/RSCO                 td                    0.147      12.594 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.594         ntR1307          
 CLMA_214_160/RSCO                 td                    0.147      12.741 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.741         ntR1306          
 CLMA_214_164/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv/RS

 Data arrival time                                                  12.741         Logic Levels: 11 
                                                                                   Logic: 1.906ns(54.582%), Route: 1.586ns(45.418%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531      15.679         rgmii_clk_0      
 CLMA_214_164/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Recovery time                                           0.000      17.163                          

 Data required time                                                 17.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.163                          
 Data arrival time                                                  12.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.289       9.538 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      1.145      10.683         u_CORES/u_debug_core_0/resetn
 CLMA_198_100/RSCO                 td                    0.147      10.830 f       u_CORES/u_debug_core_0/data_pipe[3][110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.830         ntR1183          
 CLMA_198_104/RSCO                 td                    0.147      10.977 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[310]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.977         ntR1182          
 CLMA_198_108/RSCO                 td                    0.147      11.124 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.124         ntR1181          
 CLMA_198_112/RSCO                 td                    0.147      11.271 f       u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.271         ntR1180          
 CLMA_198_116/RSCO                 td                    0.147      11.418 f       u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.418         ntR1179          
 CLMA_198_120/RSCO                 td                    0.147      11.565 f       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.565         ntR1178          
 CLMA_198_124/RSCO                 td                    0.147      11.712 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      11.712         ntR1177          
 CLMA_198_128/RSCO                 td                    0.147      11.859 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.859         ntR1176          
 CLMA_198_132/RSCO                 td                    0.147      12.006 f       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.006         ntR1175          
 CLMA_198_136/RSCO                 td                    0.147      12.153 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.153         ntR1174          
 CLMA_198_140/RSCO                 td                    0.147      12.300 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.300         ntR1173          
 CLMA_198_144/RSCO                 td                    0.147      12.447 f       u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.447         ntR1172          
 CLMA_198_148/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.447         Logic Levels: 12 
                                                                                   Logic: 2.053ns(64.196%), Route: 1.145ns(35.804%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531      15.679         rgmii_clk_0      
 CLMA_198_148/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Recovery time                                           0.000      17.163                          

 Data required time                                                 17.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.163                          
 Data arrival time                                                  12.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.289       9.538 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      1.145      10.683         u_CORES/u_debug_core_0/resetn
 CLMA_198_100/RSCO                 td                    0.147      10.830 f       u_CORES/u_debug_core_0/data_pipe[3][110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.830         ntR1183          
 CLMA_198_104/RSCO                 td                    0.147      10.977 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[310]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.977         ntR1182          
 CLMA_198_108/RSCO                 td                    0.147      11.124 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.124         ntR1181          
 CLMA_198_112/RSCO                 td                    0.147      11.271 f       u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.271         ntR1180          
 CLMA_198_116/RSCO                 td                    0.147      11.418 f       u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.418         ntR1179          
 CLMA_198_120/RSCO                 td                    0.147      11.565 f       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.565         ntR1178          
 CLMA_198_124/RSCO                 td                    0.147      11.712 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000      11.712         ntR1177          
 CLMA_198_128/RSCO                 td                    0.147      11.859 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.859         ntR1176          
 CLMA_198_132/RSCO                 td                    0.147      12.006 f       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.006         ntR1175          
 CLMA_198_136/RSCO                 td                    0.147      12.153 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      12.153         ntR1174          
 CLMA_198_140/RSCO                 td                    0.147      12.300 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.300         ntR1173          
 CLMA_198_144/RSCO                 td                    0.147      12.447 f       u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.447         ntR1172          
 CLMA_198_148/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.447         Logic Levels: 12 
                                                                                   Logic: 2.053ns(64.196%), Route: 1.145ns(35.804%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       9.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       9.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       9.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574      12.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928      14.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      14.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531      15.679         rgmii_clk_0      
 CLMA_198_148/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.534      17.213                          
 clock uncertainty                                      -0.050      17.163                          

 Recovery time                                           0.000      17.163                          

 Data required time                                                 17.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.163                          
 Data arrival time                                                  12.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531       7.679         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.222       7.901 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.187       8.088         u_CORES/u_debug_core_0/resetn
 CLMA_182_164/RSCO                 td                    0.105       8.193 r       u_CORES/u_debug_core_0/data_pipe[4][119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.193         ntR1389          
 CLMA_182_168/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.193         Logic Levels: 1  
                                                                                   Logic: 0.327ns(63.619%), Route: 0.187ns(36.381%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMA_182_168/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Removal time                                            0.000       7.708                          

 Data required time                                                  7.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.708                          
 Data arrival time                                                   8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][122]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531       7.679         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.222       7.901 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.187       8.088         u_CORES/u_debug_core_0/resetn
 CLMA_182_164/RSCO                 td                    0.105       8.193 r       u_CORES/u_debug_core_0/data_pipe[4][119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.193         ntR1389          
 CLMA_182_168/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][122]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.193         Logic Levels: 1  
                                                                                   Logic: 0.327ns(63.619%), Route: 0.187ns(36.381%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMA_182_168/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][122]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Removal time                                            0.000       7.708                          

 Data required time                                                  7.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.708                          
 Data arrival time                                                   8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.148 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.531       7.679         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.222       7.901 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.187       8.088         u_CORES/u_debug_core_0/resetn
 CLMA_182_164/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.088         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.664 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     1.585       9.249         rgmii_clk_0      
 CLMA_182_164/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.541       7.708                          
 clock uncertainty                                       0.000       7.708                          

 Removal time                                           -0.220       7.488                          

 Data required time                                                  7.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.488                          
 Data arrival time                                                   8.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.600                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.289       5.812 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.119       5.931         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.197       6.128 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       1.798       7.926         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_129/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/RS

 Data arrival time                                                   7.926         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.225%), Route: 1.917ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 CLMS_94_129/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.617      11.536                          

 Data required time                                                 11.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.536                          
 Data arrival time                                                   7.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.610                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.289       5.812 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.119       5.931         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.197       6.128 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       1.798       7.926         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_129/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   7.926         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.225%), Route: 1.917ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 CLMS_94_129/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.617      11.536                          

 Data required time                                                 11.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.536                          
 Data arrival time                                                   7.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.610                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.289       5.812 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.119       5.931         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.197       6.128 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       1.798       7.926         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_129/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.926         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.225%), Route: 1.917ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N23             
 USCM_84_111/CLK_USCM              td                    0.000      10.393 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531      11.924         ntclkbufg_4      
 CLMS_94_129/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.617      11.536                          

 Data required time                                                 11.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.536                          
 Data arrival time                                                   7.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.610                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531       5.190         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.222       5.412 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.496         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.163       5.659 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       0.511       6.170         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_113/RSCO                  td                    0.105       6.275 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.275         ntR1577          
 CLMS_94_117/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   6.275         Logic Levels: 2  
                                                                                   Logic: 0.490ns(45.161%), Route: 0.595ns(54.839%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_94_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531       5.190         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.222       5.412 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.496         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.163       5.659 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       0.511       6.170         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_113/RSCO                  td                    0.105       6.275 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.275         ntR1577          
 CLMS_94_117/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   6.275         Logic Levels: 2  
                                                                                   Logic: 0.490ns(45.161%), Route: 0.595ns(54.839%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_94_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.531       5.190         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.222       5.412 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.496         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.163       5.659 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       0.511       6.170         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_113/RSCO                  td                    0.105       6.275 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.275         ntR1577          
 CLMS_94_117/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   6.275         Logic Levels: 2  
                                                                                   Logic: 0.490ns(45.161%), Route: 0.595ns(54.839%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      1.585       5.523         ntclkbufg_4      
 CLMS_94_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.049                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.291      11.245 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      1.681      12.926         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_145/RSCO                  td                    0.147      13.073 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.073         ntR160           
 CLMA_30_149/RSCO                  td                    0.147      13.220 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000      13.220         ntR159           
 CLMA_30_153/RSCO                  td                    0.147      13.367 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.367         ntR158           
 CLMA_30_157/RSCO                  td                    0.147      13.514 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.514         ntR157           
 CLMA_30_161/RSCO                  td                    0.147      13.661 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.661         ntR156           
 CLMA_30_165/RSCO                  td                    0.147      13.808 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.808         ntR155           
 CLMA_30_169/RSCO                  td                    0.147      13.955 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.955         ntR154           
 CLMA_30_173/RSCO                  td                    0.147      14.102 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.102         ntR153           
 CLMA_30_177/RSCO                  td                    0.147      14.249 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.249         ntR152           
 CLMA_30_181/RSCO                  td                    0.147      14.396 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.396         ntR151           
 CLMA_30_185/RSCO                  td                    0.147      14.543 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.543         ntR150           
 CLMA_30_193/RSCO                  td                    0.147      14.690 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.690         ntR149           
 CLMA_30_197/RSCO                  td                    0.147      14.837 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.837         ntR148           
 CLMA_30_201/RSCO                  td                    0.147      14.984 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.984         ntR147           
 CLMA_30_205/RSCO                  td                    0.147      15.131 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.131         ntR146           
 CLMA_30_209/RSCO                  td                    0.147      15.278 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.278         ntR145           
 CLMA_30_213/RSCO                  td                    0.147      15.425 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.425         ntR144           
 CLMA_30_217/RSCO                  td                    0.147      15.572 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.572         ntR143           
 CLMA_30_221/RSCO                  td                    0.147      15.719 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.719         ntR142           
 CLMA_30_225/RSCO                  td                    0.147      15.866 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.866         ntR141           
 CLMA_30_229/RSCO                  td                    0.147      16.013 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.013         ntR140           
 CLMA_30_233/RSCO                  td                    0.147      16.160 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.160         ntR139           
 CLMA_30_237/RSCO                  td                    0.147      16.307 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.307         ntR138           
 CLMA_30_241/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv/RS

 Data arrival time                                                  16.307         Logic Levels: 23 
                                                                                   Logic: 3.672ns(68.597%), Route: 1.681ns(31.403%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.291      11.245 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      1.681      12.926         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_145/RSCO                  td                    0.147      13.073 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.073         ntR160           
 CLMA_30_149/RSCO                  td                    0.147      13.220 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000      13.220         ntR159           
 CLMA_30_153/RSCO                  td                    0.147      13.367 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.367         ntR158           
 CLMA_30_157/RSCO                  td                    0.147      13.514 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.514         ntR157           
 CLMA_30_161/RSCO                  td                    0.147      13.661 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.661         ntR156           
 CLMA_30_165/RSCO                  td                    0.147      13.808 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.808         ntR155           
 CLMA_30_169/RSCO                  td                    0.147      13.955 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.955         ntR154           
 CLMA_30_173/RSCO                  td                    0.147      14.102 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.102         ntR153           
 CLMA_30_177/RSCO                  td                    0.147      14.249 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.249         ntR152           
 CLMA_30_181/RSCO                  td                    0.147      14.396 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.396         ntR151           
 CLMA_30_185/RSCO                  td                    0.147      14.543 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.543         ntR150           
 CLMA_30_193/RSCO                  td                    0.147      14.690 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.690         ntR149           
 CLMA_30_197/RSCO                  td                    0.147      14.837 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.837         ntR148           
 CLMA_30_201/RSCO                  td                    0.147      14.984 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.984         ntR147           
 CLMA_30_205/RSCO                  td                    0.147      15.131 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.131         ntR146           
 CLMA_30_209/RSCO                  td                    0.147      15.278 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.278         ntR145           
 CLMA_30_213/RSCO                  td                    0.147      15.425 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.425         ntR144           
 CLMA_30_217/RSCO                  td                    0.147      15.572 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.572         ntR143           
 CLMA_30_221/RSCO                  td                    0.147      15.719 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.719         ntR142           
 CLMA_30_225/RSCO                  td                    0.147      15.866 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.866         ntR141           
 CLMA_30_229/RSCO                  td                    0.147      16.013 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.013         ntR140           
 CLMA_30_233/RSCO                  td                    0.147      16.160 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.160         ntR139           
 CLMA_30_237/RSCO                  td                    0.147      16.307 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.307         ntR138           
 CLMA_30_241/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  16.307         Logic Levels: 23 
                                                                                   Logic: 3.672ns(68.597%), Route: 1.681ns(31.403%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.291      11.245 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      1.681      12.926         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_145/RSCO                  td                    0.147      13.073 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.073         ntR160           
 CLMA_30_149/RSCO                  td                    0.147      13.220 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000      13.220         ntR159           
 CLMA_30_153/RSCO                  td                    0.147      13.367 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.367         ntR158           
 CLMA_30_157/RSCO                  td                    0.147      13.514 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.514         ntR157           
 CLMA_30_161/RSCO                  td                    0.147      13.661 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.661         ntR156           
 CLMA_30_165/RSCO                  td                    0.147      13.808 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.808         ntR155           
 CLMA_30_169/RSCO                  td                    0.147      13.955 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.955         ntR154           
 CLMA_30_173/RSCO                  td                    0.147      14.102 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.102         ntR153           
 CLMA_30_177/RSCO                  td                    0.147      14.249 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.249         ntR152           
 CLMA_30_181/RSCO                  td                    0.147      14.396 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.396         ntR151           
 CLMA_30_185/RSCO                  td                    0.147      14.543 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.543         ntR150           
 CLMA_30_193/RSCO                  td                    0.147      14.690 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.690         ntR149           
 CLMA_30_197/RSCO                  td                    0.147      14.837 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.837         ntR148           
 CLMA_30_201/RSCO                  td                    0.147      14.984 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.984         ntR147           
 CLMA_30_205/RSCO                  td                    0.147      15.131 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.131         ntR146           
 CLMA_30_209/RSCO                  td                    0.147      15.278 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.278         ntR145           
 CLMA_30_213/RSCO                  td                    0.147      15.425 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.425         ntR144           
 CLMA_30_217/RSCO                  td                    0.147      15.572 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.572         ntR143           
 CLMA_30_221/RSCO                  td                    0.147      15.719 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.719         ntR142           
 CLMA_30_225/RSCO                  td                    0.147      15.866 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.866         ntR141           
 CLMA_30_229/RSCO                  td                    0.147      16.013 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.013         ntR140           
 CLMA_30_233/RSCO                  td                    0.147      16.160 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.160         ntR139           
 CLMA_30_237/RSCO                  td                    0.147      16.307 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.307         ntR138           
 CLMA_30_241/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv/RS

 Data arrival time                                                  16.307         Logic Levels: 23 
                                                                                   Logic: 3.672ns(68.597%), Route: 1.681ns(31.403%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      20.386         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_14_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_180/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.304      10.912         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_176/RSCO                  td                    0.105      11.017 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.017         ntR695           
 CLMA_10_180/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.017         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.823%), Route: 0.304ns(48.177%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_10_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_14_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_180/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.304      10.912         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_176/RSCO                  td                    0.105      11.017 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.017         ntR695           
 CLMA_10_180/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.017         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.823%), Route: 0.304ns(48.177%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_10_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[94]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.531      10.386         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.224      10.610 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      0.343      10.953         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_74_193/RSCO                  td                    0.105      11.058 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.058         ntR235           
 CLMS_74_197/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[94]/opit_0_inv/RS

 Data arrival time                                                  11.058         Logic Levels: 1  
                                                                                   Logic: 0.329ns(48.958%), Route: 0.343ns(51.042%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_74_197/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[94]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q0                   tco                   0.287       5.248 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.551       6.799         nt_r_vs_out      
 CLMA_194_265/Y3                   td                    0.197       6.996 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=94)       2.681       9.677         u_pcie_dam_ctrl/N484
 DRM_278_108/RSTA[0]                                                       f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.677         Logic Levels: 1  
                                                                                   Logic: 0.484ns(10.263%), Route: 4.232ns(89.737%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 DRM_278_108/CLKA[0]                                                       r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                   9.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.631                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q0                   tco                   0.287       5.248 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.551       6.799         nt_r_vs_out      
 CLMA_194_265/Y3                   td                    0.197       6.996 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=94)       2.371       9.367         u_pcie_dam_ctrl/N484
 DRM_178_68/RSTA[0]                                                        f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.367         Logic Levels: 1  
                                                                                   Logic: 0.484ns(10.985%), Route: 3.922ns(89.015%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 DRM_178_68/CLKA[0]                                                        r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                   9.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.941                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q0                   tco                   0.287       5.248 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.551       6.799         nt_r_vs_out      
 CLMA_194_265/Y3                   td                    0.197       6.996 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=94)       2.283       9.279         u_pcie_dam_ctrl/N484
 DRM_142_108/RSTA[0]                                                       f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.279         Logic Levels: 1  
                                                                                   Logic: 0.484ns(11.209%), Route: 3.834ns(88.791%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.787 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.787         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.835 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.593         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       8.693 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.752         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       9.752 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531      11.283         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.290      11.573                          
 clock uncertainty                                      -0.150      11.423                          

 Recovery time                                          -0.115      11.308                          

 Data required time                                                 11.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.308                          
 Data arrival time                                                   9.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.029                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMS_218_121/CLK                                                          r       eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMS_218_121/Q1                   tco                   0.224       4.841 f       eth0_img_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=43)       0.226       5.067         eth0_img_pkt/img_vsync_d1
 CLMS_218_125/Y3                   td                    0.156       5.223 f       eth0_img_pkt/N3/gateop_perm/Z
                                   net (fanout=55)       0.652       5.875         eth0_img_pkt/pos_vsync
 CLMA_250_125/RSCO                 td                    0.115       5.990 f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.990         ntR910           
 CLMA_250_129/RSCI                                                         f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.990         Logic Levels: 2  
                                                                                   Logic: 0.495ns(36.052%), Route: 0.878ns(63.948%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_250_129/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.000       4.671                          

 Data required time                                                  4.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.671                          
 Data arrival time                                                   5.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.319                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMS_218_121/CLK                                                          r       eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMS_218_121/Q1                   tco                   0.224       4.841 f       eth0_img_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=43)       0.226       5.067         eth0_img_pkt/img_vsync_d1
 CLMS_218_125/Y3                   td                    0.156       5.223 f       eth0_img_pkt/N3/gateop_perm/Z
                                   net (fanout=55)       0.652       5.875         eth0_img_pkt/pos_vsync
 CLMA_250_125/RSCO                 td                    0.115       5.990 f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.990         ntR910           
 CLMA_250_129/RSCI                                                         f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.990         Logic Levels: 2  
                                                                                   Logic: 0.495ns(36.052%), Route: 0.878ns(63.948%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_250_129/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.000       4.671                          

 Data required time                                                  4.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.671                          
 Data arrival time                                                   5.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.319                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.531       4.617         ntclkbufg_1      
 CLMS_218_121/CLK                                                          r       eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMS_218_121/Q1                   tco                   0.224       4.841 f       eth0_img_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=43)       0.226       5.067         eth0_img_pkt/img_vsync_d1
 CLMS_218_125/Y3                   td                    0.156       5.223 f       eth0_img_pkt/N3/gateop_perm/Z
                                   net (fanout=55)       0.652       5.875         eth0_img_pkt/pos_vsync
 CLMA_250_125/RSCO                 td                    0.115       5.990 f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.990         ntR910           
 CLMA_250_129/RSCI                                                         f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.990         Logic Levels: 2  
                                                                                   Logic: 0.495ns(36.052%), Route: 0.878ns(63.948%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.585       4.961         ntclkbufg_1      
 CLMA_250_129/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                            0.000       4.671                          

 Data required time                                                  4.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.671                          
 Data arrival time                                                   5.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.319                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.589
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.291       6.290 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.474       6.764         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.290       7.054 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       2.549       9.603         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_26_44/RSTA[1]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.603         Logic Levels: 1  
                                                                                   Logic: 0.581ns(16.121%), Route: 3.023ns(83.879%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.556      29.389         ntclkbufg_6      
 DRM_26_44/CLKA[1]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.381      29.770                          
 clock uncertainty                                      -0.050      29.720                          

 Recovery time                                          -0.115      29.605                          

 Data required time                                                 29.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.605                          
 Data arrival time                                                   9.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.002                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.581
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.291       6.290 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.474       6.764         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.290       7.054 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       2.032       9.086         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMA_70_76/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.581ns(18.821%), Route: 2.506ns(81.179%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.548      29.381         ntclkbufg_6      
 CLMA_70_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.381      29.762                          
 clock uncertainty                                      -0.050      29.712                          

 Recovery time                                          -0.617      29.095                          

 Data required time                                                 29.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.095                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.009                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.581
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.291       6.290 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.474       6.764         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.290       7.054 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       2.032       9.086         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMA_70_76/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.086         Logic Levels: 1  
                                                                                   Logic: 0.581ns(18.821%), Route: 2.506ns(81.179%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N24             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      27.833 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.548      29.381         ntclkbufg_6      
 CLMA_70_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.381      29.762                          
 clock uncertainty                                      -0.050      29.712                          

 Recovery time                                          -0.617      29.095                          

 Data required time                                                 29.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.095                          
 Data arrival time                                                   9.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.009                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.224       5.788 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.362       6.150         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.194       6.344 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       0.510       6.854         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_82_168/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.854         Logic Levels: 1  
                                                                                   Logic: 0.418ns(32.403%), Route: 0.872ns(67.597%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 DRM_82_168/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.046       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                   6.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.300                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.224       5.788 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.362       6.150         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.194       6.344 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       0.515       6.859         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_82_168/RSTA[1]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.418ns(32.278%), Route: 0.877ns(67.722%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 DRM_82_168/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.046       5.554                          

 Data required time                                                  5.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.554                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.305                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N24             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.033 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531       5.564         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.224       5.788 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.362       6.150         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.198       6.348 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       1.114       7.462         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_54_128/RSTA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   7.462         Logic Levels: 1  
                                                                                   Logic: 0.422ns(22.234%), Route: 1.476ns(77.766%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N24             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       4.414 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585       5.999         ntclkbufg_6      
 DRM_54_128/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.068       5.532                          

 Data required time                                                  5.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.532                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.930                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.246
  Launch Clock Delay      :  11.472
  Clock Pessimism Removal :  1.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.472         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.289      11.761 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.123      11.884         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.212      12.096 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       2.018      14.114         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_54_44/RSTA[0]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.114         Logic Levels: 1  
                                                                                   Logic: 0.501ns(18.963%), Route: 2.141ns(81.037%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.565      34.046         ntclkbufg_7      
 DRM_54_44/CLKA[0]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.206      35.252                          
 clock uncertainty                                      -0.050      35.202                          

 Recovery time                                          -0.134      35.068                          

 Data required time                                                 35.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.068                          
 Data arrival time                                                  14.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.954                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.246
  Launch Clock Delay      :  11.472
  Clock Pessimism Removal :  1.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.472         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.289      11.761 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.123      11.884         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.197      12.081 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       1.880      13.961         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_54_44/RSTA[1]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  13.961         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.526%), Route: 2.003ns(80.474%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.565      34.046         ntclkbufg_7      
 DRM_54_44/CLKA[1]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.206      35.252                          
 clock uncertainty                                      -0.050      35.202                          

 Recovery time                                          -0.115      35.087                          

 Data required time                                                 35.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.087                          
 Data arrival time                                                  13.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.126                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.212
  Launch Clock Delay      :  11.472
  Clock Pessimism Removal :  1.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.472         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.289      11.761 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.123      11.884         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.197      12.081 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       1.845      13.926         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_26_108/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  13.926         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.804%), Route: 1.968ns(80.196%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080      30.080         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.329 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.329         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.329 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.481         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      32.481 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      34.012         ntclkbufg_7      
 DRM_26_108/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.206      35.218                          
 clock uncertainty                                      -0.050      35.168                          

 Recovery time                                          -0.115      35.053                          

 Data required time                                                 35.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.053                          
 Data arrival time                                                  13.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.127                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.472
  Launch Clock Delay      :  10.212
  Clock Pessimism Removal :  -1.224

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080       6.280         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.529 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.529         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.529 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.681         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.681 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      10.212         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.222      10.434 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085      10.519         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.163      10.682 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       0.800      11.482         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMA_110_129/RSCO                 td                    0.105      11.587 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000      11.587         ntR880           
 CLMA_110_133/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                  11.587         Logic Levels: 2  
                                                                                   Logic: 0.490ns(35.636%), Route: 0.885ns(64.364%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.472         ntclkbufg_7      
 CLMA_110_133/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -1.224      10.248                          
 clock uncertainty                                       0.000      10.248                          

 Removal time                                            0.000      10.248                          

 Data required time                                                 10.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.248                          
 Data arrival time                                                  11.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.472
  Launch Clock Delay      :  10.212
  Clock Pessimism Removal :  -1.224

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080       6.280         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.529 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.529         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.529 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.681         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.681 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      10.212         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.222      10.434 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085      10.519         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.163      10.682 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       0.800      11.482         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMA_110_129/RSCO                 td                    0.105      11.587 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000      11.587         ntR880           
 CLMA_110_133/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                  11.587         Logic Levels: 2  
                                                                                   Logic: 0.490ns(35.636%), Route: 0.885ns(64.364%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.472         ntclkbufg_7      
 CLMA_110_133/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -1.224      10.248                          
 clock uncertainty                                       0.000      10.248                          

 Removal time                                            0.000      10.248                          

 Data required time                                                 10.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.248                          
 Data arrival time                                                  11.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.472
  Launch Clock Delay      :  10.212
  Clock Pessimism Removal :  -1.224

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.080       6.280         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.529 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.529         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.529 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.681         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       8.681 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.531      10.212         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.222      10.434 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085      10.519         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.163      10.682 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       0.800      11.482         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMA_110_129/RSCO                 td                    0.105      11.587 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000      11.587         ntR880           
 CLMA_110_133/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                  11.587         Logic Levels: 2  
                                                                                   Logic: 0.490ns(35.636%), Route: 0.885ns(64.364%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.897       7.348         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.696 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.696         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.696 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.887         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       9.887 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      1.585      11.472         ntclkbufg_7      
 CLMA_110_133/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -1.224      10.248                          
 clock uncertainty                                       0.000      10.248                          

 Removal time                                            0.000      10.248                          

 Data required time                                                 10.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.248                          
 Data arrival time                                                  11.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_118_224/CLK                                                          r       rstn_1ms[4]/opit_0_A2Q21/CLK

 CLMA_118_224/Q3                   tco                   0.288       5.249 r       rstn_1ms[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.398       5.647         rstn_1ms[4]      
 CLMS_114_229/Y2                   td                    0.487       6.134 r       N695_11/gateop_perm/Z
                                   net (fanout=2)        0.120       6.254         _N109854         
 CLMS_114_229/Y1                   td                    0.316       6.570 f       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.336       6.906         user_hdmi_ctrl/N0
 CLMA_114_228/RS                                                           f       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.906         Logic Levels: 2  
                                                                                   Logic: 1.091ns(56.093%), Route: 0.854ns(43.907%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531     104.617         ntclkbufg_5      
 CLMA_114_228/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Recovery time                                          -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   6.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.252                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N22             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.531       4.617         ntclkbufg_5      
 CLMS_114_229/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK

 CLMS_114_229/Q0                   tco                   0.222       4.839 f       rstn_1ms[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.190       5.029         rstn_1ms[0]      
 CLMS_114_229/Y1                   td                    0.343       5.372 f       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.276       5.648         user_hdmi_ctrl/N0
 CLMA_114_228/RS                                                           f       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.648         Logic Levels: 1  
                                                                                   Logic: 0.565ns(54.801%), Route: 0.466ns(45.199%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N22             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      1.585       4.961         ntclkbufg_5      
 CLMA_114_228/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.222                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMS_38_193/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_38_193/Q3                    tco                   0.286      11.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1214)     1.001      12.241         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_22_229/Y3                    td                    0.288      12.529 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.676      14.205         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.344 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.344         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.247 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.343         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.343         Logic Levels: 3  
                                                                                   Logic: 4.616ns(62.471%), Route: 2.773ns(37.529%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK
Endpoint    : fram0_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK

 CLMA_114_160/Q0                   tco                   0.287      11.241 f       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        2.886      14.127         nt_fram0_done    
 IOL_67_374/DO                     td                    0.139      14.266 f       fram0_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.266         fram0_done_obuf/ntO
 IOBD_64_376/PAD                   td                    3.818      18.084 f       fram0_done_obuf/opit_0/O
                                   net (fanout=1)        0.097      18.181         fram0_done       
 C5                                                                        f       fram0_done (port)

 Data arrival time                                                  18.181         Logic Levels: 2  
                                                                                   Logic: 4.244ns(58.724%), Route: 2.983ns(41.276%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK
Endpoint    : fram2_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     1.585      10.954         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK

 CLMA_98_136/Q0                    tco                   0.287      11.241 f       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        2.926      14.167         nt_fram2_done    
 IOL_47_374/DO                     td                    0.139      14.306 f       fram2_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.306         fram2_done_obuf/ntO
 IOBD_44_376/PAD                   td                    3.818      18.124 f       fram2_done_obuf/opit_0/O
                                   net (fanout=1)        0.039      18.163         fram2_done       
 F7                                                                        f       fram2_done (port)

 Data arrival time                                                  18.163         Logic Levels: 2  
                                                                                   Logic: 4.244ns(58.871%), Route: 2.965ns(41.129%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[3] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       eth_rgmii_rxd_0[3] (port)
                                   net (fanout=1)        0.061       0.061         nt_eth_rgmii_rxd_0[3]
 IOBS_LR_328_369/DIN               td                    1.047       1.108 r       eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.108         eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/ntD
 IOL_327_370/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.108         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.495%), Route: 0.061ns(5.505%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[1] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D21                                                     0.000       0.000 r       eth_rgmii_rxd_0[1] (port)
                                   net (fanout=1)        0.084       0.084         nt_eth_rgmii_rxd_0[1]
 IOBS_LR_328_289/DIN               td                    1.047       1.131 r       eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_327_290/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.131         Logic Levels: 1  
                                                                                   Logic: 1.047ns(92.573%), Route: 0.084ns(7.427%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[2] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D22                                                     0.000       0.000 r       eth_rgmii_rxd_0[2] (port)
                                   net (fanout=1)        0.099       0.099         nt_eth_rgmii_rxd_0[2]
 IOBR_LR_328_288/DIN               td                    1.047       1.146 r       eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.146         eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/ntD
 IOL_327_289/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.146         Logic Levels: 1  
                                                                                   Logic: 1.047ns(91.361%), Route: 0.099ns(8.639%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width   CLMS_66_181/CLK         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_66_181/CLK         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_66_181/CLK         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_327_269/CLK_SYS     eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           Low Pulse Width   DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.469       3.367           0.898           High Pulse Width  DRM_142_68/CLKB[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_141/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_62_141/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_66_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_out} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           High Pulse Width  DRM_234_148/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           Low Pulse Width   DRM_234_148/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           Low Pulse Width   DRM_278_128/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_78_93/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_78_93/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_78_93/CLK          cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_50_57/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_50_57/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_50_57/CLK          cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width   DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_26_148/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_82_232/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_82_232/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_26_108/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_182_44/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_182_44/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_182_40/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_142_44/CLKA[0]      user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_142_44/CLKA[0]      user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_142_44/CLKB[0]      user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB
 24.102      25.000          0.898           High Pulse Width  DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB
 24.102      25.000          0.898           High Pulse Width  DRM_178_108/CLKB[1]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_186_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_186_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_186_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_MUX4TO1Q/I1
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.668
  Launch Clock Delay      :  3.077
  Clock Pessimism Removal :  0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      2.046       3.077         nt_ref_clk       
 CLMS_150_309/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/opit_0_L5Q_perm/CLK

 CLMS_150_309/Q2                   tco                   0.223       3.300 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.498       3.798         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [2]
 CLMA_138_320/Y1                   td                    0.359       4.157 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/gateop_perm/Z
                                   net (fanout=9)        0.325       4.482         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
 CLMA_154_324/Y1                   td                    0.151       4.633 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/gateop_perm/Z
                                   net (fanout=3)        0.486       5.119         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
 CLMA_138_324/Y1                   td                    0.244       5.363 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/gateop_perm/Z
                                   net (fanout=1)        0.067       5.430         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
 CLMA_138_324/Y3                   td                    0.243       5.673 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/gateop_perm/Z
                                   net (fanout=2)        0.445       6.118         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
 CLMS_146_321/Y0                   td                    0.264       6.382 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/gateop/F
                                   net (fanout=5)        0.371       6.753         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
 CLMA_150_308/Y1                   td                    0.151       6.904 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_3/gateop_perm/Z
                                   net (fanout=1)        0.480       7.384         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100141
 CLMA_150_316/C1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_MUX4TO1Q/I1

 Data arrival time                                                   7.384         Logic Levels: 6  
                                                                                   Logic: 1.635ns(37.961%), Route: 2.672ns(62.039%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.793      22.668         nt_ref_clk       
 CLMA_150_316/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.284      22.952                          
 clock uncertainty                                      -0.050      22.902                          

 Setup time                                             -0.190      22.712                          

 Data required time                                                 22.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.712                          
 Data arrival time                                                   7.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.160
  Launch Clock Delay      :  2.774
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.743       2.774         nt_ref_clk       
 CLMS_166_281/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK

 CLMS_166_281/Q1                   tco                   0.223       2.997 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/Q
                                   net (fanout=4)        0.283       3.280         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [14]
 CLMA_166_268/Y2                   td                    0.379       3.659 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_22/gateop_perm/Z
                                   net (fanout=1)        0.245       3.904         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110259
 CLMA_170_272/Y0                   td                    0.264       4.168 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_25/gateop_perm/Z
                                   net (fanout=1)        0.247       4.415         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110262
 CLMA_166_276/Y2                   td                    0.150       4.565 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_26/gateop_perm/Z
                                   net (fanout=4)        0.269       4.834         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N101420
 CLMS_162_281/Y1                   td                    0.360       5.194 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_17/gateop_perm/Z
                                   net (fanout=3)        0.073       5.267         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [7]
 CLMS_162_281/Y3                   td                    0.243       5.510 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N479_1/gateop_perm/Z
                                   net (fanout=9)        0.376       5.886         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N612
 CLMS_162_269/Y2                   td                    0.227       6.113 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[15:0]_1/gateop_perm/Z
                                   net (fanout=11)       0.260       6.373         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N66448
 CLMS_162_273/A1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.373         Logic Levels: 6  
                                                                                   Logic: 1.846ns(51.292%), Route: 1.753ns(48.708%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.285      22.160         nt_ref_clk       
 CLMS_162_273/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.156      22.316                          
 clock uncertainty                                      -0.050      22.266                          

 Setup time                                             -0.191      22.075                          

 Data required time                                                 22.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.075                          
 Data arrival time                                                   6.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L5Q_perm/L1
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.217
  Launch Clock Delay      :  2.774
  Clock Pessimism Removal :  0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.743       2.774         nt_ref_clk       
 CLMS_166_281/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/CLK

 CLMS_166_281/Q1                   tco                   0.223       2.997 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[14]/opit_0_inv_A2Q1/Q
                                   net (fanout=4)        0.283       3.280         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr [14]
 CLMA_166_268/Y2                   td                    0.379       3.659 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_22/gateop_perm/Z
                                   net (fanout=1)        0.245       3.904         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110259
 CLMA_170_272/Y0                   td                    0.264       4.168 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_25/gateop_perm/Z
                                   net (fanout=1)        0.247       4.415         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N110262
 CLMA_166_276/Y2                   td                    0.150       4.565 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_26/gateop_perm/Z
                                   net (fanout=4)        0.269       4.834         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N101420
 CLMS_162_281/Y1                   td                    0.360       5.194 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N324_17/gateop_perm/Z
                                   net (fanout=3)        0.073       5.267         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N680 [7]
 CLMS_162_281/Y3                   td                    0.243       5.510 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N479_1/gateop_perm/Z
                                   net (fanout=9)        0.376       5.886         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/N612
 CLMS_162_269/Y2                   td                    0.227       6.113 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[15:0]_1/gateop_perm/Z
                                   net (fanout=11)       0.363       6.476         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/_N66448
 CLMA_166_276/A1                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.476         Logic Levels: 6  
                                                                                   Logic: 1.846ns(49.865%), Route: 1.856ns(50.135%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.342      22.217         nt_ref_clk       
 CLMA_166_276/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.248      22.465                          
 clock uncertainty                                      -0.050      22.415                          

 Setup time                                             -0.191      22.224                          

 Data required time                                                 22.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.224                          
 Data arrival time                                                   6.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.748                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  2.212
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.337       2.212         nt_ref_clk       
 CLMA_162_276/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK

 CLMA_162_276/Q1                   tco                   0.184       2.396 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.214       2.610         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0
 CLMA_166_280/B1                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   2.610         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.231%), Route: 0.214ns(53.769%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.744       2.775         nt_ref_clk       
 CLMA_166_280/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/main_cntr[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.156       2.619                          
 clock uncertainty                                       0.000       2.619                          

 Hold time                                              -0.084       2.535                          

 Data required time                                                  2.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.535                          
 Data arrival time                                                   2.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_MUX4TO1Q/S1
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.741
  Launch Clock Delay      :  2.271
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.396       2.271         nt_ref_clk       
 CLMA_158_264/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1/opit_0_inv_L5Q_perm/CLK

 CLMA_158_264/Q0                   tco                   0.179       2.450 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.157       2.607         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/rx_init_fsm_1
 CLMA_154_265/B4                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   2.607         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.274%), Route: 0.157ns(46.726%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.710       2.741         nt_ref_clk       
 CLMA_154_265/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/genblk1[0].hsst_rst4mcrsw_rx_init/rx_rst_initfsm_multi_sw_lane/P_RX_PMA_RSTN/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.217       2.524                          
 clock uncertainty                                       0.000       2.524                          

 Hold time                                              -0.029       2.495                          

 Data required time                                                  2.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.495                          
 Data arrival time                                                   2.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.449  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.817
  Launch Clock Delay      :  2.212
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.337       2.212         nt_ref_clk       
 CLMA_162_276/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/CLK

 CLMA_162_276/Q1                   tco                   0.184       2.396 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.338       2.734         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/rx_main_fsm_0
 CLMS_162_293/DD                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.184ns(35.249%), Route: 0.338ns(64.751%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.786       2.817         nt_ref_clk       
 CLMS_162_293/CLK                                                          r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_rx_rst_mcrsw/rx_rst_fsm_multi_sw_lane/P_LX_RX_CKDIV[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.156       2.661                          
 clock uncertainty                                       0.000       2.661                          

 Hold time                                              -0.066       2.595                          

 Data required time                                                  2.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.595                          
 Data arrival time                                                   2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMS_274_185/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_274_185/Q1                   tco                   0.223       6.542 f       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.369       6.911         u_udp/u_udp_tx/ip_head[2] [1]
                                   td                    0.250       7.161 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.161         u_udp/u_udp_tx/_N9371
 CLMA_274_172/Y3                   td                    0.387       7.548 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.253       7.801         u_udp/u_udp_tx/N3561 [4]
 CLMS_266_177/COUT                 td                    0.265       8.066 r       u_udp/u_udp_tx/N3573_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.066         u_udp/u_udp_tx/_N6966
 CLMS_266_181/Y1                   td                    0.366       8.432 f       u_udp/u_udp_tx/N3573_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.256       8.688         u_udp/u_udp_tx/N3573 [7]
 CLMA_270_176/COUT                 td                    0.268       8.956 r       u_udp/u_udp_tx/N3576_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.956         u_udp/u_udp_tx/_N8081
 CLMA_270_180/Y1                   td                    0.366       9.322 f       u_udp/u_udp_tx/N3576_9/gateop_A2/Y1
                                   net (fanout=1)        0.394       9.716         u_udp/u_udp_tx/N3576 [9]
 CLMS_266_197/Y2                   td                    0.150       9.866 f       u_udp/u_udp_tx/N917_3[9]/gateop_perm/Z
                                   net (fanout=2)        0.371      10.237         u_udp/u_udp_tx/nb1 [9]
 CLMS_270_185/COUT                 td                    0.387      10.624 r       u_udp/u_udp_tx/check_buffer[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.624         u_udp/u_udp_tx/_N8022
                                   td                    0.044      10.668 r       u_udp/u_udp_tx/check_buffer[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.668         u_udp/u_udp_tx/_N8024
 CLMS_270_193/COUT                 td                    0.044      10.712 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.712         u_udp/u_udp_tx/_N8026
                                   td                    0.044      10.756 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.756         u_udp/u_udp_tx/_N8028
 CLMS_270_197/COUT                 td                    0.044      10.800 r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.800         u_udp/u_udp_tx/_N8030
 CLMS_270_201/CIN                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin

 Data arrival time                                                  10.800         Logic Levels: 9  
                                                                                   Logic: 2.838ns(63.334%), Route: 1.643ns(36.666%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895      13.244         rgmii_clk_0      
 CLMS_270_201/CLK                                                          r       u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Setup time                                             -0.132      14.118                          

 Data required time                                                 14.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.118                          
 Data arrival time                                                  10.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMS_274_185/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_274_185/Q1                   tco                   0.223       6.542 f       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.369       6.911         u_udp/u_udp_tx/ip_head[2] [1]
                                   td                    0.250       7.161 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.161         u_udp/u_udp_tx/_N9371
 CLMA_274_172/Y3                   td                    0.387       7.548 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.253       7.801         u_udp/u_udp_tx/N3561 [4]
 CLMS_266_177/COUT                 td                    0.265       8.066 r       u_udp/u_udp_tx/N3573_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.066         u_udp/u_udp_tx/_N6966
 CLMS_266_181/Y1                   td                    0.366       8.432 f       u_udp/u_udp_tx/N3573_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.256       8.688         u_udp/u_udp_tx/N3573 [7]
 CLMA_270_176/COUT                 td                    0.268       8.956 r       u_udp/u_udp_tx/N3576_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.956         u_udp/u_udp_tx/_N8081
 CLMA_270_180/Y1                   td                    0.366       9.322 f       u_udp/u_udp_tx/N3576_9/gateop_A2/Y1
                                   net (fanout=1)        0.394       9.716         u_udp/u_udp_tx/N3576 [9]
 CLMS_266_197/Y2                   td                    0.150       9.866 f       u_udp/u_udp_tx/N917_3[9]/gateop_perm/Z
                                   net (fanout=2)        0.371      10.237         u_udp/u_udp_tx/nb1 [9]
 CLMS_270_185/COUT                 td                    0.387      10.624 r       u_udp/u_udp_tx/check_buffer[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.624         u_udp/u_udp_tx/_N8022
                                   td                    0.044      10.668 r       u_udp/u_udp_tx/check_buffer[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.668         u_udp/u_udp_tx/_N8024
 CLMS_270_193/COUT                 td                    0.044      10.712 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.712         u_udp/u_udp_tx/_N8026
                                   td                    0.044      10.756 r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.756         u_udp/u_udp_tx/_N8028
                                                                           r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.756         Logic Levels: 8  
                                                                                   Logic: 2.794ns(62.970%), Route: 1.643ns(37.030%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895      13.244         rgmii_clk_0      
 CLMS_270_197/CLK                                                          r       u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Setup time                                             -0.128      14.122                          

 Data required time                                                 14.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.122                          
 Data arrival time                                                  10.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMS_274_185/CLK                                                          r       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/CLK

 CLMS_274_185/Q1                   tco                   0.223       6.542 f       u_udp/u_udp_tx/ip_head[2][1]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.369       6.911         u_udp/u_udp_tx/ip_head[2] [1]
                                   td                    0.250       7.161 f       u_udp/u_udp_tx/N3561_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.161         u_udp/u_udp_tx/_N9371
 CLMA_274_172/Y3                   td                    0.387       7.548 r       u_udp/u_udp_tx/N3561_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.253       7.801         u_udp/u_udp_tx/N3561 [4]
 CLMS_266_177/COUT                 td                    0.265       8.066 r       u_udp/u_udp_tx/N3573_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.066         u_udp/u_udp_tx/_N6966
 CLMS_266_181/Y1                   td                    0.366       8.432 f       u_udp/u_udp_tx/N3573_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.256       8.688         u_udp/u_udp_tx/N3573 [7]
 CLMA_270_176/COUT                 td                    0.268       8.956 r       u_udp/u_udp_tx/N3576_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.956         u_udp/u_udp_tx/_N8081
 CLMA_270_180/Y1                   td                    0.366       9.322 f       u_udp/u_udp_tx/N3576_9/gateop_A2/Y1
                                   net (fanout=1)        0.394       9.716         u_udp/u_udp_tx/N3576 [9]
 CLMS_266_197/Y2                   td                    0.150       9.866 f       u_udp/u_udp_tx/N917_3[9]/gateop_perm/Z
                                   net (fanout=2)        0.371      10.237         u_udp/u_udp_tx/nb1 [9]
 CLMS_270_185/COUT                 td                    0.387      10.624 r       u_udp/u_udp_tx/check_buffer[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.624         u_udp/u_udp_tx/_N8022
                                   td                    0.044      10.668 r       u_udp/u_udp_tx/check_buffer[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.668         u_udp/u_udp_tx/_N8024
 CLMS_270_193/COUT                 td                    0.044      10.712 r       u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.712         u_udp/u_udp_tx/_N8026
 CLMS_270_197/CIN                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.712         Logic Levels: 8  
                                                                                   Logic: 2.750ns(62.600%), Route: 1.643ns(37.400%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895      13.244         rgmii_clk_0      
 CLMS_270_197/CLK                                                          r       u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Setup time                                             -0.132      14.118                          

 Data required time                                                 14.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.118                          
 Data arrival time                                                  10.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADDRA[7]
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895       5.244         rgmii_clk_0      
 CLMS_170_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_97/Q3                    tco                   0.182       5.426 r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.163       5.589         u_CORES/u_debug_core_0/ram_wadr [2]
 DRM_178_88/ADA1[7]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADDRA[7]

 Data arrival time                                                   5.589         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.754%), Route: 0.163ns(47.246%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 DRM_178_88/CLKA[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA
 clock pessimism                                        -1.056       5.263                          
 clock uncertainty                                       0.000       5.263                          

 Hold time                                               0.166       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                   5.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADDRA[9]
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895       5.244         rgmii_clk_0      
 CLMS_170_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_97/Q1                    tco                   0.184       5.428 r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.164       5.592         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_178_88/ADA0[9]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.592         Logic Levels: 0  
                                                                                   Logic: 0.184ns(52.874%), Route: 0.164ns(47.126%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 DRM_178_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA
 clock pessimism                                        -1.056       5.263                          
 clock uncertainty                                       0.000       5.263                          

 Hold time                                               0.166       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADDRA[9]
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895       5.244         rgmii_clk_0      
 CLMS_170_97/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_97/Q1                    tco                   0.184       5.428 r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.164       5.592         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_178_88/ADA1[9]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.592         Logic Levels: 0  
                                                                                   Logic: 0.184ns(52.874%), Route: 0.164ns(47.126%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 DRM_178_88/CLKA[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA
 clock pessimism                                        -1.056       5.263                          
 clock uncertainty                                       0.000       5.263                          

 Hold time                                               0.166       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 DRM_142_4/CLKB[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_4/QB0[4]                  tco                   1.780       5.157 f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        0.997       6.154         hdmi_video_zoom/ram1_rd_data [4]
                                   td                    0.365       6.519 f       hdmi_video_zoom/video_data_out[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.519         hdmi_video_zoom/_N7728
 CLMS_98_53/COUT                   td                    0.044       6.563 r       hdmi_video_zoom/video_data_out[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.563         hdmi_video_zoom/_N7730
                                   td                    0.044       6.607 r       hdmi_video_zoom/video_data_out[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.607         hdmi_video_zoom/_N7732
 CLMS_98_57/COUT                   td                    0.044       6.651 r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.651         hdmi_video_zoom/_N7734
 CLMS_98_61/CIN                                                            r       hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.651         Logic Levels: 2  
                                                                                   Logic: 2.277ns(69.548%), Route: 0.997ns(30.452%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 CLMS_98_61/CLK                                                            r       hdmi_video_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.132       9.910                          

 Data required time                                                  9.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.910                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.259                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 DRM_142_24/CLKB[0]                                                        r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_24/QB0[2]                 tco                   1.780       5.157 f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=2)        1.005       6.162         hdmi_video_zoom/ram0_rd_data [26]
 CLMS_102_73/COUT                  td                    0.391       6.553 r       hdmi_video_zoom/video_data_out[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.553         hdmi_video_zoom/_N7708
                                   td                    0.044       6.597 r       hdmi_video_zoom/video_data_out[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.597         hdmi_video_zoom/_N7710
 CLMS_102_77/COUT                  td                    0.044       6.641 r       hdmi_video_zoom/video_data_out[29]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.641         hdmi_video_zoom/_N7712
 CLMS_102_81/CIN                                                           r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.641         Logic Levels: 2  
                                                                                   Logic: 2.259ns(69.210%), Route: 1.005ns(30.790%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 CLMS_102_81/CLK                                                           r       hdmi_video_zoom/video_data_out[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.132       9.910                          

 Data required time                                                  9.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.910                          
 Data arrival time                                                   6.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.269                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 DRM_142_4/CLKB[0]                                                         r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_142_4/QB0[4]                  tco                   1.780       5.157 f       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[4]
                                   net (fanout=1)        0.997       6.154         hdmi_video_zoom/ram1_rd_data [4]
                                   td                    0.365       6.519 f       hdmi_video_zoom/video_data_out[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.519         hdmi_video_zoom/_N7728
 CLMS_98_53/COUT                   td                    0.044       6.563 r       hdmi_video_zoom/video_data_out[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.563         hdmi_video_zoom/_N7730
                                   td                    0.044       6.607 r       hdmi_video_zoom/video_data_out[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.607         hdmi_video_zoom/_N7732
                                                                           r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.607         Logic Levels: 1  
                                                                                   Logic: 2.233ns(69.133%), Route: 0.997ns(30.867%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 CLMS_98_57/CLK                                                            r       hdmi_video_zoom/video_data_out[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.128       9.914                          

 Data required time                                                  9.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.914                          
 Data arrival time                                                   6.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.307                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_video_zoom/r_ram0_rd_addr[5]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       3.174         ntclkbufg_4      
 CLMA_102_84/CLK                                                           r       hdmi_video_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK

 CLMA_102_84/Q0                    tco                   0.182       3.356 r       hdmi_video_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.064       3.420         hdmi_video_zoom/bilinear_interpolation_cnt [5]
 CLMS_102_85/M0                                                            r       hdmi_video_zoom/r_ram0_rd_addr[5]/opit_0/D

 Data arrival time                                                   3.420         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_102_85/CLK                                                           r       hdmi_video_zoom/r_ram0_rd_addr[5]/opit_0/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.011       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                   3.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       3.174         ntclkbufg_4      
 CLMA_90_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_90_117/Q0                    tco                   0.179       3.353 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.068       3.421         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wfull
 CLMA_90_117/B4                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.421         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.470%), Route: 0.068ns(27.530%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMA_90_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.029       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : zoom_de_in_state_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : zoom_de_in_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       3.174         ntclkbufg_4      
 CLMA_90_180/CLK                                                           r       zoom_de_in_state_2/opit_0_inv_L5Q_perm/CLK

 CLMA_90_180/Q0                    tco                   0.179       3.353 f       zoom_de_in_state_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.412         zoom_de_in_state_2
 CLMA_90_181/A0                                                            f       zoom_de_in_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMA_90_181/CLK                                                           r       zoom_de_in_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.078       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_169/Q2                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.469       7.428         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [2]
 CLMA_34_184/Y2                    td                    0.381       7.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        0.716       8.525         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMS_22_237/Y2                    td                    0.264       8.789 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.428       9.217         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_34_248/Y1                    td                    0.244       9.461 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.254       9.715         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13072
 CLMA_30_249/Y6CD                  td                    0.214       9.929 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.457      10.386         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_30_233/Y2                    td                    0.379      10.765 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.282      11.047         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMA_34_220/Y0                    td                    0.380      11.427 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.245      11.672         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17272
 CLMA_30_225/A1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.672         Logic Levels: 6  
                                                                                   Logic: 2.085ns(42.241%), Route: 2.851ns(57.759%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895      16.387         ntclkbufg_0      
 CLMA_30_225/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.191      16.180                          

 Data required time                                                 16.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.180                          
 Data arrival time                                                  11.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.508                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_169/Q2                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.469       7.428         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [2]
 CLMA_34_184/Y2                    td                    0.381       7.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        0.716       8.525         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMS_22_237/Y2                    td                    0.264       8.789 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.499       9.288         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_34_249/Y3                    td                    0.162       9.450 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.145       9.595         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11862
 CLMS_34_249/Y6AB                  td                    0.202       9.797 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.187       9.984         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_34_240/Y0                    td                    0.378      10.362 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.388      10.750         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_34_221/Y0                    td                    0.378      11.128 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.513      11.641         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17264
 CLMA_34_224/D1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.641         Logic Levels: 6  
                                                                                   Logic: 1.988ns(40.530%), Route: 2.917ns(59.470%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895      16.387         ntclkbufg_0      
 CLMA_34_224/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.169      16.198                          

 Data required time                                                 16.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.198                          
 Data arrival time                                                  11.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.557                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_30_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_169/Q2                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.469       7.428         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d [2]
 CLMA_34_184/Y2                    td                    0.381       7.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        0.716       8.525         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMS_22_237/Y2                    td                    0.264       8.789 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.422       9.211         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_38_245/Y1                    td                    0.162       9.373 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.160       9.533         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12902
 CLMS_38_241/Y6CD                  td                    0.214       9.747 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.368      10.115         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_42_228/Y3                    td                    0.222      10.337 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.484      10.821         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_38_213/Y0                    td                    0.378      11.199 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[7]/gateop/F
                                   net (fanout=1)        0.270      11.469         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N17268
 CLMS_38_217/A1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.469         Logic Levels: 6  
                                                                                   Logic: 1.844ns(38.960%), Route: 2.889ns(61.040%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895      16.387         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.191      16.176                          

 Data required time                                                 16.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.176                          
 Data arrival time                                                  11.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.707                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMS_78_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_78_205/Q3                    tco                   0.178       6.565 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.157       6.722         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_70_205/CE                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM4

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.178ns(53.134%), Route: 0.157ns(46.866%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_70_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.177                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMS_74_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_74_205/Q0                    tco                   0.179       6.566 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.164       6.730         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_70_205/M0                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WADM0

 Data arrival time                                                   6.730         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.187%), Route: 0.164ns(47.813%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_70_205/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram32x1dp/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMS_74_137/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_74_137/Q0                    tco                   0.179       6.566 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.174       6.740         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_70_141/M0                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                   6.740         Logic Levels: 0  
                                                                                   Logic: 0.179ns(50.708%), Route: 0.174ns(49.292%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_70_141/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.740                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.159                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[6]/opit_0_A2Q21/CLK
Endpoint    : r_b_out[0]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       user_sync_gen/y_act[6]/opit_0_A2Q21/CLK

 CLMA_90_260/Q0                    tco                   0.221       3.426 f       user_sync_gen/y_act[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.309       3.735         y_act[5]         
 CLMS_94_245/Y1                    td                    0.224       3.959 f       N250_mux2/gateop/Z
                                   net (fanout=2)        0.688       4.647         _N1021           
 CLMS_70_281/Y1                    td                    0.244       4.891 f       user_axi_m_arbitration/arbitration_rd_state_fsm[2:0]_100/gateop_perm/Z
                                   net (fanout=1)        0.071       4.962         _N107771         
 CLMA_70_280/Y2                    td                    0.150       5.112 f       N1079_2/gateop_perm/Z
                                   net (fanout=1)        0.529       5.641         _N107773         
 CLMA_70_236/Y0                    td                    0.150       5.791 f       N1079_3/gateop_perm/Z
                                   net (fanout=38)       0.265       6.056         N1079            
 CLMA_70_240/Y1                    td                    0.151       6.207 f       N921/gateop_perm/Z
                                   net (fanout=16)       0.577       6.784         N921             
 CLMS_62_193/CE                                                            f       r_b_out[0]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                   6.784         Logic Levels: 5  
                                                                                   Logic: 1.140ns(31.852%), Route: 2.439ns(68.148%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 CLMS_62_193/CLK                                                           r       r_b_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Setup time                                             -0.476       9.103                          

 Data required time                                                  9.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.103                          
 Data arrival time                                                   6.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.319                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[6]/opit_0_A2Q21/CLK
Endpoint    : r_g_out[3]/opit_0_inv_MUX4TO1Q/S0
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       user_sync_gen/y_act[6]/opit_0_A2Q21/CLK

 CLMA_90_260/Q0                    tco                   0.221       3.426 f       user_sync_gen/y_act[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.309       3.735         y_act[5]         
 CLMS_94_245/Y1                    td                    0.224       3.959 f       N250_mux2/gateop/Z
                                   net (fanout=2)        0.688       4.647         _N1021           
 CLMS_70_281/Y1                    td                    0.244       4.891 f       user_axi_m_arbitration/arbitration_rd_state_fsm[2:0]_100/gateop_perm/Z
                                   net (fanout=1)        0.071       4.962         _N107771         
 CLMA_70_280/Y2                    td                    0.150       5.112 f       N1079_2/gateop_perm/Z
                                   net (fanout=1)        0.529       5.641         _N107773         
 CLMA_70_236/Y0                    td                    0.150       5.791 f       N1079_3/gateop_perm/Z
                                   net (fanout=38)       0.702       6.493         N1079            
 CLMA_58_268/Y0                    td                    0.150       6.643 f       N925_55[11]/gateop_perm/Z
                                   net (fanout=1)        0.403       7.046         _N11133          
 CLMS_66_289/D3                                                            f       r_g_out[3]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                   7.046         Logic Levels: 5  
                                                                                   Logic: 1.139ns(29.654%), Route: 2.702ns(70.346%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.005       9.662         ntclkbufg_1      
 CLMS_66_289/CLK                                                           r       r_g_out[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.190       9.852                          
 clock uncertainty                                      -0.150       9.702                          

 Setup time                                             -0.287       9.415                          

 Data required time                                                  9.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.415                          
 Data arrival time                                                   7.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.369                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[6]/opit_0_A2Q21/CLK
Endpoint    : r_b_out[5]/opit_0_inv_MUX4TO1Q/I2
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 CLMA_90_260/CLK                                                           r       user_sync_gen/y_act[6]/opit_0_A2Q21/CLK

 CLMA_90_260/Q0                    tco                   0.221       3.426 f       user_sync_gen/y_act[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.309       3.735         y_act[5]         
 CLMS_94_245/Y1                    td                    0.224       3.959 f       N250_mux2/gateop/Z
                                   net (fanout=2)        0.688       4.647         _N1021           
 CLMS_70_281/Y1                    td                    0.244       4.891 f       user_axi_m_arbitration/arbitration_rd_state_fsm[2:0]_100/gateop_perm/Z
                                   net (fanout=1)        0.071       4.962         _N107771         
 CLMA_70_280/Y2                    td                    0.150       5.112 f       N1079_2/gateop_perm/Z
                                   net (fanout=1)        0.529       5.641         _N107773         
 CLMA_70_236/Y0                    td                    0.150       5.791 f       N1079_3/gateop_perm/Z
                                   net (fanout=38)       0.279       6.070         N1079            
 CLMA_62_236/Y2                    td                    0.150       6.220 f       N1268/gateop_perm/Z
                                   net (fanout=24)       0.791       7.011         N1345[2]         
 CLMA_74_288/B2                                                            f       r_b_out[5]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                   7.011         Logic Levels: 5  
                                                                                   Logic: 1.139ns(29.926%), Route: 2.667ns(70.074%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.005       9.662         ntclkbufg_1      
 CLMA_74_288/CLK                                                           r       r_b_out[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.190       9.852                          
 clock uncertainty                                      -0.150       9.702                          

 Setup time                                             -0.286       9.416                          

 Data required time                                                  9.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.416                          
 Data arrival time                                                   7.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.405                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_58_245/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_245/Q2                    tco                   0.183       3.069 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.254       3.323         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/rd_addr [6]
 DRM_54_252/ADB0[8]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.323         Logic Levels: 0  
                                                                                   Logic: 0.183ns(41.876%), Route: 0.254ns(58.124%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 DRM_54_252/CLKB[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Hold time                                               0.107       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   3.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/ADDRB[8]
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_58_245/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_245/Q2                    tco                   0.183       3.069 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.254       3.323         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/rd_addr [6]
 DRM_54_252/ADB1[8]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.323         Logic Levels: 0  
                                                                                   Logic: 0.183ns(41.876%), Route: 0.254ns(58.124%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      1.037       3.205         ntclkbufg_1      
 DRM_54_252/CLKB[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.177       3.028                          
 clock uncertainty                                       0.000       3.028                          

 Hold time                                               0.107       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                   3.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_enhance/video_enhance_rgb2yuv/de_r3/opit_0/CLK
Endpoint    : u_video_enhance/video_enhance_yuv2rgb/de_r/opit_0/D
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMA_242_192/CLK                                                          r       u_video_enhance/video_enhance_rgb2yuv/de_r3/opit_0/CLK

 CLMA_242_192/Q2                   tco                   0.180       3.066 f       u_video_enhance/video_enhance_rgb2yuv/de_r3/opit_0/Q
                                   net (fanout=1)        0.058       3.124         u_video_enhance/yuv_de_out
 CLMA_242_192/CD                                                           f       u_video_enhance/video_enhance_yuv2rgb/de_r/opit_0/D

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_242_192/CLK                                                          r       u_video_enhance/video_enhance_yuv2rgb/de_r/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_9      
 CLMA_90_40/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_90_40/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.289       3.885         cmos1_href_d0    
 CLMA_90_56/Y2                     td                    0.150       4.035 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=14)       0.738       4.773         cmos1_8_16bit/N11
 CLMA_78_100/CECO                  td                    0.132       4.905 f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000       4.905         ntR1761          
 CLMA_78_104/CECI                                                          f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   4.905         Logic Levels: 2  
                                                                                   Logic: 0.503ns(32.876%), Route: 1.027ns(67.124%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_9      
 CLMA_78_104/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.050      15.206                          

 Setup time                                             -0.576      14.630                          

 Data required time                                                 14.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.630                          
 Data arrival time                                                   4.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.725                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_9      
 CLMA_90_40/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_90_40/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.289       3.885         cmos1_href_d0    
 CLMA_90_56/Y2                     td                    0.150       4.035 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=14)       0.738       4.773         cmos1_8_16bit/N11
 CLMA_78_100/CECO                  td                    0.132       4.905 f       cmos1_8_16bit/pdata_out1[8]/opit_0_inv/CEOUT
                                   net (fanout=2)        0.000       4.905         ntR1761          
 CLMA_78_104/CECI                                                          f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.905         Logic Levels: 2  
                                                                                   Logic: 0.503ns(32.876%), Route: 1.027ns(67.124%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_9      
 CLMA_78_104/CLK                                                           r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.050      15.206                          

 Setup time                                             -0.576      14.630                          

 Data required time                                                 14.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.630                          
 Data arrival time                                                   4.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.725                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_9      
 CLMA_90_40/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_90_40/Q0                     tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.289       3.885         cmos1_href_d0    
 CLMA_90_56/Y2                     td                    0.150       4.035 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=14)       0.746       4.781         cmos1_8_16bit/N11
 CLMS_74_109/CE                                                            f       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CE

 Data arrival time                                                   4.781         Logic Levels: 1  
                                                                                   Logic: 0.371ns(26.387%), Route: 1.035ns(73.613%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.177 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_9      
 CLMS_74_109/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.050      15.206                          

 Setup time                                             -0.476      14.730                          

 Data required time                                                 14.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.730                          
 Data arrival time                                                   4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.949                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[4]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.423
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_9      
 CLMS_74_97/CLK                                                            r       cmos1_d_d0[4]/opit_0/CLK

 CLMS_74_97/Q0                     tco                   0.182       3.354 r       cmos1_d_d0[4]/opit_0/Q
                                   net (fanout=2)        0.137       3.491         cmos1_d_d0[4]    
 CLMS_78_93/M0                                                             r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/D

 Data arrival time                                                   3.491         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.973       3.423         ntclkbufg_9      
 CLMS_78_93/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.239                          
 clock uncertainty                                       0.000       3.239                          

 Hold time                                              -0.011       3.228                          

 Data required time                                                  3.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.228                          
 Data arrival time                                                   3.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_i_r/opit_0/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_9      
 CLMA_90_89/CLK                                                            r       cmos1_8_16bit/de_i_r/opit_0/CLK

 CLMA_90_89/Q1                     tco                   0.180       3.352 f       cmos1_8_16bit/de_i_r/opit_0/Q
                                   net (fanout=2)        0.059       3.411         cmos1_8_16bit/de_i_r
 CLMA_90_89/C4                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_9      
 CLMA_90_89/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.000       3.173                          

 Hold time                                              -0.028       3.145                          

 Data required time                                                  3.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.145                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.414
  Launch Clock Delay      :  3.206
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.277 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.929       3.206         ntclkbufg_9      
 CLMS_78_49/CLK                                                            r       cmos1_d_d0[6]/opit_0/CLK

 CLMS_78_49/Q0                     tco                   0.182       3.388 r       cmos1_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.136       3.524         cmos1_d_d0[6]    
 CLMA_78_52/M0                                                             r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/D

 Data arrival time                                                   3.524         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N24             
 USCM_84_115/CLK_USCM              td                    0.000       2.450 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.964       3.414         ntclkbufg_9      
 CLMA_78_52/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[6]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.226                          
 clock uncertainty                                       0.000       3.226                          

 Hold time                                              -0.011       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.531
  Launch Clock Delay      :  3.907
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.946 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.961       3.907         ntclkbufg_10     
 CLMS_50_57/CLK                                                            r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_50_57/Q0                     tco                   0.223       4.130 r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.073       4.203         cmos2_8_16bit/cnt [1]
 CLMS_50_57/Y2                     td                    0.379       4.582 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.440       5.022         cmos2_8_16bit/N11
 CLMA_58_85/CE                                                             f       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.022         Logic Levels: 1  
                                                                                   Logic: 0.602ns(53.991%), Route: 0.513ns(46.009%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.520 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.911      15.431         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.768                          
 clock uncertainty                                      -0.050      15.718                          

 Setup time                                             -0.476      15.242                          

 Data required time                                                 15.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.242                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.220                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.531
  Launch Clock Delay      :  3.907
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.946 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.961       3.907         ntclkbufg_10     
 CLMS_50_57/CLK                                                            r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_50_57/Q0                     tco                   0.223       4.130 r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.073       4.203         cmos2_8_16bit/cnt [1]
 CLMS_50_57/Y2                     td                    0.379       4.582 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.440       5.022         cmos2_8_16bit/N11
 CLMA_58_85/CE                                                             f       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.022         Logic Levels: 1  
                                                                                   Logic: 0.602ns(53.991%), Route: 0.513ns(46.009%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.520 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.911      15.431         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.768                          
 clock uncertainty                                      -0.050      15.718                          

 Setup time                                             -0.476      15.242                          

 Data required time                                                 15.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.242                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.220                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.531
  Launch Clock Delay      :  3.907
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.946 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.961       3.907         ntclkbufg_10     
 CLMS_50_57/CLK                                                            r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_50_57/Q0                     tco                   0.223       4.130 r       cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.073       4.203         cmos2_8_16bit/cnt [1]
 CLMS_50_57/Y2                     td                    0.379       4.582 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.440       5.022         cmos2_8_16bit/N11
 CLMA_58_85/CE                                                             f       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CE

 Data arrival time                                                   5.022         Logic Levels: 1  
                                                                                   Logic: 0.602ns(53.991%), Route: 0.513ns(46.009%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      14.520         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.520 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.911      15.431         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[3]/opit_0_inv/CLK
 clock pessimism                                         0.337      15.768                          
 clock uncertainty                                      -0.050      15.718                          

 Setup time                                             -0.476      15.242                          

 Data required time                                                 15.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.242                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.220                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.887
  Launch Clock Delay      :  3.527
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.620 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.907       3.527         ntclkbufg_10     
 CLMA_58_80/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK

 CLMA_58_80/Q2                     tco                   0.183       3.710 r       cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.139       3.849         cmos2_8_16bit/pdata_i_reg [1]
 CLMA_58_85/CD                                                             r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/D

 Data arrival time                                                   3.849         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.946 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.941       3.887         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.546                          
 clock uncertainty                                       0.000       3.546                          

 Hold time                                               0.034       3.580                          

 Data required time                                                  3.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.580                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.903
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.620 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.922       3.542         ntclkbufg_10     
 CLMS_50_49/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMS_50_49/Q0                     tco                   0.182       3.724 r       cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.137       3.861         cmos2_8_16bit/pdata_i_reg [7]
 CLMS_50_53/M0                                                             r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   3.861         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.946 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.957       3.903         ntclkbufg_10     
 CLMS_50_53/CLK                                                            r       cmos2_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.341       3.562                          
 clock uncertainty                                       0.000       3.562                          

 Hold time                                              -0.011       3.551                          

 Data required time                                                  3.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.551                          
 Data arrival time                                                   3.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.892
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  -0.357

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748       2.620         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.620 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.915       3.535         ntclkbufg_10     
 CLMA_58_56/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_58_56/Q0                     tco                   0.179       3.714 f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.773         cmos2_8_16bit/de_out1
 CLMA_58_56/A0                                                             f       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.773         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918       2.946         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000       2.946 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.946       3.892         ntclkbufg_10     
 CLMA_58_56/CLK                                                            r       cmos2_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.357       3.535                          
 clock uncertainty                                       0.000       3.535                          

 Hold time                                              -0.078       3.457                          

 Data required time                                                  3.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.457                          
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_90_97/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_90_97/Q0                     tco                   0.221       3.921 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.653       4.574         cmos1_href_16bit 
                                   td                    0.222       4.796 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.796         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMS_70_73/COUT                   td                    0.044       4.840 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.840         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
 CLMS_70_77/Y1                     td                    0.366       5.206 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.272       5.478         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMA_78_76/Y0                     td                    0.226       5.704 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.250       5.954         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_74_73/COUT                   td                    0.387       6.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.341         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMS_74_77/Y1                     td                    0.383       6.724 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.276       7.000         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMA_78_80/C4                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.000         Logic Levels: 5  
                                                                                   Logic: 1.849ns(56.030%), Route: 1.451ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.929      27.263         ntclkbufg_6      
 CLMA_78_80/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.515                          
 clock uncertainty                                      -0.050      27.465                          

 Setup time                                             -0.094      27.371                          

 Data required time                                                 27.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.371                          
 Data arrival time                                                   7.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.371                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.452
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_90_97/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_90_97/Q0                     tco                   0.221       3.921 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.653       4.574         cmos1_href_16bit 
                                   td                    0.222       4.796 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.796         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMS_70_73/COUT                   td                    0.044       4.840 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.840         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.044       4.884 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.884         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMS_70_77/Y2                     td                    0.202       5.086 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.492       5.578         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [6]
 CLMA_74_76/D2                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.578         Logic Levels: 2  
                                                                                   Logic: 0.733ns(39.031%), Route: 1.145ns(60.969%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.918      27.252         ntclkbufg_6      
 CLMA_74_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.504                          
 clock uncertainty                                      -0.050      27.454                          

 Setup time                                             -0.284      27.170                          

 Data required time                                                 27.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.170                          
 Data arrival time                                                   5.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.592                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_90_97/CLK                                                            r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_90_97/Q0                     tco                   0.221       3.921 f       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       0.653       4.574         cmos1_href_16bit 
                                   td                    0.222       4.796 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.796         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
 CLMS_70_73/COUT                   td                    0.044       4.840 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.840         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                   td                    0.044       4.884 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.884         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
 CLMS_70_77/COUT                   td                    0.044       4.928 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.928         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                   td                    0.044       4.972 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.972         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
 CLMS_70_81/Y3                     td                    0.387       5.359 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.267       5.626         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_78_80/C1                                                             r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.626         Logic Levels: 3  
                                                                                   Logic: 1.006ns(52.233%), Route: 0.920ns(47.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.929      27.263         ntclkbufg_6      
 CLMA_78_80/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.515                          
 clock uncertainty                                      -0.050      27.465                          

 Setup time                                             -0.180      27.285                          

 Data required time                                                 27.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.285                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.659                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[10]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[10]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_out3[10]/opit_0/CLK

 CLMS_70_109/Q2                    tco                   0.180       3.609 f       cmos1_8_16bit/pdata_out3[10]/opit_0/Q
                                   net (fanout=1)        0.060       3.669         cmos1_8_16bit/pdata_out3 [10]
 CLMS_70_109/CD                                                            f       cmos1_8_16bit/pdata_o[10]/opit_0/D

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_o[10]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                               0.040       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[9]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[9]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_out2[9]/opit_0/CLK

 CLMS_70_109/Q0                    tco                   0.179       3.608 f       cmos1_8_16bit/pdata_out2[9]/opit_0/Q
                                   net (fanout=1)        0.132       3.740         cmos1_8_16bit/pdata_out2 [9]
 CLMS_70_109/AD                                                            f       cmos1_8_16bit/pdata_out3[9]/opit_0/D

 Data arrival time                                                   3.740         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.556%), Route: 0.132ns(42.444%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMS_70_109/CLK                                                           r       cmos1_8_16bit/pdata_out3[9]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                               0.040       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[14]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[14]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.468
  Clock Pessimism Removal :  -0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.934       3.468         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out2[14]/opit_0/CLK

 CLMS_78_53/Q1                     tco                   0.180       3.648 f       cmos1_8_16bit/pdata_out2[14]/opit_0/Q
                                   net (fanout=1)        0.130       3.778         cmos1_8_16bit/pdata_out2 [14]
 CLMS_78_53/AD                                                             f       cmos1_8_16bit/pdata_out3[14]/opit_0/D

 Data arrival time                                                   3.778         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.964       3.739         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out3[14]/opit_0/CLK
 clock pessimism                                        -0.271       3.468                          
 clock uncertainty                                       0.000       3.468                          

 Hold time                                               0.040       3.508                          

 Data required time                                                  3.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.508                          
 Data arrival time                                                   3.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[5]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.350 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.969      15.319         ntclkbufg_9      
 CLMA_78_88/CLK                                                            r       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/CLK

 CLMA_78_88/Q0                     tco                   0.221      15.540 f       cmos1_8_16bit/pdata_out1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.476      16.016         cmos1_8_16bit/pdata_out1 [5]
 CLMA_74_96/M1                                                             f       cmos1_8_16bit/pdata_out2[5]/opit_0/D

 Data arrival time                                                  16.016         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.707%), Route: 0.476ns(68.293%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      27.229         ntclkbufg_6      
 CLMA_74_96/CLK                                                            r       cmos1_8_16bit/pdata_out2[5]/opit_0/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.068      27.265                          

 Data required time                                                 27.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.265                          
 Data arrival time                                                  16.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.249                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[13]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.350 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.969      15.319         ntclkbufg_9      
 CLMA_78_56/CLK                                                            r       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/CLK

 CLMA_78_56/Q1                     tco                   0.223      15.542 f       cmos1_8_16bit/pdata_out1[13]/opit_0_inv/Q
                                   net (fanout=1)        0.474      16.016         cmos1_8_16bit/pdata_out1 [13]
 CLMS_78_53/M3                                                             f       cmos1_8_16bit/pdata_out2[13]/opit_0/D

 Data arrival time                                                  16.016         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.994%), Route: 0.474ns(68.006%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.934      27.268         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out2[13]/opit_0/CLK
 clock pessimism                                         0.154      27.422                          
 clock uncertainty                                      -0.050      27.372                          

 Setup time                                             -0.068      27.304                          

 Data required time                                                 27.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.304                          
 Data arrival time                                                  16.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.288                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      14.350 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/CLK

 CLMA_78_100/Q2                    tco                   0.223      15.498 f       cmos1_8_16bit/pdata_out1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.476      15.974         cmos1_8_16bit/pdata_out1 [4]
 CLMS_78_97/M2                                                             f       cmos1_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  15.974         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.903%), Route: 0.476ns(68.097%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      27.229         ntclkbufg_6      
 CLMS_78_97/CLK                                                            r       cmos1_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.068      27.265                          

 Data required time                                                 27.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.265                          
 Data arrival time                                                  15.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.291                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[0]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      26.077 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK

 CLMA_78_100/Q0                    tco                   0.182      27.154 r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.165      27.319         cmos1_8_16bit/pdata_out1 [0]
 CLMA_78_108/M2                                                            r       cmos1_8_16bit/pdata_out2[0]/opit_0/D

 Data arrival time                                                  27.319         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.450%), Route: 0.165ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N24             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.575 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925      27.500         ntclkbufg_6      
 CLMA_78_108/CLK                                                           r       cmos1_8_16bit/pdata_out2[0]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                              -0.011      27.385                          

 Data required time                                                 27.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.385                          
 Data arrival time                                                  27.319                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.066                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[3]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      26.077 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_9      
 CLMA_78_100/CLK                                                           r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/CLK

 CLMA_78_100/Q1                    tco                   0.184      27.156 r       cmos1_8_16bit/pdata_out1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.163      27.319         cmos1_8_16bit/pdata_out1 [3]
 CLMA_78_108/M1                                                            r       cmos1_8_16bit/pdata_out2[3]/opit_0/D

 Data arrival time                                                  27.319         Logic Levels: 0  
                                                                                   Logic: 0.184ns(53.026%), Route: 0.163ns(46.974%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N24             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.575 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925      27.500         ntclkbufg_6      
 CLMA_78_108/CLK                                                           r       cmos1_8_16bit/pdata_out2[3]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                              -0.011      27.385                          

 Data required time                                                 27.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.385                          
 Data arrival time                                                  27.319                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.066                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[14]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N24             
 USCM_84_115/CLK_USCM              td                    0.000      26.077 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_9      
 CLMA_90_52/CLK                                                            r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/CLK

 CLMA_90_52/Q1                     tco                   0.184      27.156 r       cmos1_8_16bit/pdata_out1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.207      27.363         cmos1_8_16bit/pdata_out1 [14]
 CLMS_78_53/M2                                                             r       cmos1_8_16bit/pdata_out2[14]/opit_0/D

 Data arrival time                                                  27.363         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.059%), Route: 0.207ns(52.941%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N24             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.575 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.964      27.539         ntclkbufg_6      
 CLMS_78_53/CLK                                                            r       cmos1_8_16bit/pdata_out2[14]/opit_0/CLK
 clock pessimism                                        -0.154      27.385                          
 clock uncertainty                                       0.050      27.435                          

 Hold time                                              -0.011      27.424                          

 Data required time                                                 27.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.424                          
 Data arrival time                                                  27.363                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.061                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.603
  Launch Clock Delay      :  7.296
  Clock Pessimism Removal :  0.627

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.961       7.296         ntclkbufg_7      
 CLMA_50_56/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_50_56/Y2                     tco                   0.283       7.579 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       1.396       8.975         cmos2_href_16bit 
                                   td                    0.222       9.197 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.197         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMS_102_125/COUT                 td                    0.044       9.241 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.241         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.044       9.285 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.285         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMS_102_129/Y3                   td                    0.387       9.672 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.329      10.001         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_110_120/Y2                   td                    0.381      10.382 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.251      10.633         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_110_124/COUT                 td                    0.391      11.024 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.024         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_110_128/Y1                   td                    0.383      11.407 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.350      11.757         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
 CLMA_114_128/C4                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.757         Logic Levels: 5  
                                                                                   Logic: 2.135ns(47.859%), Route: 2.326ns(52.141%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.403         ntclkbufg_7      
 CLMA_114_128/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.627      31.030                          
 clock uncertainty                                      -0.050      30.980                          

 Setup time                                             -0.094      30.886                          

 Data required time                                                 30.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.886                          
 Data arrival time                                                  11.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.129                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.603
  Launch Clock Delay      :  7.296
  Clock Pessimism Removal :  0.627

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.961       7.296         ntclkbufg_7      
 CLMA_50_56/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_50_56/Y2                     tco                   0.283       7.579 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       1.396       8.975         cmos2_href_16bit 
                                   td                    0.222       9.197 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.197         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMS_102_125/COUT                 td                    0.044       9.241 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.241         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.044       9.285 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.285         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMS_102_129/COUT                 td                    0.044       9.329 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.329         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                   td                    0.044       9.373 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.373         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
 CLMS_102_133/Y3                   td                    0.387       9.760 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.395      10.155         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_114_128/C3                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.155         Logic Levels: 3  
                                                                                   Logic: 1.068ns(37.356%), Route: 1.791ns(62.644%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.403         ntclkbufg_7      
 CLMA_114_128/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.627      31.030                          
 clock uncertainty                                      -0.050      30.980                          

 Setup time                                             -0.308      30.672                          

 Data required time                                                 30.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.672                          
 Data arrival time                                                  10.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.517                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.603
  Launch Clock Delay      :  7.296
  Clock Pessimism Removal :  0.627

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.961       7.296         ntclkbufg_7      
 CLMA_50_56/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_50_56/Y2                     tco                   0.283       7.579 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=10)       1.396       8.975         cmos2_href_16bit 
                                   td                    0.222       9.197 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.197         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
 CLMS_102_125/COUT                 td                    0.044       9.241 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.241         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                   td                    0.044       9.285 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.285         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
 CLMS_102_129/COUT                 td                    0.044       9.329 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.329         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                   td                    0.044       9.373 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.373         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
 CLMS_102_133/Y3                   td                    0.365       9.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.490      10.228         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_114_128/A1                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.228         Logic Levels: 3  
                                                                                   Logic: 1.046ns(35.675%), Route: 1.886ns(64.325%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.403         ntclkbufg_7      
 CLMA_114_128/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.627      31.030                          
 clock uncertainty                                      -0.050      30.980                          

 Setup time                                             -0.191      30.789                          

 Data required time                                                 30.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.789                          
 Data arrival time                                                  10.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.561                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[12]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.281
  Launch Clock Delay      :  6.623
  Clock Pessimism Removal :  -0.657

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353       4.225         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.425 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.425         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.425 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.708         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.708 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.915       6.623         ntclkbufg_7      
 CLMA_58_88/CLK                                                            r       cmos2_8_16bit/pdata_out3[12]/opit_0/CLK

 CLMA_58_88/Q3                     tco                   0.178       6.801 f       cmos2_8_16bit/pdata_out3[12]/opit_0/Q
                                   net (fanout=1)        0.058       6.859         cmos2_8_16bit/pdata_out3 [12]
 CLMA_58_88/AD                                                             f       cmos2_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                   6.859         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.946       7.281         ntclkbufg_7      
 CLMA_58_88/CLK                                                            r       cmos2_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -0.657       6.624                          
 clock uncertainty                                       0.000       6.624                          

 Hold time                                               0.040       6.664                          

 Data required time                                                  6.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.664                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out3[4]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.281
  Launch Clock Delay      :  6.623
  Clock Pessimism Removal :  -0.657

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353       4.225         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.425 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.425         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.425 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.708         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.708 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.915       6.623         ntclkbufg_7      
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK

 CLMA_58_89/Q3                     tco                   0.178       6.801 f       cmos2_8_16bit/pdata_out2[4]/opit_0/Q
                                   net (fanout=1)        0.058       6.859         cmos2_8_16bit/pdata_out2 [4]
 CLMA_58_89/AD                                                             f       cmos2_8_16bit/pdata_out3[4]/opit_0/D

 Data arrival time                                                   6.859         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.946       7.281         ntclkbufg_7      
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out3[4]/opit_0/CLK
 clock pessimism                                        -0.657       6.624                          
 clock uncertainty                                       0.000       6.624                          

 Hold time                                               0.040       6.664                          

 Data required time                                                  6.664                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.664                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[3]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out3[3]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.281
  Launch Clock Delay      :  6.623
  Clock Pessimism Removal :  -0.642

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353       4.225         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.425 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.425         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.425 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.708         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.708 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.915       6.623         ntclkbufg_7      
 CLMA_58_88/CLK                                                            r       cmos2_8_16bit/pdata_out2[3]/opit_0/CLK

 CLMA_58_88/Y2                     tco                   0.228       6.851 f       cmos2_8_16bit/pdata_out2[3]/opit_0/Q
                                   net (fanout=1)        0.058       6.909         cmos2_8_16bit/pdata_out2 [3]
 CLMA_58_89/CD                                                             f       cmos2_8_16bit/pdata_out3[3]/opit_0/D

 Data arrival time                                                   6.909         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.720%), Route: 0.058ns(20.280%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.946       7.281         ntclkbufg_7      
 CLMA_58_89/CLK                                                            r       cmos2_8_16bit/pdata_out3[3]/opit_0/CLK
 clock pessimism                                        -0.642       6.639                          
 clock uncertainty                                       0.000       6.639                          

 Hold time                                               0.040       6.679                          

 Data required time                                                  6.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.679                          
 Data arrival time                                                   6.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.872  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.603
  Launch Clock Delay      :  3.887
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918      14.846         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.846 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.941      15.787         ntclkbufg_10     
 CLMA_58_85/CLK                                                            r       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/CLK

 CLMA_58_85/Y2                     tco                   0.283      16.070 f       cmos2_8_16bit/pdata_out1[9]/opit_0_inv/Q
                                   net (fanout=1)        0.504      16.574         cmos2_8_16bit/pdata_out1 [9]
 CLMA_50_96/M3                                                             f       cmos2_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  16.574         Logic Levels: 0  
                                                                                   Logic: 0.283ns(35.959%), Route: 0.504ns(64.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.403         ntclkbufg_7      
 CLMA_50_96/CLK                                                            r       cmos2_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                         0.156      30.559                          
 clock uncertainty                                      -0.050      30.509                          

 Setup time                                             -0.068      30.441                          

 Data required time                                                 30.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.441                          
 Data arrival time                                                  16.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.867                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[0]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.891  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.638
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918      14.846         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.846 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.957      15.803         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/CLK

 CLMA_50_68/Y0                     tco                   0.283      16.086 f       cmos2_8_16bit/pdata_out1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.490      16.576         cmos2_8_16bit/pdata_out1 [0]
 CLMA_50_88/M3                                                             f       cmos2_8_16bit/pdata_out2[0]/opit_0/D

 Data arrival time                                                  16.576         Logic Levels: 0  
                                                                                   Logic: 0.283ns(36.611%), Route: 0.490ns(63.389%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.930      30.438         ntclkbufg_7      
 CLMA_50_88/CLK                                                            r       cmos2_8_16bit/pdata_out2[0]/opit_0/CLK
 clock pessimism                                         0.156      30.594                          
 clock uncertainty                                      -0.050      30.544                          

 Setup time                                             -0.068      30.476                          

 Data required time                                                 30.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.476                          
 Data arrival time                                                  16.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.900                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[7]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.634
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.918      14.846         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      14.846 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.957      15.803         ntclkbufg_10     
 CLMS_50_53/CLK                                                            r       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK

 CLMS_50_53/Q1                     tco                   0.223      16.026 f       cmos2_8_16bit/pdata_out1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.371      16.397         cmos2_8_16bit/pdata_out1 [7]
 CLMA_50_52/M3                                                             f       cmos2_8_16bit/pdata_out2[7]/opit_0/D

 Data arrival time                                                  16.397         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.926      30.434         ntclkbufg_7      
 CLMA_50_52/CLK                                                            r       cmos2_8_16bit/pdata_out2[7]/opit_0/CLK
 clock pessimism                                         0.156      30.590                          
 clock uncertainty                                      -0.050      30.540                          

 Setup time                                             -0.068      30.472                          

 Data required time                                                 30.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.472                          
 Data arrival time                                                  16.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.075                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[8]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.590  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      26.420         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      26.420 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.926      27.346         ntclkbufg_10     
 CLMS_50_53/CLK                                                            r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK

 CLMS_50_53/Q2                     tco                   0.183      27.529 r       cmos2_8_16bit/pdata_out1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.063      27.592         cmos2_8_16bit/pdata_out1 [8]
 CLMA_50_52/M1                                                             r       cmos2_8_16bit/pdata_out2[8]/opit_0/D

 Data arrival time                                                  27.592         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.390%), Route: 0.063ns(25.610%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733      28.561         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.829 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.829         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.829 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.135         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      30.135 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957      31.092         ntclkbufg_7      
 CLMA_50_52/CLK                                                            r       cmos2_8_16bit/pdata_out2[8]/opit_0/CLK
 clock pessimism                                        -0.156      30.936                          
 clock uncertainty                                       0.050      30.986                          

 Hold time                                              -0.011      30.975                          

 Data required time                                                 30.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.975                          
 Data arrival time                                                  27.592                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[14]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.590  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      26.420         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      26.420 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.926      27.346         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/CLK

 CLMA_50_68/Q3                     tco                   0.178      27.524 f       cmos2_8_16bit/pdata_out1[14]/opit_0_inv/Q
                                   net (fanout=1)        0.130      27.654         cmos2_8_16bit/pdata_out1 [14]
 CLMS_50_69/CD                                                             f       cmos2_8_16bit/pdata_out2[14]/opit_0/D

 Data arrival time                                                  27.654         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733      28.561         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.829 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.829         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.829 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.135         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      30.135 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957      31.092         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_out2[14]/opit_0/CLK
 clock pessimism                                        -0.156      30.936                          
 clock uncertainty                                       0.050      30.986                          

 Hold time                                               0.040      31.026                          

 Data required time                                                 31.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.026                          
 Data arrival time                                                  27.654                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.372                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[5]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.590  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.292
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.748      26.420         nt_cmos2_pclk    
 USCM_84_122/CLK_USCM              td                    0.000      26.420 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.926      27.346         ntclkbufg_10     
 CLMA_50_68/CLK                                                            r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK

 CLMA_50_68/Q1                     tco                   0.184      27.530 r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.129      27.659         cmos2_8_16bit/pdata_out1 [5]
 CLMS_50_69/M1                                                             r       cmos2_8_16bit/pdata_out2[5]/opit_0/D

 Data arrival time                                                  27.659         Logic Levels: 0  
                                                                                   Logic: 0.184ns(58.786%), Route: 0.129ns(41.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733      28.561         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.829 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.829         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.829 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.135         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      30.135 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.957      31.092         ntclkbufg_7      
 CLMS_50_69/CLK                                                            r       cmos2_8_16bit/pdata_out2[5]/opit_0/CLK
 clock pessimism                                        -0.156      30.936                          
 clock uncertainty                                       0.050      30.986                          

 Hold time                                              -0.011      30.975                          

 Data required time                                                 30.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.975                          
 Data arrival time                                                  27.659                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.316                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q1                    tco                   0.224       3.313 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.073       3.386         coms1_reg_config/clock_20k_cnt [2]
 CLMA_182_40/Y1                    td                    0.360       3.746 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       3.913         coms1_reg_config/_N4241
 CLMA_182_44/Y0                    td                    0.226       4.139 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.260       4.399         coms1_reg_config/N8
                                   td                    0.368       4.767 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.767         coms1_reg_config/_N7489
 CLMA_182_41/COUT                  td                    0.044       4.811 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.811         coms1_reg_config/_N7491
                                   td                    0.044       4.855 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.855         coms1_reg_config/_N7493
 CLMA_182_45/COUT                  td                    0.044       4.899 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.899         coms1_reg_config/_N7495
 CLMA_182_49/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.899         Logic Levels: 4  
                                                                                   Logic: 1.310ns(72.376%), Route: 0.500ns(27.624%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074      41.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      41.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      41.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.882         ntclkbufg_11     
 CLMA_182_49/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.132      42.792                          

 Data required time                                                 42.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.792                          
 Data arrival time                                                   4.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.893                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q1                    tco                   0.224       3.313 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.073       3.386         coms1_reg_config/clock_20k_cnt [2]
 CLMA_182_40/Y1                    td                    0.360       3.746 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       3.913         coms1_reg_config/_N4241
 CLMA_182_44/Y0                    td                    0.226       4.139 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.260       4.399         coms1_reg_config/N8
                                   td                    0.368       4.767 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.767         coms1_reg_config/_N7489
 CLMA_182_41/COUT                  td                    0.044       4.811 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.811         coms1_reg_config/_N7491
                                   td                    0.044       4.855 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.855         coms1_reg_config/_N7493
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.855         Logic Levels: 3  
                                                                                   Logic: 1.266ns(71.687%), Route: 0.500ns(28.313%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074      41.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      41.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      41.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.882         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.128      42.796                          

 Data required time                                                 42.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.796                          
 Data arrival time                                                   4.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.941                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q1                    tco                   0.224       3.313 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.073       3.386         coms1_reg_config/clock_20k_cnt [2]
 CLMA_182_40/Y1                    td                    0.360       3.746 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.167       3.913         coms1_reg_config/_N4241
 CLMA_182_44/Y0                    td                    0.226       4.139 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.260       4.399         coms1_reg_config/N8
                                   td                    0.368       4.767 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.767         coms1_reg_config/_N7489
 CLMA_182_41/COUT                  td                    0.044       4.811 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.811         coms1_reg_config/_N7491
 CLMA_182_45/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.811         Logic Levels: 3  
                                                                                   Logic: 1.222ns(70.964%), Route: 0.500ns(29.036%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      40.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074      41.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      41.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000      41.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.882         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.132      42.792                          

 Data required time                                                 42.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.792                          
 Data arrival time                                                   4.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.981                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.882         ntclkbufg_11     
 CLMA_182_40/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_40/Q0                    tco                   0.179       3.061 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.122         coms1_reg_config/clock_20k_cnt [0]
 CLMA_182_41/A0                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                              -0.078       2.819                          

 Data required time                                                  2.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.819                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.882         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_182_41/Q0                    tco                   0.179       3.061 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.059       3.120         coms1_reg_config/clock_20k_cnt [1]
 CLMA_182_41/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_182_41/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.099       2.783                          

 Data required time                                                  2.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.783                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       1.987 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.882         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_182_45/Q0                    tco                   0.179       3.061 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.059       3.120         coms1_reg_config/clock_20k_cnt [5]
 CLMA_182_45/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_25M          
 USCM_84_116/CLK_USCM              td                    0.000       2.164 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.089         ntclkbufg_11     
 CLMA_182_45/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.099       2.783                          

 Data required time                                                  2.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.783                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_138_57/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_57/Q1                    tco                   0.223       3.316 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.570         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [4]
 CLMA_138_52/Y2                    td                    0.379       3.949 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.151       4.100         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_138_52/Y3                    td                    0.151       4.251 f       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.271       4.522         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_134_57/Y3                    td                    0.358       4.880 f       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.341       5.221         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMA_138_52/Y1                    td                    0.244       5.465 f       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.286       5.751         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_134_41/Y1                    td                    0.360       6.111 f       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.369       6.480         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_134_52/Y1                    td                    0.360       6.840 f       user_hdmi_ctrl/user_ms7200_ctrl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.251       7.091         user_hdmi_ctrl/user_ms7200_ctrl/N1797
 CLMS_130_53/B1                                                            f       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.091         Logic Levels: 6  
                                                                                   Logic: 2.075ns(51.901%), Route: 1.923ns(48.099%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMS_130_53/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.170     102.754                          

 Data required time                                                102.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.754                          
 Data arrival time                                                   7.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.663                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_138_57/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_57/Q1                    tco                   0.223       3.316 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.570         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [4]
 CLMA_138_52/Y2                    td                    0.379       3.949 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.151       4.100         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_138_52/Y3                    td                    0.151       4.251 f       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.271       4.522         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_134_57/Y3                    td                    0.358       4.880 f       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.341       5.221         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMA_138_52/Y1                    td                    0.244       5.465 f       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.286       5.751         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_134_41/Y1                    td                    0.360       6.111 f       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.270       6.381         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_134_48/Y3                    td                    0.151       6.532 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.167       6.699         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMA_134_52/CE                                                            f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.699         Logic Levels: 6  
                                                                                   Logic: 1.866ns(51.747%), Route: 1.740ns(48.253%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMA_134_52/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.749                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_138_57/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_57/Q1                    tco                   0.223       3.316 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.254       3.570         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [4]
 CLMA_138_52/Y2                    td                    0.379       3.949 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/gateop_perm/Z
                                   net (fanout=1)        0.151       4.100         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
 CLMA_138_52/Y3                    td                    0.151       4.251 f       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/gateop_perm/Z
                                   net (fanout=7)        0.271       4.522         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
 CLMS_134_57/Y3                    td                    0.358       4.880 f       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/gateop_perm/Z
                                   net (fanout=16)       0.341       5.221         user_hdmi_ctrl/user_ms7200_ctrl/N261
 CLMA_138_52/Y1                    td                    0.244       5.465 f       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.286       5.751         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
 CLMS_134_41/Y1                    td                    0.360       6.111 f       user_hdmi_ctrl/user_ms7200_ctrl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.270       6.381         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
 CLMA_134_48/Y3                    td                    0.151       6.532 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.167       6.699         user_hdmi_ctrl/user_ms7200_ctrl/N8
 CLMA_134_52/CE                                                            f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.699         Logic Levels: 6  
                                                                                   Logic: 1.866ns(51.747%), Route: 1.740ns(48.253%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMA_134_52/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.749                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[10]
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMA_150_52/CLK                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_150_52/Q1                    tco                   0.180       3.066 f       user_hdmi_ctrl/user_ms7200_ctrl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.180       3.246         user_hdmi_ctrl/user_ms7200_ctrl/cmd_index [5]
 DRM_142_44/ADA0[10]                                                       f       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/ADA0[10]

 Data arrival time                                                   3.246         Logic Levels: 0  
                                                                                   Logic: 0.180ns(50.000%), Route: 0.180ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 DRM_142_44/CLKA[0]                                                        r       user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.124       3.029                          

 Data required time                                                  3.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.029                          
 Data arrival time                                                   3.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/receiv_data[7]/opit_0_inv/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/data_out[7]/opit_0/D
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMA_134_108/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[7]/opit_0_inv/CLK

 CLMA_134_108/Q3                   tco                   0.178       3.064 f       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[7]/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.194         user_hdmi_ctrl/user_iic_tx_driver/receiv_data [7]
 CLMS_134_109/CD                                                           f       user_hdmi_ctrl/user_iic_tx_driver/data_out[7]/opit_0/D

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMS_134_109/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_tx_driver/receiv_data[6]/opit_0_inv/CLK
Endpoint    : user_hdmi_ctrl/user_iic_tx_driver/data_out[6]/opit_0/D
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMA_134_108/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[6]/opit_0_inv/CLK

 CLMA_134_108/Q2                   tco                   0.180       3.066 f       user_hdmi_ctrl/user_iic_tx_driver/receiv_data[6]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.197         user_hdmi_ctrl/user_iic_tx_driver/receiv_data [6]
 CLMS_134_109/AD                                                           f       user_hdmi_ctrl/user_iic_tx_driver/data_out[6]/opit_0/D

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.878%), Route: 0.131ns(42.122%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMS_134_109/CLK                                                          r       user_hdmi_ctrl/user_iic_tx_driver/data_out[6]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.319
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMS_190_69/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_69/Q0                    tco                   0.221       3.452 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.275       3.727         u_CORES/u_jtag_hub/data_ctrl
 CLMS_190_77/A3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.727         Logic Levels: 0  
                                                                                   Logic: 0.221ns(44.556%), Route: 0.275ns(55.444%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.401      27.401         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.918      28.319         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.245                          
 clock uncertainty                                      -0.050      28.195                          

 Setup time                                             -0.288      27.907                          

 Data required time                                                 27.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.907                          
 Data arrival time                                                   3.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.319
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMS_190_81/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMS_190_81/Q2                    tco                   0.223       3.454 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.170       3.624         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_190_77/A2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.624         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.743%), Route: 0.170ns(43.257%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.401      27.401         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.918      28.319         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.245                          
 clock uncertainty                                      -0.050      28.195                          

 Setup time                                             -0.286      27.909                          

 Data required time                                                 27.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.909                          
 Data arrival time                                                   3.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.319
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMS_190_69/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_190_69/Q0                    tco                   0.221       3.452 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.368       3.820         u_CORES/u_jtag_hub/data_ctrl
 CLMA_190_80/A4                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.820         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.521%), Route: 0.368ns(62.479%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.401      27.401         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.918      28.319         ntclkbufg_3      
 CLMA_190_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.245                          
 clock uncertainty                                      -0.050      28.195                          

 Setup time                                             -0.058      28.137                          

 Data required time                                                 28.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.137                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.213

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.108       2.108         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.108 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.895       3.003         ntclkbufg_3      
 CLMS_166_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_133/Q2                   tco                   0.180       3.183 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.244         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [402]
 CLMA_166_132/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.244         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMA_166_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[401]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.213       3.018                          
 clock uncertainty                                       0.000       3.018                          

 Hold time                                              -0.029       2.989                          

 Data required time                                                  2.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.989                          
 Data arrival time                                                   3.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.213

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.108       2.108         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.108 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.895       3.003         ntclkbufg_3      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_202_133/Q2                   tco                   0.180       3.183 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.061       3.244         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6]
 CLMA_202_132/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.244         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMA_202_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.213       3.018                          
 clock uncertainty                                       0.000       3.018                          

 Hold time                                              -0.029       2.989                          

 Data required time                                                  2.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.989                          
 Data arrival time                                                   3.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.108       2.108         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.108 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.895       3.003         ntclkbufg_3      
 CLMA_186_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q/CLK

 CLMA_186_156/Q0                   tco                   0.179       3.182 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.059       3.241         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44]
 CLMA_186_156/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.241         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMA_186_156/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.227       3.004                          
 clock uncertainty                                       0.000       3.004                          

 Hold time                                              -0.029       2.975                          

 Data required time                                                  2.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.975                          
 Data arrival time                                                   3.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146      27.146         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.146 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.071         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_186_84/Q0                    tco                   0.221      28.292 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.270      28.562         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_182_80/Y2                    td                    0.264      28.826 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69_1/gateop_perm/Z
                                   net (fanout=3)        0.288      29.114         u_CORES/u_debug_core_0/_N3164
 CLMS_174_85/Y3                    td                    0.358      29.472 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=3)        0.184      29.656         u_CORES/u_debug_core_0/_N3189
 CLMS_174_77/Y1                    td                    0.224      29.880 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=11)       0.870      30.750         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMS_202_137/Y3                   td                    0.222      30.972 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912_inv/gateop/Z
                                   net (fanout=2)        0.268      31.240         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912
 CLMS_202_129/CECO                 td                    0.132      31.372 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.372         ntR1845          
 CLMS_202_133/CECO                 td                    0.132      31.504 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.504         ntR1844          
 CLMS_202_137/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.504         Logic Levels: 6  
                                                                                   Logic: 1.553ns(45.237%), Route: 1.880ns(54.763%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.108      52.108         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.108 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.895      53.003         ntclkbufg_3      
 CLMS_202_137/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.003                          
 clock uncertainty                                      -0.050      52.953                          

 Setup time                                             -0.576      52.377                          

 Data required time                                                 52.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.377                          
 Data arrival time                                                  31.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146      27.146         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.146 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.071         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_186_84/Q0                    tco                   0.221      28.292 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.270      28.562         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_182_80/Y2                    td                    0.264      28.826 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69_1/gateop_perm/Z
                                   net (fanout=3)        0.288      29.114         u_CORES/u_debug_core_0/_N3164
 CLMS_174_85/Y3                    td                    0.358      29.472 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=3)        0.184      29.656         u_CORES/u_debug_core_0/_N3189
 CLMS_174_77/Y1                    td                    0.224      29.880 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=11)       0.870      30.750         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMS_202_137/Y3                   td                    0.222      30.972 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912_inv/gateop/Z
                                   net (fanout=2)        0.268      31.240         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912
 CLMS_202_129/CECO                 td                    0.132      31.372 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.372         ntR1845          
 CLMS_202_133/CECO                 td                    0.132      31.504 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.504         ntR1844          
 CLMS_202_137/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  31.504         Logic Levels: 6  
                                                                                   Logic: 1.553ns(45.237%), Route: 1.880ns(54.763%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.108      52.108         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.108 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.895      53.003         ntclkbufg_3      
 CLMS_202_137/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      53.003                          
 clock uncertainty                                      -0.050      52.953                          

 Setup time                                             -0.576      52.377                          

 Data required time                                                 52.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.377                          
 Data arrival time                                                  31.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146      27.146         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      27.146 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.071         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_186_84/Q0                    tco                   0.221      28.292 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=11)       0.270      28.562         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_182_80/Y2                    td                    0.264      28.826 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69_1/gateop_perm/Z
                                   net (fanout=3)        0.288      29.114         u_CORES/u_debug_core_0/_N3164
 CLMS_174_85/Y3                    td                    0.358      29.472 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=3)        0.184      29.656         u_CORES/u_debug_core_0/_N3189
 CLMS_174_77/Y1                    td                    0.224      29.880 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=11)       0.870      30.750         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMS_202_137/Y3                   td                    0.222      30.972 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912_inv/gateop/Z
                                   net (fanout=2)        0.268      31.240         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N912
 CLMS_202_129/CECO                 td                    0.132      31.372 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.372         ntR1845          
 CLMS_202_133/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  31.372         Logic Levels: 5  
                                                                                   Logic: 1.421ns(43.048%), Route: 1.880ns(56.952%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.108      52.108         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.108 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.895      53.003         ntclkbufg_3      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.003                          
 clock uncertainty                                      -0.050      52.953                          

 Setup time                                             -0.576      52.377                          

 Data required time                                                 52.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.377                          
 Data arrival time                                                  31.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982      26.982         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      26.982 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.877         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_186_84/Q1                    tco                   0.184      28.061 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=12)       0.209      28.270         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_182_81/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.270         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.819%), Route: 0.209ns(53.181%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMA_182_81/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.231                          
 clock uncertainty                                       0.050       3.281                          

 Hold time                                               0.034       3.315                          

 Data required time                                                  3.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.315                          
 Data arrival time                                                  28.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982      26.982         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      26.982 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.877         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_186_76/Y2                    tco                   0.228      28.105 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.154      28.259         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_186_80/D0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.259         Logic Levels: 0  
                                                                                   Logic: 0.228ns(59.686%), Route: 0.154ns(40.314%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMA_186_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.231                          
 clock uncertainty                                       0.050       3.281                          

 Hold time                                              -0.065       3.216                          

 Data required time                                                  3.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.216                          
 Data arrival time                                                  28.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982      26.982         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000      26.982 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.877         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_186_76/Q1                    tco                   0.184      28.061 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.201      28.262         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_186_80/A0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.262         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.306       2.306         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.306 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.925       3.231         ntclkbufg_3      
 CLMA_186_80/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.231                          
 clock uncertainty                                       0.050       3.281                          

 Hold time                                              -0.077       3.204                          

 Data required time                                                  3.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.204                          
 Data arrival time                                                  28.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.585      77.585         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.585 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.950      78.535         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.221      78.756 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.367      79.123         u_CORES/conf_sel [0]
 CLMA_186_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.123         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.585%), Route: 0.367ns(62.415%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982     126.982         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     126.982 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.877         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.877                          
 clock uncertainty                                      -0.050     127.827                          

 Setup time                                             -0.476     127.351                          

 Data required time                                                127.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.351                          
 Data arrival time                                                  79.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.585      77.585         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.585 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.950      78.535         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.221      78.756 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.367      79.123         u_CORES/conf_sel [0]
 CLMA_186_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.123         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.585%), Route: 0.367ns(62.415%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982     126.982         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     126.982 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.877         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.877                          
 clock uncertainty                                      -0.050     127.827                          

 Setup time                                             -0.476     127.351                          

 Data required time                                                127.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.351                          
 Data arrival time                                                  79.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.658  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.585      77.585         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.585 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.950      78.535         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.221      78.756 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.367      79.123         u_CORES/conf_sel [0]
 CLMA_186_84/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.123         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.585%), Route: 0.367ns(62.415%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982     126.982         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     126.982 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.877         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.877                          
 clock uncertainty                                      -0.050     127.827                          

 Setup time                                             -0.476     127.351                          

 Data required time                                                127.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.351                          
 Data arrival time                                                  79.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.319
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.401     127.401         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.918     128.319         ntclkbufg_3      
 CLMS_190_77/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_77/Q0                    tco                   0.200     128.519 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.140     128.659         u_CORES/conf_sel [0]
 CLMA_186_76/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.659         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.824%), Route: 0.140ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146     127.146         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.146 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.071         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.071                          
 clock uncertainty                                       0.050     128.121                          

 Hold time                                              -0.011     128.110                          

 Data required time                                                128.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.110                          
 Data arrival time                                                 128.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.319
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.401     127.401         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.918     128.319         ntclkbufg_3      
 CLMA_190_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_80/Q0                    tco                   0.179     128.498 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.220     128.718         u_CORES/id_o [1] 
 CLMA_186_84/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.718         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.862%), Route: 0.220ns(55.138%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146     127.146         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.146 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.071         ntclkbufg_12     
 CLMA_186_84/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.071                          
 clock uncertainty                                       0.050     128.121                          

 Hold time                                               0.040     128.161                          

 Data required time                                                128.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.161                          
 Data arrival time                                                 128.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.557                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.319
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.401     127.401         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.401 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=504)      0.918     128.319         ntclkbufg_3      
 CLMA_190_80/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_80/Q1                    tco                   0.180     128.499 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.220     128.719         u_CORES/id_o [4] 
 CLMA_186_76/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.719         Logic Levels: 0  
                                                                                   Logic: 0.180ns(45.000%), Route: 0.220ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146     127.146         u_CORES/capt_o   
 USCM_84_140/CLK_USCM              td                    0.000     127.146 r       clkbufg_15/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.071         ntclkbufg_12     
 CLMA_186_76/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.071                          
 clock uncertainty                                       0.050     128.121                          

 Hold time                                               0.040     128.161                          

 Data required time                                                128.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.161                          
 Data arrival time                                                 128.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.558                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_146_168/Q0                   tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=563)      1.236       4.824         I_ipsxb_ddr_top/ddr_rstn
 CLMA_74_124/RSCO                  td                    0.105       4.929 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.929         ntR31            
 CLMA_74_128/RSCO                  td                    0.105       5.034 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.034         ntR30            
 CLMA_74_132/RSCO                  td                    0.105       5.139 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.139         ntR29            
 CLMA_74_136/RSCO                  td                    0.105       5.244 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.244         ntR28            
 CLMA_74_140/RSCO                  td                    0.105       5.349 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.349         ntR27            
 CLMA_74_144/RSCO                  td                    0.105       5.454 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.454         ntR26            
 CLMA_74_148/RSCO                  td                    0.105       5.559 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.559         ntR25            
 CLMA_74_152/RSCO                  td                    0.105       5.664 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=6)        0.000       5.664         ntR24            
 CLMA_74_156/RSCO                  td                    0.105       5.769 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.769         ntR23            
 CLMA_74_160/RSCO                  td                    0.105       5.874 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.874         ntR22            
 CLMA_74_164/RSCO                  td                    0.105       5.979 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       5.979         ntR21            
 CLMA_74_168/RSCO                  td                    0.105       6.084 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.084         ntR20            
 CLMA_74_172/RSCO                  td                    0.105       6.189 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.189         ntR19            
 CLMA_74_176/RSCO                  td                    0.105       6.294 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.294         ntR18            
 CLMA_74_180/RSCO                  td                    0.105       6.399 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         ntR17            
 CLMA_74_184/RSCO                  td                    0.105       6.504 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.504         ntR16            
 CLMA_74_192/RSCO                  td                    0.105       6.609 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR15            
 CLMA_74_196/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.609         Logic Levels: 17 
                                                                                   Logic: 2.006ns(61.875%), Route: 1.236ns(38.125%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_74_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.689                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_146_168/Q0                   tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=563)      1.236       4.824         I_ipsxb_ddr_top/ddr_rstn
 CLMA_74_124/RSCO                  td                    0.105       4.929 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.929         ntR31            
 CLMA_74_128/RSCO                  td                    0.105       5.034 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.034         ntR30            
 CLMA_74_132/RSCO                  td                    0.105       5.139 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.139         ntR29            
 CLMA_74_136/RSCO                  td                    0.105       5.244 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.244         ntR28            
 CLMA_74_140/RSCO                  td                    0.105       5.349 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.349         ntR27            
 CLMA_74_144/RSCO                  td                    0.105       5.454 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.454         ntR26            
 CLMA_74_148/RSCO                  td                    0.105       5.559 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.559         ntR25            
 CLMA_74_152/RSCO                  td                    0.105       5.664 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=6)        0.000       5.664         ntR24            
 CLMA_74_156/RSCO                  td                    0.105       5.769 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.769         ntR23            
 CLMA_74_160/RSCO                  td                    0.105       5.874 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.874         ntR22            
 CLMA_74_164/RSCO                  td                    0.105       5.979 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       5.979         ntR21            
 CLMA_74_168/RSCO                  td                    0.105       6.084 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.084         ntR20            
 CLMA_74_172/RSCO                  td                    0.105       6.189 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.189         ntR19            
 CLMA_74_176/RSCO                  td                    0.105       6.294 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.294         ntR18            
 CLMA_74_180/RSCO                  td                    0.105       6.399 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         ntR17            
 CLMA_74_184/RSCO                  td                    0.105       6.504 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.504         ntR16            
 CLMA_74_192/RSCO                  td                    0.105       6.609 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR15            
 CLMA_74_196/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.609         Logic Levels: 17 
                                                                                   Logic: 2.006ns(61.875%), Route: 1.236ns(38.125%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_74_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.689                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_146_168/Q0                   tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=563)      1.236       4.824         I_ipsxb_ddr_top/ddr_rstn
 CLMA_74_124/RSCO                  td                    0.105       4.929 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.929         ntR31            
 CLMA_74_128/RSCO                  td                    0.105       5.034 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.034         ntR30            
 CLMA_74_132/RSCO                  td                    0.105       5.139 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.139         ntR29            
 CLMA_74_136/RSCO                  td                    0.105       5.244 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.244         ntR28            
 CLMA_74_140/RSCO                  td                    0.105       5.349 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.349         ntR27            
 CLMA_74_144/RSCO                  td                    0.105       5.454 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.454         ntR26            
 CLMA_74_148/RSCO                  td                    0.105       5.559 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.559         ntR25            
 CLMA_74_152/RSCO                  td                    0.105       5.664 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=6)        0.000       5.664         ntR24            
 CLMA_74_156/RSCO                  td                    0.105       5.769 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.769         ntR23            
 CLMA_74_160/RSCO                  td                    0.105       5.874 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[6][7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.874         ntR22            
 CLMA_74_164/RSCO                  td                    0.105       5.979 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       5.979         ntR21            
 CLMA_74_168/RSCO                  td                    0.105       6.084 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.084         ntR20            
 CLMA_74_172/RSCO                  td                    0.105       6.189 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[47]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.189         ntR19            
 CLMA_74_176/RSCO                  td                    0.105       6.294 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.294         ntR18            
 CLMA_74_180/RSCO                  td                    0.105       6.399 r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.399         ntR17            
 CLMA_74_184/RSCO                  td                    0.105       6.504 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.504         ntR16            
 CLMA_74_192/RSCO                  td                    0.105       6.609 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR15            
 CLMA_74_196/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.609         Logic Levels: 17 
                                                                                   Logic: 2.006ns(61.875%), Route: 1.236ns(38.125%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_74_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.785  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  2.456
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.581       2.456         nt_ref_clk       
 CLMA_138_165/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_138_165/Q0                   tco                   0.182       2.638 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=70)       0.366       3.004         nt_eth_rst_n_0   
 CLMA_146_152/RSCO                 td                    0.092       3.096 f       u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.096         ntR1027          
 CLMA_146_156/RSCO                 td                    0.092       3.188 f       u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.188         ntR1026          
 CLMA_146_160/RSCO                 td                    0.092       3.280 f       u_refclk_buttonrstn_debounce/cnt_rst[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.280         ntR1025          
 CLMA_146_164/RSCO                 td                    0.092       3.372 f       u_refclk_buttonrstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       3.372         ntR1024          
 CLMA_146_168/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/RS

 Data arrival time                                                   3.372         Logic Levels: 4  
                                                                                   Logic: 0.550ns(60.044%), Route: 0.366ns(39.956%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK
 clock pessimism                                        -0.126       3.241                          
 clock uncertainty                                       0.000       3.241                          

 Removal time                                            0.000       3.241                          

 Data required time                                                  3.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.241                          
 Data arrival time                                                   3.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.785  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  2.456
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.581       2.456         nt_ref_clk       
 CLMA_138_165/CLK                                                          r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_138_165/Q0                   tco                   0.182       2.638 r       u_core_clk_rst_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=70)       0.366       3.004         nt_eth_rst_n_0   
 CLMA_146_152/RSCO                 td                    0.092       3.096 f       u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.096         ntR1027          
 CLMA_146_156/RSCO                 td                    0.092       3.188 f       u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.188         ntR1026          
 CLMA_146_160/RSCO                 td                    0.092       3.280 f       u_refclk_buttonrstn_debounce/cnt_rst[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.280         ntR1025          
 CLMA_146_164/RSCO                 td                    0.092       3.372 f       u_refclk_buttonrstn_debounce/cnt_rst[15]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       3.372         ntR1024          
 CLMA_146_168/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/RS

 Data arrival time                                                   3.372         Logic Levels: 4  
                                                                                   Logic: 0.550ns(60.044%), Route: 0.366ns(39.956%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_146_168/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.126       3.241                          
 clock uncertainty                                       0.000       3.241                          

 Removal time                                            0.000       3.241                          

 Data required time                                                  3.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.241                          
 Data arrival time                                                   3.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_perstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_A2Q21/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.830
  Launch Clock Delay      :  2.295
  Clock Pessimism Removal :  -0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.420       2.295         nt_ref_clk       
 CLMA_182_309/CLK                                                          r       u_refclk_perstn_debounce/rs2/opit_0_inv/CLK

 CLMA_182_309/Q0                   tco                   0.182       2.477 r       u_refclk_perstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=2)        0.210       2.687         u_refclk_perstn_debounce/rstn_inner
 CLMA_182_292/RSCO                 td                    0.092       2.779 f       u_refclk_perstn_debounce/rstn_out/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       2.779         ntR1458          
 CLMA_182_296/RSCI                                                         f       u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.779         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       ref_clk_ibuf/opit_1/OUT
                                   net (fanout=297)      1.799       2.830         nt_ref_clk       
 CLMA_182_296/CLK                                                          r       u_refclk_perstn_debounce/cnt_rst[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.248       2.582                          
 clock uncertainty                                       0.000       2.582                          

 Removal time                                            0.000       2.582                          

 Data required time                                                  2.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.582                          
 Data arrival time                                                   2.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.221       6.540 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      1.118       7.658         u_CORES/u_debug_core_0/resetn
 CLMA_214_120/RSCO                 td                    0.105       7.763 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.763         ntR1316          
 CLMA_214_124/RSCO                 td                    0.105       7.868 r       u_CORES/u_debug_core_0/TRIG0_ff[1][58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.868         ntR1315          
 CLMA_214_128/RSCO                 td                    0.105       7.973 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[61]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.973         ntR1314          
 CLMA_214_132/RSCO                 td                    0.105       8.078 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[237]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.078         ntR1313          
 CLMA_214_136/RSCO                 td                    0.105       8.183 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[248]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.183         ntR1312          
 CLMA_214_140/RSCO                 td                    0.105       8.288 r       u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.288         ntR1311          
 CLMA_214_144/RSCO                 td                    0.105       8.393 r       u_CORES/u_debug_core_0/data_pipe[4][127]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.393         ntR1310          
 CLMA_214_148/RSCO                 td                    0.105       8.498 r       u_CORES/u_debug_core_0/data_pipe[2][129]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.498         ntR1309          
 CLMA_214_152/RSCO                 td                    0.105       8.603 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.603         ntR1308          
 CLMA_214_156/RSCO                 td                    0.105       8.708 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.708         ntR1307          
 CLMA_214_160/RSCO                 td                    0.105       8.813 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.813         ntR1306          
 CLMA_214_164/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv/RS

 Data arrival time                                                   8.813         Logic Levels: 11 
                                                                                   Logic: 1.376ns(55.172%), Route: 1.118ns(44.828%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895      13.244         rgmii_clk_0      
 CLMA_214_164/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][132]/opit_0_inv/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Recovery time                                           0.000      14.250                          

 Data required time                                                 14.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.250                          
 Data arrival time                                                   8.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.221       6.540 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.846       7.386         u_CORES/u_debug_core_0/resetn
 CLMA_198_100/RSCO                 td                    0.105       7.491 r       u_CORES/u_debug_core_0/data_pipe[3][110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.491         ntR1183          
 CLMA_198_104/RSCO                 td                    0.105       7.596 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[310]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.596         ntR1182          
 CLMA_198_108/RSCO                 td                    0.105       7.701 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.701         ntR1181          
 CLMA_198_112/RSCO                 td                    0.105       7.806 r       u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.806         ntR1180          
 CLMA_198_116/RSCO                 td                    0.105       7.911 r       u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.911         ntR1179          
 CLMA_198_120/RSCO                 td                    0.105       8.016 r       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.016         ntR1178          
 CLMA_198_124/RSCO                 td                    0.105       8.121 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       8.121         ntR1177          
 CLMA_198_128/RSCO                 td                    0.105       8.226 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.226         ntR1176          
 CLMA_198_132/RSCO                 td                    0.105       8.331 r       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.331         ntR1175          
 CLMA_198_136/RSCO                 td                    0.105       8.436 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.436         ntR1174          
 CLMA_198_140/RSCO                 td                    0.105       8.541 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.541         ntR1173          
 CLMA_198_144/RSCO                 td                    0.105       8.646 r       u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.646         ntR1172          
 CLMA_198_148/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.646         Logic Levels: 12 
                                                                                   Logic: 1.481ns(63.644%), Route: 0.846ns(36.356%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895      13.244         rgmii_clk_0      
 CLMA_198_148/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Recovery time                                           0.000      14.250                          

 Data required time                                                 14.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.250                          
 Data arrival time                                                   8.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.221       6.540 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.846       7.386         u_CORES/u_debug_core_0/resetn
 CLMA_198_100/RSCO                 td                    0.105       7.491 r       u_CORES/u_debug_core_0/data_pipe[3][110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.491         ntR1183          
 CLMA_198_104/RSCO                 td                    0.105       7.596 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[310]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.596         ntR1182          
 CLMA_198_108/RSCO                 td                    0.105       7.701 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.701         ntR1181          
 CLMA_198_112/RSCO                 td                    0.105       7.806 r       u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.806         ntR1180          
 CLMA_198_116/RSCO                 td                    0.105       7.911 r       u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.911         ntR1179          
 CLMA_198_120/RSCO                 td                    0.105       8.016 r       u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.016         ntR1178          
 CLMA_198_124/RSCO                 td                    0.105       8.121 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[282]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=4)        0.000       8.121         ntR1177          
 CLMA_198_128/RSCO                 td                    0.105       8.226 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.226         ntR1176          
 CLMA_198_132/RSCO                 td                    0.105       8.331 r       u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.331         ntR1175          
 CLMA_198_136/RSCO                 td                    0.105       8.436 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[71]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.436         ntR1174          
 CLMA_198_140/RSCO                 td                    0.105       8.541 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.541         ntR1173          
 CLMA_198_144/RSCO                 td                    0.105       8.646 r       u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.646         ntR1172          
 CLMA_198_148/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.646         Logic Levels: 12 
                                                                                   Logic: 1.481ns(63.644%), Route: 0.846ns(36.356%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 M19                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       8.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       8.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       8.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       9.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069      11.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135      12.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      12.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895      13.244         rgmii_clk_0      
 CLMA_198_148/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.056      14.300                          
 clock uncertainty                                      -0.050      14.250                          

 Recovery time                                           0.000      14.250                          

 Data required time                                                 14.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.250                          
 Data arrival time                                                   8.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895       5.244         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.179       5.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.133       5.556         u_CORES/u_debug_core_0/resetn
 CLMA_182_164/RSCO                 td                    0.085       5.641 r       u_CORES/u_debug_core_0/data_pipe[4][119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.641         ntR1389          
 CLMA_182_168/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.641         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.499%), Route: 0.133ns(33.501%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMA_182_168/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][116]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Removal time                                            0.000       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                   5.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][122]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895       5.244         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.179       5.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.133       5.556         u_CORES/u_debug_core_0/resetn
 CLMA_182_164/RSCO                 td                    0.085       5.641 r       u_CORES/u_debug_core_0/data_pipe[4][119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.641         ntR1389          
 CLMA_182_168/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][122]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.641         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.499%), Route: 0.133ns(33.501%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMA_182_168/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][122]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Removal time                                            0.000       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                   5.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L5Q_perm/RS
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.060

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.349 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.895       5.244         rgmii_clk_0      
 CLMA_182_165/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_182_165/Q0                   tco                   0.179       5.423 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=526)      0.133       5.556         u_CORES/u_debug_core_0/resetn
 CLMA_182_164/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.556         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.372%), Route: 0.133ns(42.628%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_0  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_0_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N25             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.394 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2148)     0.925       6.319         rgmii_clk_0      
 CLMA_182_164/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][119]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.060       5.259                          
 clock uncertainty                                       0.000       5.259                          

 Removal time                                           -0.181       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                   5.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.478                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.223       3.600 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.070       3.670         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.151       3.821 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       1.248       5.069         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_129/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/RS

 Data arrival time                                                   5.069         Logic Levels: 1  
                                                                                   Logic: 0.374ns(22.104%), Route: 1.318ns(77.896%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 CLMS_94_129/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.476       9.555                          

 Data required time                                                  9.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.555                          
 Data arrival time                                                   5.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.486                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.223       3.600 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.070       3.670         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.151       3.821 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       1.248       5.069         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_129/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.069         Logic Levels: 1  
                                                                                   Logic: 0.374ns(22.104%), Route: 1.318ns(77.896%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 CLMS_94_129/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.476       9.555                          

 Data required time                                                  9.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.555                          
 Data arrival time                                                   5.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.486                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.223       3.600 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.070       3.670         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.151       3.821 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       1.248       5.069         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_129/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   5.069         Logic Levels: 1  
                                                                                   Logic: 0.374ns(22.104%), Route: 1.318ns(77.896%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       6.812         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       9.013 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       9.908         ntclkbufg_4      
 CLMS_94_129/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.476       9.555                          

 Data required time                                                  9.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.555                          
 Data arrival time                                                   5.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.486                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       3.174         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.179       3.353 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.411         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.131       3.542 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       0.328       3.870         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_113/RSCO                  td                    0.085       3.955 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.955         ntR1577          
 CLMS_94_117/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   3.955         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.576%), Route: 0.386ns(49.424%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_94_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       3.174         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.179       3.353 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.411         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.131       3.542 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       0.328       3.870         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_113/RSCO                  td                    0.085       3.955 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.955         ntR1577          
 CLMS_94_117/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   3.955         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.576%), Route: 0.386ns(49.424%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_94_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.895       3.174         ntclkbufg_4      
 CLMS_98_81/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_98_81/Q0                     tco                   0.179       3.353 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.411         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
 CLMS_98_81/Y1                     td                    0.131       3.542 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/gateop_perm/Z
                                   net (fanout=65)       0.328       3.870         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
 CLMS_94_113/RSCO                  td                    0.085       3.955 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.955         ntR1577          
 CLMS_94_117/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   3.955         Logic Levels: 2  
                                                                                   Logic: 0.395ns(50.576%), Route: 0.386ns(49.424%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N23             
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=372)      0.925       3.377         ntclkbufg_4      
 CLMS_94_117/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.224       6.960 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      1.036       7.996         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_145/RSCO                  td                    0.113       8.109 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.109         ntR160           
 CLMA_30_149/RSCO                  td                    0.113       8.222 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000       8.222         ntR159           
 CLMA_30_153/RSCO                  td                    0.113       8.335 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.335         ntR158           
 CLMA_30_157/RSCO                  td                    0.113       8.448 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.448         ntR157           
 CLMA_30_161/RSCO                  td                    0.113       8.561 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.561         ntR156           
 CLMA_30_165/RSCO                  td                    0.113       8.674 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.674         ntR155           
 CLMA_30_169/RSCO                  td                    0.113       8.787 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.787         ntR154           
 CLMA_30_173/RSCO                  td                    0.113       8.900 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.900         ntR153           
 CLMA_30_177/RSCO                  td                    0.113       9.013 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.013         ntR152           
 CLMA_30_181/RSCO                  td                    0.113       9.126 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.126         ntR151           
 CLMA_30_185/RSCO                  td                    0.113       9.239 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.239         ntR150           
 CLMA_30_193/RSCO                  td                    0.113       9.352 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.352         ntR149           
 CLMA_30_197/RSCO                  td                    0.113       9.465 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.465         ntR148           
 CLMA_30_201/RSCO                  td                    0.113       9.578 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.578         ntR147           
 CLMA_30_205/RSCO                  td                    0.113       9.691 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.691         ntR146           
 CLMA_30_209/RSCO                  td                    0.113       9.804 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.804         ntR145           
 CLMA_30_213/RSCO                  td                    0.113       9.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.917         ntR144           
 CLMA_30_217/RSCO                  td                    0.113      10.030 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.030         ntR143           
 CLMA_30_221/RSCO                  td                    0.113      10.143 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.143         ntR142           
 CLMA_30_225/RSCO                  td                    0.113      10.256 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.256         ntR141           
 CLMA_30_229/RSCO                  td                    0.113      10.369 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.369         ntR140           
 CLMA_30_233/RSCO                  td                    0.113      10.482 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.482         ntR139           
 CLMA_30_237/RSCO                  td                    0.113      10.595 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.595         ntR138           
 CLMA_30_241/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv/RS

 Data arrival time                                                  10.595         Logic Levels: 23 
                                                                                   Logic: 2.823ns(73.154%), Route: 1.036ns(26.846%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895      16.387         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[0]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.224       6.960 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      1.036       7.996         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_145/RSCO                  td                    0.113       8.109 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.109         ntR160           
 CLMA_30_149/RSCO                  td                    0.113       8.222 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000       8.222         ntR159           
 CLMA_30_153/RSCO                  td                    0.113       8.335 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.335         ntR158           
 CLMA_30_157/RSCO                  td                    0.113       8.448 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.448         ntR157           
 CLMA_30_161/RSCO                  td                    0.113       8.561 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.561         ntR156           
 CLMA_30_165/RSCO                  td                    0.113       8.674 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.674         ntR155           
 CLMA_30_169/RSCO                  td                    0.113       8.787 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.787         ntR154           
 CLMA_30_173/RSCO                  td                    0.113       8.900 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.900         ntR153           
 CLMA_30_177/RSCO                  td                    0.113       9.013 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.013         ntR152           
 CLMA_30_181/RSCO                  td                    0.113       9.126 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.126         ntR151           
 CLMA_30_185/RSCO                  td                    0.113       9.239 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.239         ntR150           
 CLMA_30_193/RSCO                  td                    0.113       9.352 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.352         ntR149           
 CLMA_30_197/RSCO                  td                    0.113       9.465 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.465         ntR148           
 CLMA_30_201/RSCO                  td                    0.113       9.578 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.578         ntR147           
 CLMA_30_205/RSCO                  td                    0.113       9.691 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.691         ntR146           
 CLMA_30_209/RSCO                  td                    0.113       9.804 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.804         ntR145           
 CLMA_30_213/RSCO                  td                    0.113       9.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.917         ntR144           
 CLMA_30_217/RSCO                  td                    0.113      10.030 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.030         ntR143           
 CLMA_30_221/RSCO                  td                    0.113      10.143 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.143         ntR142           
 CLMA_30_225/RSCO                  td                    0.113      10.256 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.256         ntR141           
 CLMA_30_229/RSCO                  td                    0.113      10.369 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.369         ntR140           
 CLMA_30_233/RSCO                  td                    0.113      10.482 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.482         ntR139           
 CLMA_30_237/RSCO                  td                    0.113      10.595 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.595         ntR138           
 CLMA_30_241/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  10.595         Logic Levels: 23 
                                                                                   Logic: 2.823ns(73.154%), Route: 1.036ns(26.846%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895      16.387         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.224       6.960 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      1.036       7.996         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_145/RSCO                  td                    0.113       8.109 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.109         ntR160           
 CLMA_30_149/RSCO                  td                    0.113       8.222 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=3)        0.000       8.222         ntR159           
 CLMA_30_153/RSCO                  td                    0.113       8.335 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.335         ntR158           
 CLMA_30_157/RSCO                  td                    0.113       8.448 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.448         ntR157           
 CLMA_30_161/RSCO                  td                    0.113       8.561 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.561         ntR156           
 CLMA_30_165/RSCO                  td                    0.113       8.674 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.674         ntR155           
 CLMA_30_169/RSCO                  td                    0.113       8.787 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.787         ntR154           
 CLMA_30_173/RSCO                  td                    0.113       8.900 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.900         ntR153           
 CLMA_30_177/RSCO                  td                    0.113       9.013 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.013         ntR152           
 CLMA_30_181/RSCO                  td                    0.113       9.126 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.126         ntR151           
 CLMA_30_185/RSCO                  td                    0.113       9.239 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.239         ntR150           
 CLMA_30_193/RSCO                  td                    0.113       9.352 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.352         ntR149           
 CLMA_30_197/RSCO                  td                    0.113       9.465 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.465         ntR148           
 CLMA_30_201/RSCO                  td                    0.113       9.578 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_en[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.578         ntR147           
 CLMA_30_205/RSCO                  td                    0.113       9.691 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.691         ntR146           
 CLMA_30_209/RSCO                  td                    0.113       9.804 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.804         ntR145           
 CLMA_30_213/RSCO                  td                    0.113       9.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.917         ntR144           
 CLMA_30_217/RSCO                  td                    0.113      10.030 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.030         ntR143           
 CLMA_30_221/RSCO                  td                    0.113      10.143 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.143         ntR142           
 CLMA_30_225/RSCO                  td                    0.113      10.256 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.256         ntR141           
 CLMA_30_229/RSCO                  td                    0.113      10.369 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.369         ntR140           
 CLMA_30_233/RSCO                  td                    0.113      10.482 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.482         ntR139           
 CLMA_30_237/RSCO                  td                    0.113      10.595 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r2[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.595         ntR138           
 CLMA_30_241/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv/RS

 Data arrival time                                                  10.595         Logic Levels: 23 
                                                                                   Logic: 2.823ns(73.154%), Route: 1.036ns(26.846%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895      16.387         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r3[3]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_14_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_180/Q0                    tco                   0.182       6.569 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.198       6.767         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_176/RSCO                  td                    0.092       6.859 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.859         ntR695           
 CLMA_10_180/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.051%), Route: 0.198ns(41.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_10_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_14_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_180/Q0                    tco                   0.182       6.569 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.198       6.767         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_176/RSCO                  td                    0.092       6.859 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.859         ntR695           
 CLMA_10_180/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.859         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.051%), Route: 0.198ns(41.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_10_180/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.895       6.387         ntclkbufg_0      
 CLMA_70_184/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_184/Q1                    tco                   0.184       6.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=830)      0.221       6.792         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_62_184/RSCO                  td                    0.092       6.884 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.884         ntR38            
 CLMA_62_192/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/RS

 Data arrival time                                                   6.884         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.533%), Route: 0.221ns(44.467%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_62_192/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q0                   tco                   0.221       3.314 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.091       4.405         nt_r_vs_out      
 CLMA_194_265/Y3                   td                    0.151       4.556 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=94)       1.857       6.413         u_pcie_dam_ctrl/N484
 DRM_278_108/RSTA[0]                                                       f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.413         Logic Levels: 1  
                                                                                   Logic: 0.372ns(11.205%), Route: 2.948ns(88.795%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 DRM_278_108/CLKA[0]                                                       r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   6.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.078                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q0                   tco                   0.221       3.314 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.091       4.405         nt_r_vs_out      
 CLMA_194_265/Y3                   td                    0.151       4.556 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=94)       1.679       6.235         u_pcie_dam_ctrl/N484
 DRM_178_68/RSTA[0]                                                        f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.235         Logic Levels: 1  
                                                                                   Logic: 0.372ns(11.840%), Route: 2.770ns(88.160%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 DRM_178_68/CLKA[0]                                                        r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   6.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.256                          
====================================================================================================

====================================================================================================

Startpoint  : r_vs_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pix_clk_out
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMS_118_225/CLK                                                          r       r_vs_out/opit_0_inv_L5Q_perm/CLK

 CLMS_118_225/Q0                   tco                   0.221       3.314 f       r_vs_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.091       4.405         nt_r_vs_out      
 CLMA_194_265/Y3                   td                    0.151       4.556 f       u_pcie_dam_ctrl/N484/gateop_perm/Z
                                   net (fanout=94)       1.606       6.162         u_pcie_dam_ctrl/N484
 DRM_142_108/RSTA[0]                                                       f       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.162         Logic Levels: 1  
                                                                                   Logic: 0.372ns(12.121%), Route: 2.697ns(87.879%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 P20                                                     0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.074       6.740         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.475 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.475         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.513 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       7.976         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       8.054 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.657         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       8.657 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       9.552         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177       9.729                          
 clock uncertainty                                      -0.150       9.579                          

 Recovery time                                          -0.088       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   6.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.329                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMS_218_121/CLK                                                          r       eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMS_218_121/Q1                   tco                   0.184       3.070 r       eth0_img_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=43)       0.145       3.215         eth0_img_pkt/img_vsync_d1
 CLMS_218_125/Y3                   td                    0.130       3.345 r       eth0_img_pkt/N3/gateop_perm/Z
                                   net (fanout=55)       0.419       3.764         eth0_img_pkt/pos_vsync
 CLMA_250_125/RSCO                 td                    0.085       3.849 r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.849         ntR910           
 CLMA_250_129/RSCI                                                         r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.849         Logic Levels: 2  
                                                                                   Logic: 0.399ns(41.433%), Route: 0.564ns(58.567%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_250_129/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                            0.000       2.916                          

 Data required time                                                  2.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.916                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMS_218_121/CLK                                                          r       eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMS_218_121/Q1                   tco                   0.184       3.070 r       eth0_img_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=43)       0.145       3.215         eth0_img_pkt/img_vsync_d1
 CLMS_218_125/Y3                   td                    0.130       3.345 r       eth0_img_pkt/N3/gateop_perm/Z
                                   net (fanout=55)       0.419       3.764         eth0_img_pkt/pos_vsync
 CLMA_250_125/RSCO                 td                    0.085       3.849 r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.849         ntR910           
 CLMA_250_129/RSCI                                                         r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.849         Logic Levels: 2  
                                                                                   Logic: 0.399ns(41.433%), Route: 0.564ns(58.567%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_250_129/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                            0.000       2.916                          

 Data required time                                                  2.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.916                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_out
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.895       2.886         ntclkbufg_1      
 CLMS_218_121/CLK                                                          r       eth0_img_pkt/img_vsync_d1/opit_0_inv/CLK

 CLMS_218_121/Q1                   tco                   0.184       3.070 r       eth0_img_pkt/img_vsync_d1/opit_0_inv/Q
                                   net (fanout=43)       0.145       3.215         eth0_img_pkt/img_vsync_d1
 CLMS_218_125/Y3                   td                    0.130       3.345 r       eth0_img_pkt/N3/gateop_perm/Z
                                   net (fanout=55)       0.419       3.764         eth0_img_pkt/pos_vsync
 CLMA_250_125/RSCO                 td                    0.085       3.849 r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.849         ntR910           
 CLMA_250_129/RSCI                                                         r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.849         Logic Levels: 2  
                                                                                   Logic: 0.399ns(41.433%), Route: 0.564ns(58.567%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       user_pll_video_out/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk_out   
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=955)      0.925       3.093         ntclkbufg_1      
 CLMA_250_129/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                            0.000       2.916                          

 Data required time                                                  2.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.916                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.933                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.444
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.224       3.924 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.289       4.213         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.224       4.437 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       1.420       5.857         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMA_70_76/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.857         Logic Levels: 1  
                                                                                   Logic: 0.448ns(20.770%), Route: 1.709ns(79.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.910      27.244         ntclkbufg_6      
 CLMA_70_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.241      27.485                          
 clock uncertainty                                      -0.050      27.435                          

 Recovery time                                          -0.476      26.959                          

 Data required time                                                 26.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.959                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.102                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.444
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.224       3.924 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.289       4.213         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.224       4.437 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       1.420       5.857         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMA_70_76/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.857         Logic Levels: 1  
                                                                                   Logic: 0.448ns(20.770%), Route: 1.709ns(79.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.910      27.244         ntclkbufg_6      
 CLMA_70_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.241      27.485                          
 clock uncertainty                                      -0.050      27.435                          

 Recovery time                                          -0.476      26.959                          

 Data required time                                                 26.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.959                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.102                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.444
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.224       3.924 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.289       4.213         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.224       4.437 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       1.420       5.857         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 CLMA_70_76/RS                                                             f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   5.857         Logic Levels: 1  
                                                                                   Logic: 0.448ns(20.770%), Route: 1.709ns(79.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N24             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000      26.334 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.910      27.244         ntclkbufg_6      
 CLMA_70_76/CLK                                                            r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.241      27.485                          
 clock uncertainty                                      -0.050      27.435                          

 Recovery time                                          -0.476      26.959                          

 Data required time                                                 26.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.959                          
 Data arrival time                                                   5.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.102                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.180       3.609 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       3.859         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.159       4.018 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       0.332       4.350         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_82_168/RSTA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.350         Logic Levels: 1  
                                                                                   Logic: 0.339ns(36.808%), Route: 0.582ns(63.192%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 DRM_82_168/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.056       3.392                          

 Data required time                                                  3.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.392                          
 Data arrival time                                                   4.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.958                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.180       3.609 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       3.859         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.159       4.018 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       0.334       4.352         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_82_168/RSTA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.352         Logic Levels: 1  
                                                                                   Logic: 0.339ns(36.728%), Route: 0.584ns(63.272%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 DRM_82_168/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.060       3.388                          

 Data required time                                                  3.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.388                          
 Data arrival time                                                   4.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.964                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N24             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.534 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       3.429         ntclkbufg_6      
 CLMA_110_176/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_110_176/Q1                   tco                   0.180       3.609 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       3.859         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
 CLMS_102_177/Y1                   td                    0.159       4.018 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/gateop_perm/Z
                                   net (fanout=37)       0.717       4.735         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
 DRM_54_128/RSTA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.735         Logic Levels: 1  
                                                                                   Logic: 0.339ns(25.957%), Route: 0.967ns(74.043%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N24             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_119/CLK_USCM              td                    0.000       2.775 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       3.700         ntclkbufg_6      
 DRM_54_128/CLKA[1]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.056       3.392                          

 Data required time                                                  3.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.392                          
 Data arrival time                                                   4.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.343                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.631
  Launch Clock Delay      :  7.260
  Clock Pessimism Removal :  0.627

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.260         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.223       7.483 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       7.557         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.151       7.708 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       1.416       9.124         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_54_44/RSTA[0]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.124         Logic Levels: 1  
                                                                                   Logic: 0.374ns(20.064%), Route: 1.490ns(79.936%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.923      30.431         ntclkbufg_7      
 DRM_54_44/CLKA[0]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.627      31.058                          
 clock uncertainty                                      -0.050      31.008                          

 Recovery time                                          -0.088      30.920                          

 Data required time                                                 30.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.920                          
 Data arrival time                                                   9.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.796                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.603
  Launch Clock Delay      :  7.260
  Clock Pessimism Removal :  0.627

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.260         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.223       7.483 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       7.557         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.151       7.708 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       1.286       8.994         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_26_108/RSTA[0]                                                        f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.994         Logic Levels: 1  
                                                                                   Logic: 0.374ns(21.569%), Route: 1.360ns(78.431%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895      30.403         ntclkbufg_7      
 DRM_26_108/CLKA[0]                                                        r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.627      31.030                          
 clock uncertainty                                      -0.050      30.980                          

 Recovery time                                          -0.088      30.892                          

 Data required time                                                 30.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.892                          
 Data arrival time                                                   8.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.898                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.631
  Launch Clock Delay      :  7.260
  Clock Pessimism Removal :  0.627

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.260         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.223       7.483 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.074       7.557         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.151       7.708 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       1.307       9.015         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 DRM_54_44/RSTA[1]                                                         f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.015         Logic Levels: 1  
                                                                                   Logic: 0.374ns(21.311%), Route: 1.381ns(78.689%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353      28.025         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.225 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.225         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.225 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.508         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000      29.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.923      30.431         ntclkbufg_7      
 DRM_54_44/CLKA[1]                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.627      31.058                          
 clock uncertainty                                      -0.050      31.008                          

 Recovery time                                          -0.088      30.920                          

 Data required time                                                 30.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.920                          
 Data arrival time                                                   9.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.905                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.260
  Launch Clock Delay      :  6.603
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353       4.225         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.425 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.425         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.425 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.708         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.708 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       6.603         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.179       6.782 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       6.841         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.131       6.972 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       0.506       7.478         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMA_110_129/RSCO                 td                    0.085       7.563 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.563         ntR880           
 CLMA_110_133/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   7.563         Logic Levels: 2  
                                                                                   Logic: 0.395ns(41.146%), Route: 0.565ns(58.854%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.260         ntclkbufg_7      
 CLMA_110_133/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.638       6.622                          
 clock uncertainty                                       0.000       6.622                          

 Removal time                                            0.000       6.622                          

 Data required time                                                  6.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.622                          
 Data arrival time                                                   7.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.941                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.260
  Launch Clock Delay      :  6.603
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353       4.225         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.425 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.425         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.425 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.708         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.708 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       6.603         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.179       6.782 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       6.841         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.131       6.972 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       0.506       7.478         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMA_110_129/RSCO                 td                    0.085       7.563 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.563         ntR880           
 CLMA_110_133/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   7.563         Logic Levels: 2  
                                                                                   Logic: 0.395ns(41.146%), Route: 0.565ns(58.854%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.260         ntclkbufg_7      
 CLMA_110_133/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.638       6.622                          
 clock uncertainty                                       0.000       6.622                          

 Removal time                                            0.000       6.622                          

 Data required time                                                  6.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.622                          
 Data arrival time                                                   7.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.941                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.260
  Launch Clock Delay      :  6.603
  Clock Pessimism Removal :  -0.638

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.353       4.225         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.425 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.425         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.425 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.708         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       5.708 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.895       6.603         ntclkbufg_7      
 CLMA_102_172/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_102_172/Q0                   tco                   0.179       6.782 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059       6.841         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
 CLMA_102_172/Y1                   td                    0.131       6.972 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/gateop_perm/Z
                                   net (fanout=33)       0.506       7.478         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
 CLMA_110_129/RSCO                 td                    0.085       7.563 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.563         ntR880           
 CLMA_110_133/RSCI                                                         r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   7.563         Logic Levels: 2  
                                                                                   Logic: 0.395ns(41.146%), Route: 0.565ns(58.854%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.733       4.761         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.029 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.029         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.029 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.335         cmos2_pclk_16bit 
 USCM_84_120/CLK_USCM              td                    0.000       6.335 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=110)      0.925       7.260         ntclkbufg_7      
 CLMA_110_133/CLK                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.638       6.622                          
 clock uncertainty                                       0.000       6.622                          

 Removal time                                            0.000       6.622                          

 Data required time                                                  6.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.622                          
 Data arrival time                                                   7.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.941                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_A2Q21/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_118_224/CLK                                                          r       rstn_1ms[4]/opit_0_A2Q21/CLK

 CLMA_118_224/Q3                   tco                   0.220       3.313 f       rstn_1ms[4]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.253       3.566         rstn_1ms[4]      
 CLMS_114_229/Y2                   td                    0.381       3.947 f       N695_11/gateop_perm/Z
                                   net (fanout=2)        0.068       4.015         _N109854         
 CLMS_114_229/Y1                   td                    0.244       4.259 f       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.226       4.485         user_hdmi_ctrl/N0
 CLMA_114_228/RS                                                           f       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.485         Logic Levels: 2  
                                                                                   Logic: 0.845ns(60.704%), Route: 0.547ns(39.296%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074     100.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895     102.886         ntclkbufg_5      
 CLMA_114_228/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   4.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.963                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L5Q_perm/CLK
Endpoint    : user_hdmi_ctrl/rstn_temp1/opit_0/RS
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N22             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.895       2.886         ntclkbufg_5      
 CLMS_114_229/CLK                                                          r       rstn_1ms[0]/opit_0_L5Q_perm/CLK

 CLMS_114_229/Q0                   tco                   0.182       3.068 r       rstn_1ms[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.127       3.195         rstn_1ms[0]      
 CLMS_114_229/Y1                   td                    0.265       3.460 r       user_hdmi_ctrl/N0/gateop_perm/Z
                                   net (fanout=2)        0.186       3.646         user_hdmi_ctrl/N0
 CLMA_114_228/RS                                                           r       user_hdmi_ctrl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.646         Logic Levels: 1  
                                                                                   Logic: 0.447ns(58.816%), Route: 0.313ns(41.184%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N22             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       user_pll_cfg/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         iic_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=234)      0.925       3.093         ntclkbufg_5      
 CLMA_114_228/CLK                                                          r       user_hdmi_ctrl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.932                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMS_38_193/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_38_193/Q3                    tco                   0.220       6.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1214)     0.701       7.657         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_22_229/Y3                    td                    0.222       7.879 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.170       9.049         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.155 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.155         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.384 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.480         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.480         Logic Levels: 3  
                                                                                   Logic: 3.777ns(65.756%), Route: 1.967ns(34.244%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK
Endpoint    : fram0_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_114_160/CLK                                                          r       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/CLK

 CLMA_114_160/Q0                   tco                   0.221       6.957 f       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        2.021       8.978         nt_fram0_done    
 IOL_67_374/DO                     td                    0.106       9.084 f       fram0_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.084         fram0_done_obuf/ntO
 IOBD_64_376/PAD                   td                    3.213      12.297 f       fram0_done_obuf/opit_0/O
                                   net (fanout=1)        0.097      12.394         fram0_done       
 C5                                                                        f       fram0_done (port)

 Data arrival time                                                  12.394         Logic Levels: 2  
                                                                                   Logic: 3.540ns(62.566%), Route: 2.118ns(37.434%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK
Endpoint    : fram2_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N22             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_16/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_118/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4492)     0.925       6.736         ntclkbufg_0      
 CLMA_98_136/CLK                                                           r       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/CLK

 CLMA_98_136/Q0                    tco                   0.221       6.957 f       user_axi_m_arbitration/u_axi_full_m2/r_fram_done/opit_0_inv/Q
                                   net (fanout=9)        2.060       9.017         nt_fram2_done    
 IOL_47_374/DO                     td                    0.106       9.123 f       fram2_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.123         fram2_done_obuf/ntO
 IOBD_44_376/PAD                   td                    3.213      12.336 f       fram2_done_obuf/opit_0/O
                                   net (fanout=1)        0.039      12.375         fram2_done       
 F7                                                                        f       fram2_done (port)

 Data arrival time                                                  12.375         Logic Levels: 2  
                                                                                   Logic: 3.540ns(62.777%), Route: 2.099ns(37.223%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[3] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F18                                                     0.000       0.000 r       eth_rgmii_rxd_0[3] (port)
                                   net (fanout=1)        0.061       0.061         nt_eth_rgmii_rxd_0[3]
 IOBS_LR_328_369/DIN               td                    0.735       0.796 r       eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.796         eth0_gmii_to_rgmii/rgmii_rx_data[3].u_rgmii_rxd_ibuf/ntD
 IOL_327_370/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.796         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.337%), Route: 0.061ns(7.663%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[1] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D21                                                     0.000       0.000 r       eth_rgmii_rxd_0[1] (port)
                                   net (fanout=1)        0.084       0.084         nt_eth_rgmii_rxd_0[1]
 IOBS_LR_328_289/DIN               td                    0.735       0.819 r       eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_327_290/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.819         Logic Levels: 1  
                                                                                   Logic: 0.735ns(89.744%), Route: 0.084ns(10.256%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[2] (port)
Endpoint    : eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D22                                                     0.000       0.000 r       eth_rgmii_rxd_0[2] (port)
                                   net (fanout=1)        0.099       0.099         nt_eth_rgmii_rxd_0[2]
 IOBR_LR_328_288/DIN               td                    0.735       0.834 r       eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         eth0_gmii_to_rgmii/rgmii_rx_data[2].u_rgmii_rxd_ibuf/ntD
 IOL_327_289/DI                                                            r       eth0_gmii_to_rgmii/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.834         Logic Levels: 1  
                                                                                   Logic: 0.735ns(88.129%), Route: 0.099ns(11.871%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           Low Pulse Width   CLMS_66_181/CLK         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_66_181/CLK         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_66_181/CLK         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_327_362/CLK_SYS     eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_327_269/CLK_SYS     eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.649       3.367           0.718           Low Pulse Width   DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_142_68/CLKA[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 2.649       3.367           0.718           High Pulse Width  DRM_142_68/CLKB[0]      hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_141/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_62_141/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_66_137/CLK         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_out} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.615       3.333           0.718           High Pulse Width  DRM_234_148/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           Low Pulse Width   DRM_234_148/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           Low Pulse Width   DRM_278_128/CLKA[0]     eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_78_93/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_78_93/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_78_93/CLK          cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_50_57/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_50_57/CLK          cmos2_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_50_57/CLK          cmos2_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           Low Pulse Width   DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_26_148/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_26_148/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_82_232/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_82_232/CLKA[1]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_26_108/CLKA[0]      user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_182_44/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_182_44/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_182_40/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_142_44/CLKA[0]      user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_142_44/CLKA[0]      user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_142_44/CLKB[0]      user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB
 24.282      25.000          0.718           High Pulse Width  DRM_178_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB
 24.282      25.000          0.718           High Pulse Width  DRM_178_108/CLKB[1]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.664      50.000          0.336           High Pulse Width  CLMA_186_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_186_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_186_84/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                          
+--------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/place_route/test_ddr_pnr.adf       
| Output     | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/report_timing/test_ddr_rtp.adf     
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/report_timing/test_ddr.rtr         
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/report_timing/rtr.db               
+--------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,119 MB
Total CPU  time to report_timing completion : 0h:0m:18s
Process Total CPU  time to report_timing completion : 0h:0m:18s
Total real time to report_timing completion : 0h:0m:21s
