Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec  6 15:43:15 2020
| Host         : DESKTOP-B9NAQVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.654        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.654        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.923ns (27.364%)  route 2.450ns (72.636%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.725     6.301    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.397 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.725     8.122    sm_clk_BUFG
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.493 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.493    cnt_reg[20]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.299    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.146    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.806ns (71.723%)  route 0.712ns (28.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.637 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.637    cnt_reg[16]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.785ns (71.486%)  route 0.712ns (28.514%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.616 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.616    cnt_reg[16]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.711ns (70.615%)  route 0.712ns (29.385%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.542 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.542    cnt_reg[16]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.695ns (70.419%)  route 0.712ns (29.581%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.526 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.526    cnt_reg[16]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.523 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.523    cnt_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.820    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.671ns (70.121%)  route 0.712ns (29.879%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.502 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.502    cnt_reg[12]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.820    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.597ns (69.164%)  route 0.712ns (30.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.428 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.428    cnt_reg[12]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.820    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.581ns (68.949%)  route 0.712ns (31.051%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.412 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.412    cnt_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.820    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.409 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.409    cnt_reg[8]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.820    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.120    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.792    cnt_reg_n_0_[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    cnt[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    cnt_reg[0]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.802    cnt_reg_n_0_[11]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cnt_reg[8]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.802    cnt_reg_n_0_[3]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cnt_reg[0]_i_1_n_4
    SLICE_X36Y43         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.796    cnt_reg_n_0_[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    cnt_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.796    cnt_reg_n_0_[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    cnt_reg[4]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.792    cnt_reg_n_0_[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    cnt[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.943 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    cnt_reg[0]_i_1_n_6
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.796    cnt_reg_n_0_[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    cnt_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.796    cnt_reg_n_0_[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    cnt_reg[4]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.228     1.847    cnt_reg_n_0_[7]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.955 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    cnt_reg[4]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.222     1.843    cnt_reg_n_0_[16]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.958 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    cnt_reg[16]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48    cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[13]/C



