

================================================================
== Vivado HLS Report for 'ecpri_mux'
================================================================
* Date:           Fri Feb  4 12:41:27 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ecpri_MUX
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     3.153|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     181|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     405|    -|
|Register         |        -|      -|    1260|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1260|     586|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_370_p2                      |     +    |      0|  0|  11|           3|           1|
    |add_ln700_2_fu_337_p2                      |     +    |      0|  0|  15|           8|           1|
    |add_ln700_fu_357_p2                        |     +    |      0|  0|  19|          12|           1|
    |ap_condition_1065                          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_852                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_897                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_941                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_950                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_969                           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op14_read_state1              |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state2             |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op94_write_state3             |    and   |      0|  0|   2|           1|           1|
    |control_data_in_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |control_data_in_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |control_data_in_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |control_data_in_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |mux_data_out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |mux_data_out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |mux_data_out_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |mux_data_out_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_152_p3                    |    and   |      0|  0|   2|           1|           0|
    |user_data_in_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |user_data_in_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |user_data_in_V_last_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |user_data_in_V_last_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |control_data_in_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |control_data_in_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_1_fu_398_p2                     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_fu_364_p2                       |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln887_fu_311_p2                       |   icmp   |      0|  0|  11|           8|           8|
    |mux_data_out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |mux_data_out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |user_data_in_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |user_data_in_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1_pp0_stage0_iter0           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2           |    or    |      0|  0|   2|           1|           1|
    |select_ln104_fu_404_p3                     |  select  |      0|  0|   3|           1|           2|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0| 181|          85|          57|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                                   |  15|          3|    2|          6|
    |ap_NS_iter2_fsm                                   |  15|          3|    2|          6|
    |ap_phi_mux_section_count_V_flag_1_phi_fu_249_p10  |  21|          4|    1|          4|
    |ap_phi_mux_section_count_V_flag_phi_fu_209_p6     |  15|          3|    1|          3|
    |ap_phi_mux_section_count_V_new_1_phi_fu_270_p10   |  15|          3|   12|         36|
    |ap_phi_mux_section_count_V_new_s_phi_fu_223_p6    |  15|          3|   12|         36|
    |ap_phi_mux_storemerge255_phi_fu_236_p6            |  15|          3|    2|          6|
    |control_data_in_TDATA_blk_n                       |   9|          2|    1|          2|
    |control_data_in_V_data_V_0_data_out               |   9|          2|  128|        256|
    |control_data_in_V_data_V_0_state                  |  15|          3|    2|          6|
    |control_data_in_V_last_V_0_data_out               |   9|          2|    1|          2|
    |control_data_in_V_last_V_0_state                  |  15|          3|    2|          6|
    |ecpri_mux_state                                   |  27|          5|    2|         10|
    |layer_count_V                                     |   9|          2|    3|          6|
    |mux_config_in_V_V_TDATA_blk_n                     |   9|          2|    1|          2|
    |mux_data_out_TDATA_blk_n                          |   9|          2|    1|          2|
    |mux_data_out_V_data_V_1_data_in                   |  15|          3|  128|        384|
    |mux_data_out_V_data_V_1_data_out                  |   9|          2|  128|        256|
    |mux_data_out_V_data_V_1_state                     |  15|          3|    2|          6|
    |mux_data_out_V_keep_V_1_state                     |  15|          3|    2|          6|
    |mux_data_out_V_last_V_1_data_in                   |  15|          3|    1|          3|
    |mux_data_out_V_last_V_1_data_out                  |   9|          2|    1|          2|
    |mux_data_out_V_last_V_1_state                     |  15|          3|    2|          6|
    |mux_data_out_V_user_V_1_state                     |  15|          3|    2|          6|
    |numSection_V                                      |   9|          2|   12|         24|
    |tlast_counter_V                                   |   9|          2|    8|         16|
    |user_data_in_TDATA_blk_n                          |   9|          2|    1|          2|
    |user_data_in_V_data_V_0_data_out                  |   9|          2|  128|        256|
    |user_data_in_V_data_V_0_state                     |  15|          3|    2|          6|
    |user_data_in_V_last_V_0_data_out                  |   9|          2|    1|          2|
    |user_data_in_V_last_V_0_state                     |  15|          3|    2|          6|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 405|         83|  593|       1370|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                             |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                             |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                             |    2|   0|    2|          0|
    |control_data_in_V_data_V_0_payload_A        |  128|   0|  128|          0|
    |control_data_in_V_data_V_0_payload_B        |  128|   0|  128|          0|
    |control_data_in_V_data_V_0_sel_rd           |    1|   0|    1|          0|
    |control_data_in_V_data_V_0_sel_wr           |    1|   0|    1|          0|
    |control_data_in_V_data_V_0_state            |    2|   0|    2|          0|
    |control_data_in_V_last_V_0_payload_A        |    1|   0|    1|          0|
    |control_data_in_V_last_V_0_payload_B        |    1|   0|    1|          0|
    |control_data_in_V_last_V_0_sel_rd           |    1|   0|    1|          0|
    |control_data_in_V_last_V_0_sel_wr           |    1|   0|    1|          0|
    |control_data_in_V_last_V_0_state            |    2|   0|    2|          0|
    |ecpri_mux_state                             |    2|   0|    2|          0|
    |ecpri_mux_state_load_reg_484                |    2|   0|    2|          0|
    |ecpri_mux_state_load_reg_484_pp0_iter1_reg  |    2|   0|    2|          0|
    |icmp_ln887_reg_489                          |    1|   0|    1|          0|
    |icmp_ln887_reg_489_pp0_iter1_reg            |    1|   0|    1|          0|
    |layer_count_V                               |    3|   0|    3|          0|
    |mux_cnfg_V                                  |   96|   0|   96|          0|
    |mux_data_out_V_data_V_1_payload_A           |  128|   0|  128|          0|
    |mux_data_out_V_data_V_1_payload_B           |  128|   0|  128|          0|
    |mux_data_out_V_data_V_1_sel_rd              |    1|   0|    1|          0|
    |mux_data_out_V_data_V_1_sel_wr              |    1|   0|    1|          0|
    |mux_data_out_V_data_V_1_state               |    2|   0|    2|          0|
    |mux_data_out_V_keep_V_1_sel_rd              |    1|   0|    1|          0|
    |mux_data_out_V_keep_V_1_state               |    2|   0|    2|          0|
    |mux_data_out_V_last_V_1_payload_A           |    1|   0|    1|          0|
    |mux_data_out_V_last_V_1_payload_B           |    1|   0|    1|          0|
    |mux_data_out_V_last_V_1_sel_rd              |    1|   0|    1|          0|
    |mux_data_out_V_last_V_1_sel_wr              |    1|   0|    1|          0|
    |mux_data_out_V_last_V_1_state               |    2|   0|    2|          0|
    |mux_data_out_V_user_V_1_sel_rd              |    1|   0|    1|          0|
    |mux_data_out_V_user_V_1_state               |    2|   0|    2|          0|
    |numSection_V                                |   12|   0|   12|          0|
    |numSection_V_load_reg_469                   |   12|   0|   12|          0|
    |numSection_V_load_reg_469_pp0_iter1_reg     |   12|   0|   12|          0|
    |section_count_V                             |   12|   0|   12|          0|
    |t_V_1_reg_479                               |    3|   0|    3|          0|
    |t_V_1_reg_479_pp0_iter1_reg                 |    3|   0|    3|          0|
    |t_V_reg_474                                 |   12|   0|   12|          0|
    |t_V_reg_474_pp0_iter1_reg                   |   12|   0|   12|          0|
    |tlast_counter_V                             |    8|   0|    8|          0|
    |tmp_data_V_1_reg_493                        |  128|   0|  128|          0|
    |tmp_data_V_reg_503                          |  128|   0|  128|          0|
    |tmp_last_V_1_reg_498                        |    1|   0|    1|          0|
    |tmp_last_V_reg_508                          |    1|   0|    1|          0|
    |user_data_in_V_data_V_0_payload_A           |  128|   0|  128|          0|
    |user_data_in_V_data_V_0_payload_B           |  128|   0|  128|          0|
    |user_data_in_V_data_V_0_sel_rd              |    1|   0|    1|          0|
    |user_data_in_V_data_V_0_sel_wr              |    1|   0|    1|          0|
    |user_data_in_V_data_V_0_state               |    2|   0|    2|          0|
    |user_data_in_V_last_V_0_payload_A           |    1|   0|    1|          0|
    |user_data_in_V_last_V_0_payload_B           |    1|   0|    1|          0|
    |user_data_in_V_last_V_0_sel_rd              |    1|   0|    1|          0|
    |user_data_in_V_last_V_0_sel_wr              |    1|   0|    1|          0|
    |user_data_in_V_last_V_0_state               |    2|   0|    2|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1260|   0| 1260|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+--------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+--------------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_none |         ecpri_mux        | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_none |         ecpri_mux        | return value |
|control_data_in_TDATA     |  in |  128|     axis     | control_data_in_V_data_V |    pointer   |
|control_data_in_TVALID    |  in |    1|     axis     | control_data_in_V_last_V |    pointer   |
|control_data_in_TREADY    | out |    1|     axis     | control_data_in_V_last_V |    pointer   |
|control_data_in_TLAST     |  in |    1|     axis     | control_data_in_V_last_V |    pointer   |
|control_data_in_TUSER     |  in |    1|     axis     | control_data_in_V_user_V |    pointer   |
|control_data_in_TKEEP     |  in |   16|     axis     | control_data_in_V_keep_V |    pointer   |
|user_data_in_TDATA        |  in |  128|     axis     |   user_data_in_V_data_V  |    pointer   |
|user_data_in_TVALID       |  in |    1|     axis     |   user_data_in_V_last_V  |    pointer   |
|user_data_in_TREADY       | out |    1|     axis     |   user_data_in_V_last_V  |    pointer   |
|user_data_in_TLAST        |  in |    1|     axis     |   user_data_in_V_last_V  |    pointer   |
|user_data_in_TUSER        |  in |    1|     axis     |   user_data_in_V_user_V  |    pointer   |
|user_data_in_TKEEP        |  in |   16|     axis     |   user_data_in_V_keep_V  |    pointer   |
|mux_data_out_TDATA        | out |  128|     axis     |   mux_data_out_V_data_V  |    pointer   |
|mux_data_out_TREADY       |  in |    1|     axis     |   mux_data_out_V_data_V  |    pointer   |
|mux_data_out_TVALID       | out |    1|     axis     |   mux_data_out_V_last_V  |    pointer   |
|mux_data_out_TLAST        | out |    1|     axis     |   mux_data_out_V_last_V  |    pointer   |
|mux_data_out_TUSER        | out |    1|     axis     |   mux_data_out_V_user_V  |    pointer   |
|mux_data_out_TKEEP        | out |   16|     axis     |   mux_data_out_V_keep_V  |    pointer   |
|mux_config_in_V_V_TDATA   |  in |   96|     axis     |     mux_config_in_V_V    |    pointer   |
|mux_config_in_V_V_TVALID  |  in |    1|     axis     |     mux_config_in_V_V    |    pointer   |
|mux_config_in_V_V_TREADY  | out |    1|     axis     |     mux_config_in_V_V    |    pointer   |
|ecpri_mux_state_out_V     | out |    2|    ap_none   |   ecpri_mux_state_out_V  |    pointer   |
|num_section_out_V         | out |   12|    ap_none   |     num_section_out_V    |    pointer   |
|section_count_out_V       | out |   12|    ap_none   |    section_count_out_V   |    pointer   |
|layer_count_out_V         | out |    3|    ap_none   |     layer_count_out_V    |    pointer   |
+--------------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%numSection_V_load = load i12* @numSection_V, align 2" [ecpri_MUX/ecpri_mux.cpp:62]   --->   Operation 4 'load' 'numSection_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = load i12* @section_count_V, align 2" [ecpri_MUX/ecpri_mux.cpp:63]   --->   Operation 5 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V_1 = load i3* @layer_count_V, align 1" [ecpri_MUX/ecpri_mux.cpp:64]   --->   Operation 6 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ecpri_mux_state_load = load i2* @ecpri_mux_state, align 1" [ecpri_MUX/ecpri_mux.cpp:71]   --->   Operation 7 'load' 'ecpri_mux_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_cnfg_V_load = load i96* @mux_cnfg_V, align 8" [ecpri_MUX/ecpri_mux.cpp:102]   --->   Operation 8 'load' 'mux_cnfg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_V_2 = load i8* @tlast_counter_V, align 1" [ecpri_MUX/ecpri_mux.cpp:127]   --->   Operation 9 'load' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "switch i2 %ecpri_mux_state_load, label %._crit_edge263 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
    i2 -1, label %5
  ]" [ecpri_MUX/ecpri_mux.cpp:73]   --->   Operation 10 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V_2, -116" [ecpri_MUX/ecpri_mux.cpp:127]   --->   Operation 11 'icmp' 'icmp_ln887' <Predicate = (ecpri_mux_state_load == 3)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %6, label %10" [ecpri_MUX/ecpri_mux.cpp:127]   --->   Operation 12 'br' <Predicate = (ecpri_mux_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "store i2 0, i2* @ecpri_mux_state, align 1" [ecpri_MUX/ecpri_mux.cpp:143]   --->   Operation 13 'store' <Predicate = (ecpri_mux_state_load == 3 & !icmp_ln887)> <Delay = 0.71>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_4 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %user_data_in_V_data_V, i1* %user_data_in_V_user_V, i16* %user_data_in_V_keep_V, i1* %user_data_in_V_last_V)" [ecpri_MUX/ecpri_mux.cpp:129]   --->   Operation 14 'read' 'empty_4' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i128, i1, i16, i1 } %empty_4, 0" [ecpri_MUX/ecpri_mux.cpp:129]   --->   Operation 15 'extractvalue' 'tmp_data_V_1' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i128, i1, i16, i1 } %empty_4, 3" [ecpri_MUX/ecpri_mux.cpp:129]   --->   Operation 16 'extractvalue' 'tmp_last_V_1' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "store i2 -1, i2* @ecpri_mux_state, align 1" [ecpri_MUX/ecpri_mux.cpp:135]   --->   Operation 17 'store' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887 & !tmp_last_V_1)> <Delay = 0.71>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%add_ln700_2 = add i8 %t_V_2, 1" [ecpri_MUX/ecpri_mux.cpp:132]   --->   Operation 18 'add' 'add_ln700_2' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887 & tmp_last_V_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "store i8 %add_ln700_2, i8* @tlast_counter_V, align 1" [ecpri_MUX/ecpri_mux.cpp:132]   --->   Operation 19 'store' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887 & tmp_last_V_1)> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "br label %._crit_edge263" [ecpri_MUX/ecpri_mux.cpp:145]   --->   Operation 20 'br' <Predicate = (ecpri_mux_state_load == 3)> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %control_data_in_V_data_V, i1* %control_data_in_V_user_V, i16* %control_data_in_V_keep_V, i1* %control_data_in_V_last_V)" [ecpri_MUX/ecpri_mux.cpp:95]   --->   Operation 21 'read' 'empty' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i1, i16, i1 } %empty, 0" [ecpri_MUX/ecpri_mux.cpp:95]   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i128, i1, i16, i1 } %empty, 3" [ecpri_MUX/ecpri_mux.cpp:95]   --->   Operation 23 'extractvalue' 'tmp_last_V' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V, label %3, label %._crit_edge264" [ecpri_MUX/ecpri_mux.cpp:96]   --->   Operation 24 'br' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.65>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln700 = add i12 %t_V, 1" [ecpri_MUX/ecpri_mux.cpp:98]   --->   Operation 25 'add' 'add_ln700' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%icmp_ln879 = icmp eq i12 %add_ln700, %numSection_V_load" [ecpri_MUX/ecpri_mux.cpp:99]   --->   Operation 26 'icmp' 'icmp_ln879' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V)> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "br i1 %icmp_ln879, label %4, label %._crit_edge264" [ecpri_MUX/ecpri_mux.cpp:99]   --->   Operation 27 'br' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V)> <Delay = 0.65>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%add_ln700_1 = add i3 %t_V_1, 1" [ecpri_MUX/ecpri_mux.cpp:100]   --->   Operation 28 'add' 'add_ln700_1' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "store i3 %add_ln700_1, i3* @layer_count_V, align 1" [ecpri_MUX/ecpri_mux.cpp:100]   --->   Operation 29 'store' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = call i12 @_ssdm_op_PartSelect.i12.i96.i32.i32(i96 %mux_cnfg_V_load, i32 12, i32 23)" [ecpri_MUX/ecpri_mux.cpp:103]   --->   Operation 30 'partselect' 'trunc_ln209_1' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "store i12 %trunc_ln209_1, i12* @numSection_V, align 2" [ecpri_MUX/ecpri_mux.cpp:103]   --->   Operation 31 'store' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 32 [1/1] (0.58ns)   --->   "%icmp_ln879_1 = icmp eq i3 %t_V_1, 0" [ecpri_MUX/ecpri_mux.cpp:104]   --->   Operation 32 'icmp' 'icmp_ln879_1' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.17ns)   --->   "%select_ln104 = select i1 %icmp_ln879_1, i2 -1, i2 -2" [ecpri_MUX/ecpri_mux.cpp:104]   --->   Operation 33 'select' 'select_ln104' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.65ns)   --->   "br label %._crit_edge264" [ecpri_MUX/ecpri_mux.cpp:110]   --->   Operation 34 'br' <Predicate = (ecpri_mux_state_load == 2 & tmp_last_V & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%section_count_V_flag = phi i1 [ true, %4 ], [ true, %3 ], [ false, %2 ]"   --->   Operation 35 'phi' 'section_count_V_flag' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%section_count_V_new_s = phi i12 [ 0, %4 ], [ %add_ln700, %3 ], [ undef, %2 ]" [ecpri_MUX/ecpri_mux.cpp:98]   --->   Operation 36 'phi' 'section_count_V_new_s' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%storemerge255 = phi i2 [ %select_ln104, %4 ], [ -2, %3 ], [ -2, %2 ]" [ecpri_MUX/ecpri_mux.cpp:104]   --->   Operation 37 'phi' 'storemerge255' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "store i2 %storemerge255, i2* @ecpri_mux_state, align 1" [ecpri_MUX/ecpri_mux.cpp:116]   --->   Operation 38 'store' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.71>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "br label %._crit_edge263" [ecpri_MUX/ecpri_mux.cpp:121]   --->   Operation 39 'br' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V = call i96 @_ssdm_op_Read.axis.volatile.i96P(i96* %mux_config_in_V_V)" [ecpri_MUX/ecpri_mux.cpp:86]   --->   Operation 40 'read' 'tmp_V' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i96 %tmp_V, i96* @mux_cnfg_V, align 8" [ecpri_MUX/ecpri_mux.cpp:86]   --->   Operation 41 'store' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.65ns)   --->   "store i3 0, i3* @layer_count_V, align 1" [ecpri_MUX/ecpri_mux.cpp:87]   --->   Operation 42 'store' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.65>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i96 %tmp_V to i12" [ecpri_MUX/ecpri_mux.cpp:89]   --->   Operation 43 'trunc' 'trunc_ln209' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "store i12 %trunc_ln209, i12* @numSection_V, align 2" [ecpri_MUX/ecpri_mux.cpp:89]   --->   Operation 44 'store' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.65>
ST_1 : Operation 45 [1/1] (0.71ns)   --->   "store i2 -2, i2* @ecpri_mux_state, align 1" [ecpri_MUX/ecpri_mux.cpp:90]   --->   Operation 45 'store' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.71>
ST_1 : Operation 46 [1/1] (0.65ns)   --->   "store i8 0, i8* @tlast_counter_V, align 1" [ecpri_MUX/ecpri_mux.cpp:91]   --->   Operation 46 'store' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.65>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "br label %._crit_edge263" [ecpri_MUX/ecpri_mux.cpp:92]   --->   Operation 47 'br' <Predicate = (ecpri_mux_state_load == 1)> <Delay = 0.67>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i96P(i96* %mux_config_in_V_V, i32 1)" [ecpri_MUX/ecpri_mux.cpp:76]   --->   Operation 48 'nbreadreq' 'tmp' <Predicate = (ecpri_mux_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i1 %tmp to i2" [ecpri_MUX/ecpri_mux.cpp:76]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = (ecpri_mux_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.71ns)   --->   "store i2 %zext_ln76, i2* @ecpri_mux_state, align 1" [ecpri_MUX/ecpri_mux.cpp:80]   --->   Operation 50 'store' <Predicate = (ecpri_mux_state_load == 0)> <Delay = 0.71>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "br label %._crit_edge263" [ecpri_MUX/ecpri_mux.cpp:83]   --->   Operation 51 'br' <Predicate = (ecpri_mux_state_load == 0)> <Delay = 0.67>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%section_count_V_flag_1 = phi i1 [ false, %codeRepl ], [ false, %11 ], [ %section_count_V_flag, %._crit_edge264 ], [ true, %1 ], [ false, %0 ]"   --->   Operation 52 'phi' 'section_count_V_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%section_count_V_new_1 = phi i12 [ undef, %codeRepl ], [ undef, %11 ], [ %section_count_V_new_s, %._crit_edge264 ], [ 0, %1 ], [ undef, %0 ]" [ecpri_MUX/ecpri_mux.cpp:98]   --->   Operation 53 'phi' 'section_count_V_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %section_count_V_flag_1, label %mergeST, label %._crit_edge263.new"   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i12 %section_count_V_new_1, i12* @section_count_V, align 2" [ecpri_MUX/ecpri_mux.cpp:88]   --->   Operation 55 'store' <Predicate = (section_count_V_flag_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_1, label %7, label %8" [ecpri_MUX/ecpri_mux.cpp:130]   --->   Operation 56 'br' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mux_data_out_V_data_V, i1* %mux_data_out_V_user_V, i16* %mux_data_out_V_keep_V, i1* %mux_data_out_V_last_V, i128 %tmp_data_V_1, i1 false, i16 -1, i1 %tmp_last_V_1)" [ecpri_MUX/ecpri_mux.cpp:139]   --->   Operation 57 'write' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mux_data_out_V_data_V, i1* %mux_data_out_V_user_V, i16* %mux_data_out_V_keep_V, i1* %mux_data_out_V_last_V, i128 %tmp_data_V, i1 false, i16 -1, i1 %tmp_last_V)" [ecpri_MUX/ecpri_mux.cpp:120]   --->   Operation 58 'write' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %control_data_in_V_data_V), !map !76"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %control_data_in_V_user_V), !map !82"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %control_data_in_V_keep_V), !map !86"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %control_data_in_V_last_V), !map !90"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %user_data_in_V_data_V), !map !94"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %user_data_in_V_user_V), !map !98"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %user_data_in_V_keep_V), !map !102"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %user_data_in_V_last_V), !map !106"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %mux_data_out_V_data_V), !map !110"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mux_data_out_V_user_V), !map !114"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %mux_data_out_V_keep_V), !map !118"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mux_data_out_V_last_V), !map !122"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i96* %mux_config_in_V_V), !map !126"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %ecpri_mux_state_out_V), !map !130"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %num_section_out_V), !map !134"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %section_count_out_V), !map !138"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %layer_count_out_V), !map !142"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @ecpri_mux_str) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:27]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:29]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %mux_data_out_V_data_V, i1* %mux_data_out_V_user_V, i16* %mux_data_out_V_keep_V, i1* %mux_data_out_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:30]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %ecpri_mux_state_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:31]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %num_section_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:33]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %section_count_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:34]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %layer_count_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:35]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %user_data_in_V_data_V, i1* %user_data_in_V_user_V, i16* %user_data_in_V_keep_V, i1* %user_data_in_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:37]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %control_data_in_V_data_V, i1* %control_data_in_V_user_V, i16* %control_data_in_V_keep_V, i1* %control_data_in_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:38]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* %mux_config_in_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ecpri_MUX/ecpri_mux.cpp:39]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i12P(i12* %num_section_out_V, i12 %numSection_V_load)" [ecpri_MUX/ecpri_mux.cpp:62]   --->   Operation 87 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i12P(i12* %section_count_out_V, i12 %t_V)" [ecpri_MUX/ecpri_mux.cpp:63]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i3P(i3* %layer_count_out_V, i3 %t_V_1)" [ecpri_MUX/ecpri_mux.cpp:64]   --->   Operation 89 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i2P(i2* %ecpri_mux_state_out_V, i2 %ecpri_mux_state_load)" [ecpri_MUX/ecpri_mux.cpp:71]   --->   Operation 90 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 91 'br' <Predicate = (ecpri_mux_state_load == 3 & !icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 92 'br' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887 & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %9" [ecpri_MUX/ecpri_mux.cpp:133]   --->   Operation 93 'br' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887 & tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mux_data_out_V_data_V, i1* %mux_data_out_V_user_V, i16* %mux_data_out_V_keep_V, i1* %mux_data_out_V_last_V, i128 %tmp_data_V_1, i1 false, i16 -1, i1 %tmp_last_V_1)" [ecpri_MUX/ecpri_mux.cpp:139]   --->   Operation 94 'write' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %11" [ecpri_MUX/ecpri_mux.cpp:140]   --->   Operation 95 'br' <Predicate = (ecpri_mux_state_load == 3 & icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %mux_data_out_V_data_V, i1* %mux_data_out_V_user_V, i16* %mux_data_out_V_keep_V, i1* %mux_data_out_V_last_V, i128 %tmp_data_V, i1 false, i16 -1, i1 %tmp_last_V)" [ecpri_MUX/ecpri_mux.cpp:120]   --->   Operation 96 'write' <Predicate = (ecpri_mux_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge263.new"   --->   Operation 97 'br' <Predicate = (section_count_V_flag_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "ret void" [ecpri_MUX/ecpri_mux.cpp:147]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ control_data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ user_data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mux_data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mux_data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mux_data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mux_data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mux_config_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ecpri_mux_state_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_section_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ section_count_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_count_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numSection_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ section_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ecpri_mux_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mux_cnfg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tlast_counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numSection_V_load      (load         ) [ 0111]
t_V                    (load         ) [ 0111]
t_V_1                  (load         ) [ 0111]
ecpri_mux_state_load   (load         ) [ 0111]
mux_cnfg_V_load        (load         ) [ 0000]
t_V_2                  (load         ) [ 0000]
switch_ln73            (switch       ) [ 0000]
icmp_ln887             (icmp         ) [ 0111]
br_ln127               (br           ) [ 0000]
store_ln143            (store        ) [ 0000]
empty_4                (read         ) [ 0000]
tmp_data_V_1           (extractvalue ) [ 0111]
tmp_last_V_1           (extractvalue ) [ 0111]
store_ln135            (store        ) [ 0000]
add_ln700_2            (add          ) [ 0000]
store_ln132            (store        ) [ 0000]
br_ln145               (br           ) [ 0000]
empty                  (read         ) [ 0000]
tmp_data_V             (extractvalue ) [ 0111]
tmp_last_V             (extractvalue ) [ 0111]
br_ln96                (br           ) [ 0000]
add_ln700              (add          ) [ 0000]
icmp_ln879             (icmp         ) [ 0100]
br_ln99                (br           ) [ 0000]
add_ln700_1            (add          ) [ 0000]
store_ln100            (store        ) [ 0000]
trunc_ln209_1          (partselect   ) [ 0000]
store_ln103            (store        ) [ 0000]
icmp_ln879_1           (icmp         ) [ 0000]
select_ln104           (select       ) [ 0000]
br_ln110               (br           ) [ 0000]
section_count_V_flag   (phi          ) [ 0000]
section_count_V_new_s  (phi          ) [ 0000]
storemerge255          (phi          ) [ 0000]
store_ln116            (store        ) [ 0000]
br_ln121               (br           ) [ 0000]
tmp_V                  (read         ) [ 0000]
store_ln86             (store        ) [ 0000]
store_ln87             (store        ) [ 0000]
trunc_ln209            (trunc        ) [ 0000]
store_ln89             (store        ) [ 0000]
store_ln90             (store        ) [ 0000]
store_ln91             (store        ) [ 0000]
br_ln92                (br           ) [ 0000]
tmp                    (nbreadreq    ) [ 0000]
zext_ln76              (zext         ) [ 0000]
store_ln80             (store        ) [ 0000]
br_ln83                (br           ) [ 0000]
section_count_V_flag_1 (phi          ) [ 0111]
section_count_V_new_1  (phi          ) [ 0000]
br_ln0                 (br           ) [ 0000]
store_ln88             (store        ) [ 0000]
br_ln130               (br           ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
specbitsmap_ln0        (specbitsmap  ) [ 0000]
spectopmodule_ln0      (spectopmodule) [ 0000]
specpipeline_ln27      (specpipeline ) [ 0000]
specinterface_ln29     (specinterface) [ 0000]
specinterface_ln30     (specinterface) [ 0000]
specinterface_ln31     (specinterface) [ 0000]
specinterface_ln33     (specinterface) [ 0000]
specinterface_ln34     (specinterface) [ 0000]
specinterface_ln35     (specinterface) [ 0000]
specinterface_ln37     (specinterface) [ 0000]
specinterface_ln38     (specinterface) [ 0000]
specinterface_ln39     (specinterface) [ 0000]
write_ln62             (write        ) [ 0000]
write_ln63             (write        ) [ 0000]
write_ln64             (write        ) [ 0000]
write_ln71             (write        ) [ 0000]
br_ln0                 (br           ) [ 0000]
br_ln0                 (br           ) [ 0000]
br_ln133               (br           ) [ 0000]
write_ln139            (write        ) [ 0000]
br_ln140               (br           ) [ 0000]
write_ln120            (write        ) [ 0000]
br_ln0                 (br           ) [ 0000]
ret_ln147              (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="control_data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="control_data_in_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_data_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_data_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="user_data_in_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="user_data_in_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="user_data_in_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="user_data_in_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="user_data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mux_data_out_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mux_data_out_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mux_data_out_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mux_data_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mux_config_in_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_config_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ecpri_mux_state_out_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ecpri_mux_state_out_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="num_section_out_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_section_out_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="section_count_out_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="section_count_out_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_count_out_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_count_out_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="numSection_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numSection_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="section_count_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="section_count_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_count_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_count_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ecpri_mux_state">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ecpri_mux_state"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mux_cnfg_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux_cnfg_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tlast_counter_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tlast_counter_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i96P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i96P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ecpri_mux_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i12P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i3P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i2P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="empty_4_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="146" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="1" index="5" bw="146" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="146" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="16" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="1" index="5" bw="146" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_V_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="96" slack="0"/>
<pin id="148" dir="0" index="1" bw="96" slack="0"/>
<pin id="149" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_nbreadreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="96" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="128" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="16" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="0" index="5" bw="128" slack="1"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="0" index="7" bw="1" slack="0"/>
<pin id="169" dir="0" index="8" bw="1" slack="1"/>
<pin id="170" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/2 write_ln120/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln62_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="2"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln63_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="12" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="2"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln64_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="2"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln71_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="0" index="2" bw="2" slack="2"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="section_count_V_flag_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="section_count_V_flag (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="section_count_V_flag_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="section_count_V_flag/1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="section_count_V_new_s_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="222" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="section_count_V_new_s (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="section_count_V_new_s_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="1" slack="0"/>
<pin id="229" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="section_count_V_new_s/1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="storemerge255_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="235" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge255 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="storemerge255_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="4" bw="2" slack="0"/>
<pin id="242" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge255/1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="section_count_V_flag_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="section_count_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="section_count_V_flag_1_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="4" bw="1" slack="0"/>
<pin id="255" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="1" slack="0"/>
<pin id="257" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="8" bw="1" slack="0"/>
<pin id="259" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="10" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="section_count_V_flag_1/1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="section_count_V_new_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="269" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opset="section_count_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="section_count_V_new_1_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="4" bw="12" slack="0"/>
<pin id="276" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="1" slack="0"/>
<pin id="278" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="8" bw="1" slack="0"/>
<pin id="280" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="10" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="section_count_V_new_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="numSection_V_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numSection_V_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="t_V_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="t_V_1_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ecpri_mux_state_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ecpri_mux_state_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="mux_cnfg_V_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="96" slack="0"/>
<pin id="305" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_cnfg_V_load/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="t_V_2_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln887_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln143_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_data_V_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="146" slack="0"/>
<pin id="325" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_last_V_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="146" slack="0"/>
<pin id="329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln135_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln700_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln132_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_data_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="146" slack="0"/>
<pin id="351" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_last_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="146" slack="0"/>
<pin id="355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln700_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln879_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln700_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln100_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln209_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="96" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln209_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln103_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln879_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln104_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln116_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln86_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="96" slack="0"/>
<pin id="421" dir="0" index="1" bw="96" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln87_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln209_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="96" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln89_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln90_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln91_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln76_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln80_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln88_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="0"/>
<pin id="465" dir="0" index="1" bw="12" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="numSection_V_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="2"/>
<pin id="471" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="numSection_V_load "/>
</bind>
</comp>

<comp id="474" class="1005" name="t_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="2"/>
<pin id="476" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="479" class="1005" name="t_V_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="2"/>
<pin id="481" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="ecpri_mux_state_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="1"/>
<pin id="486" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="ecpri_mux_state_load "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln887_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_data_V_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="128" slack="1"/>
<pin id="495" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_last_V_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_data_V_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="128" slack="1"/>
<pin id="505" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_last_V_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="141"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="84" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="86" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="171"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="176"><net_src comp="74" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="183"><net_src comp="116" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="116" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="120" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="231"><net_src comp="76" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="223" pin=4"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="263"><net_src comp="209" pin="6"/><net_sink comp="249" pin=4"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="249" pin=6"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="249" pin=8"/></net>

<net id="266"><net_src comp="249" pin="10"/><net_sink comp="246" pin=0"/></net>

<net id="282"><net_src comp="78" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="283"><net_src comp="78" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="284"><net_src comp="223" pin="6"/><net_sink comp="270" pin=4"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="270" pin=6"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="270" pin=8"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="122" pin="5"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="122" pin="5"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="307" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="134" pin="5"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="134" pin="5"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="291" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="357" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="287" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="295" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="303" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="68" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="382" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="295" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="417"><net_src comp="236" pin="6"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="40" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="146" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="146" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="40" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="152" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="270" pin="10"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="287" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="477"><net_src comp="291" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="482"><net_src comp="295" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="487"><net_src comp="299" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="492"><net_src comp="311" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="323" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="501"><net_src comp="327" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="506"><net_src comp="349" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="511"><net_src comp="353" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="160" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mux_data_out_V_data_V | {3 }
	Port: mux_data_out_V_user_V | {3 }
	Port: mux_data_out_V_keep_V | {3 }
	Port: mux_data_out_V_last_V | {3 }
	Port: ecpri_mux_state_out_V | {3 }
	Port: num_section_out_V | {3 }
	Port: section_count_out_V | {3 }
	Port: layer_count_out_V | {3 }
	Port: numSection_V | {1 }
	Port: section_count_V | {1 }
	Port: layer_count_V | {1 }
	Port: ecpri_mux_state | {1 }
	Port: mux_cnfg_V | {1 }
	Port: tlast_counter_V | {1 }
 - Input state : 
	Port: ecpri_mux : control_data_in_V_data_V | {1 }
	Port: ecpri_mux : control_data_in_V_user_V | {1 }
	Port: ecpri_mux : control_data_in_V_keep_V | {1 }
	Port: ecpri_mux : control_data_in_V_last_V | {1 }
	Port: ecpri_mux : user_data_in_V_data_V | {1 }
	Port: ecpri_mux : user_data_in_V_user_V | {1 }
	Port: ecpri_mux : user_data_in_V_keep_V | {1 }
	Port: ecpri_mux : user_data_in_V_last_V | {1 }
	Port: ecpri_mux : mux_config_in_V_V | {1 }
	Port: ecpri_mux : numSection_V | {1 }
	Port: ecpri_mux : section_count_V | {1 }
	Port: ecpri_mux : layer_count_V | {1 }
	Port: ecpri_mux : ecpri_mux_state | {1 }
	Port: ecpri_mux : mux_cnfg_V | {1 }
	Port: ecpri_mux : tlast_counter_V | {1 }
  - Chain level:
	State 1
		switch_ln73 : 1
		icmp_ln887 : 1
		br_ln127 : 2
		add_ln700_2 : 1
		store_ln132 : 2
		br_ln96 : 1
		add_ln700 : 1
		icmp_ln879 : 2
		br_ln99 : 3
		add_ln700_1 : 1
		store_ln100 : 2
		trunc_ln209_1 : 1
		store_ln103 : 2
		icmp_ln879_1 : 1
		select_ln104 : 2
		section_count_V_flag : 4
		section_count_V_new_s : 4
		storemerge255 : 4
		store_ln116 : 5
		store_ln89 : 1
		store_ln80 : 1
		section_count_V_flag_1 : 5
		section_count_V_new_1 : 5
		br_ln0 : 6
		store_ln88 : 6
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln700_2_fu_337   |    0    |    15   |
|    add   |     add_ln700_fu_357    |    0    |    19   |
|          |    add_ln700_1_fu_370   |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln887_fu_311    |    0    |    11   |
|   icmp   |    icmp_ln879_fu_364    |    0    |    13   |
|          |   icmp_ln879_1_fu_398   |    0    |    9    |
|----------|-------------------------|---------|---------|
|  select  |   select_ln104_fu_404   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |   empty_4_read_fu_122   |    0    |    0    |
|   read   |    empty_read_fu_134    |    0    |    0    |
|          |    tmp_V_read_fu_146    |    0    |    0    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_152  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_160    |    0    |    0    |
|          | write_ln62_write_fu_178 |    0    |    0    |
|   write  | write_ln63_write_fu_185 |    0    |    0    |
|          | write_ln64_write_fu_192 |    0    |    0    |
|          | write_ln71_write_fu_199 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_1_fu_323   |    0    |    0    |
|extractvalue|   tmp_last_V_1_fu_327   |    0    |    0    |
|          |    tmp_data_V_fu_349    |    0    |    0    |
|          |    tmp_last_V_fu_353    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|   trunc_ln209_1_fu_382  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln209_fu_431   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln76_fu_453    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    80   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| ecpri_mux_state_load_reg_484 |    2   |
|      icmp_ln887_reg_489      |    1   |
|   numSection_V_load_reg_469  |   12   |
|section_count_V_flag_1_reg_246|    1   |
| section_count_V_flag_reg_206 |    1   |
| section_count_V_new_1_reg_267|   12   |
| section_count_V_new_s_reg_220|   12   |
|     storemerge255_reg_233    |    2   |
|         t_V_1_reg_479        |    3   |
|          t_V_reg_474         |   12   |
|     tmp_data_V_1_reg_493     |   128  |
|      tmp_data_V_reg_503      |   128  |
|     tmp_last_V_1_reg_498     |    1   |
|      tmp_last_V_reg_508      |    1   |
+------------------------------+--------+
|             Total            |   316  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_160 |  p5  |   2  |  128 |   256  ||    9    |
| grp_write_fu_160 |  p8  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   316  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   316  |   98   |
+-----------+--------+--------+--------+
