/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[6] | in_data[18]);
  assign celloutsig_1_15z = ~(celloutsig_1_3z[3] | celloutsig_1_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z | celloutsig_0_7z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[2] | celloutsig_0_3z[3]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[1] | celloutsig_0_10z);
  assign celloutsig_0_17z = ~(celloutsig_0_9z | celloutsig_0_5z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_17z | celloutsig_0_17z);
  assign celloutsig_0_19z = { celloutsig_0_1z[4:2], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z } + { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_6z } + { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_0_2z = celloutsig_0_0z[17:13] + celloutsig_0_0z[10:6];
  assign celloutsig_1_2z = celloutsig_1_1z === in_data[146:143];
  assign celloutsig_0_9z = { celloutsig_0_0z[6:3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z } === { celloutsig_0_3z[1:0], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_6z } === in_data[66:63];
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z } > { in_data[42:31], celloutsig_0_8z };
  assign celloutsig_1_16z = ! { celloutsig_1_5z[6:1], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_3z < celloutsig_0_3z;
  assign celloutsig_0_18z = { celloutsig_0_5z[14:12], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_13z } < in_data[35:20];
  assign celloutsig_1_1z = { in_data[147:145], celloutsig_1_0z } % { 1'h1, in_data[115:113] };
  assign celloutsig_1_7z = celloutsig_1_1z % { 1'h1, celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_1_19z = { celloutsig_1_5z[4:3], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_16z } % { 1'h1, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_6z = celloutsig_0_5z[15:13] % { 1'h1, celloutsig_0_1z[2], celloutsig_0_4z };
  assign celloutsig_0_38z = { celloutsig_0_12z[2:1], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_18z } | { celloutsig_0_5z[9:6], celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_33z };
  assign celloutsig_0_33z = celloutsig_0_32z[1] & celloutsig_0_7z;
  assign celloutsig_0_39z = celloutsig_0_7z & celloutsig_0_21z[3];
  assign celloutsig_1_0z = in_data[136] & in_data[106];
  assign celloutsig_1_4z = in_data[135] & celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_4z & celloutsig_1_3z[0];
  assign celloutsig_0_15z = celloutsig_0_0z[3] & celloutsig_0_12z[0];
  assign celloutsig_0_23z = celloutsig_0_20z & celloutsig_0_17z;
  assign celloutsig_1_10z = ^ { celloutsig_1_8z[2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_14z = ^ { in_data[145:143], celloutsig_1_4z };
  assign celloutsig_1_18z = ^ { celloutsig_1_1z[3], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_8z = { celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_0z } >>> { celloutsig_1_7z[2:1], celloutsig_1_2z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } - in_data[118:115];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } - in_data[125:119];
  assign celloutsig_0_5z = in_data[41:26] - { in_data[84:74], celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_3z[4:2] - celloutsig_0_1z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_12z[1], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z } - { celloutsig_0_2z[2:0], celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 18'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[63:46];
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_32z = { celloutsig_0_22z[2:0], celloutsig_0_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = celloutsig_0_2z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = in_data[81:74];
  assign { out_data[128], out_data[106:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
