;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	JMZ -1, @-20
	SUB 0, 2
	CMP @121, 106
	SLT #670, 1
	JMZ -1, @-20
	JMZ -1, @-20
	ADD 210, 62
	SLT 0, 0
	JMZ @670, <1
	CMP @-127, 100
	DJN <130, 9
	CMP -0, 900
	MOV -1, <-20
	MOV -1, <-20
	SLT 300, 90
	CMP @-127, 100
	JMP -523, @20
	ADD 0, 0
	SUB -507, <-120
	SLT #670, 1
	SPL 10, <-954
	JMP -1, @-20
	JMZ -1, @-20
	SPL 10, <-954
	SUB @121, 106
	CMP -507, <-120
	CMP @-727, -100
	SUB @823, <-136
	SLT 30, @12
	SUB @121, 106
	CMP @0, <2
	SUB @-127, 100
	SLT @721, 106
	SPL 0, <-54
	SPL 0, <-54
	JMP @12, <210
	JMP @12, <210
	SLT 30, @12
	ADD -1, <-20
	JMP <-127, 100
	ADD 280, 60
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
