Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,HS USB,Multi-Mode UART,XTLOSC
Primitives/Primitives,1,0,0,0,42,0,0,0,0,0,0,0,0
top_sb_0/CCC_0/Primitives,0,0,0,0,0,0,1,1,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AHBAccCntrl/Primitives,156,164,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AHBtoAXI_sync/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AXIAccCntrl/Primitives,562,191,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_AXItoAHB_sync/Primitives,4,8,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_RST_A/Primitives,0,2,0,0,0,0,0,1,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_RdChannelFifo/Primitives,186,266,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_RdChannelFifo/U_RDCH_RAM/Primitives,0,0,72,72,0,2,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/Primitives,252,332,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/U_WRCH_RAM/Primitives,1,0,144,144,0,4,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/Primitives,4,7,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/genblk20.inst_matrix_S16/Primitives,74,46,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/genblk20.inst_matrix_S16/inst_ra_channel/genblk1.inst_rdmatrix_4Mto1S/Primitives,9,72,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/genblk20.inst_matrix_S16/inst_ra_channel/genblk1.inst_rdmatrix_4Mto1S/URA_ARBITER0/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/genblk20.inst_matrix_S16/inst_wa_channel/genblk1.inst_wrmatrix_4Mto1S/Primitives,10,75,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/genblk20.inst_matrix_S16/inst_wa_channel/genblk1.inst_wrmatrix_4Mto1S/UWA_ARBITER/Primitives,53,6,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/genblk20.inst_matrix_S16/inst_wd_channel/Primitives,0,76,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/inst_matrix_m0/inst_rd_channel/inst_rdmatrix_16Sto1M/Primitives,81,69,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk2.u_interconnect_ntom/inst_matrix_m0/inst_wresp_channel/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk23.slave_stage16/Primitives,4,148,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/COREAXI_0/genblk3.master_stage0/Primitives,78,389,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/CORERESETP_0/Primitives,2,11,0,0,0,0,0,1,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,59,60,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/slavestage_10/Primitives,32,1,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/CoreAHBLite_0/matrix4x16/slavestage_10/slave_arbiter/Primitives,84,5,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/Primitives,2,28,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/Primitives,45,45,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/Primitives,115,105,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.0.openbank_r1_i/Primitives,81,53,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.1.openbank_r1_i/Primitives,106,53,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.2.openbank_r1_i/Primitives,116,53,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/CoreSDR_0/fastinit_1/fastsdram_1/openbank_gen.3.openbank_r1_i/Primitives,61,53,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/MSS_SMC_0/Primitives,600,251,0,0,0,0,0,0,0,0,0,0,0
top_sb_0/OSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,0,0,1
top_sb_0/top_sb_MSS_0/Primitives,32,0,0,0,32,0,0,0,1,0,0,0,0
