

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Sun Oct 22 11:32:07 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATB	set	3978
    48   000000                     _TRISB	set	3987
    49   000000                     _ADCON1	set	4033
    50   000000                     _OSCCON	set	4051
    51   000000                     _INTCON2bits	set	4081
    52   000000                     _INTCONbits	set	4082
    53   000000                     _RCONbits	set	4048
    54   000000                     _TRISD	set	3989
    55   000000                     _LATD	set	3980
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60   007FCA                     __pcinit:
    61                           	callstack 0
    62   007FCA                     start_initialization:
    63                           	callstack 0
    64   007FCA                     __initialization:
    65                           	callstack 0
    66   007FCA                     end_of_initialization:
    67                           	callstack 0
    68   007FCA                     __end_of__initialization:
    69                           	callstack 0
    70   007FCA  0100               	movlb	0
    71   007FCC  EFE8  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74   000000                     __pcstackCOMRAM:
    75                           	callstack 0
    76   000000                     
    77                           ; 1 bytes @ 0x0
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 22 in file "main.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2, cstack
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          0       0       0       0       0       0       0       0       0
   100 ;;      Totals:         0       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        0 bytes
   102 ;; Hardware stack levels required when called: 1
   103 ;; This function calls:
   104 ;;		_Configuration
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111   007FD0                     __ptext0:
   112                           	callstack 0
   113   007FD0                     _main:
   114                           	callstack 30
   115   007FD0                     
   116                           ;main.c: 25:     Configuration();
   117   007FD0  ECEE  F03F         	call	_Configuration	;wreg free
   118   007FD4                     l25:
   119   007FD4  EFEA  F03F         	goto	l25
   120   007FD8  EF00  F000         	goto	start
   121   007FDC                     __end_of_main:
   122                           	callstack 0
   123                           
   124 ;; *************** function _Configuration *****************
   125 ;; Defined at:
   126 ;;		line 33 in file "main.c"
   127 ;; Parameters:    Size  Location     Type
   128 ;;		None
   129 ;; Auto vars:     Size  Location     Type
   130 ;;		None
   131 ;; Return value:  Size  Location     Type
   132 ;;                  1    wreg      void 
   133 ;; Registers used:
   134 ;;		wreg, status,2
   135 ;; Tracked objects:
   136 ;;		On entry : 0/0
   137 ;;		On exit  : 0/0
   138 ;;		Unchanged: 0/0
   139 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   140 ;;      Params:         0       0       0       0       0       0       0       0       0
   141 ;;      Locals:         0       0       0       0       0       0       0       0       0
   142 ;;      Temps:          0       0       0       0       0       0       0       0       0
   143 ;;      Totals:         0       0       0       0       0       0       0       0       0
   144 ;;Total ram usage:        0 bytes
   145 ;; Hardware stack levels used: 1
   146 ;; This function calls:
   147 ;;		Nothing
   148 ;; This function is called by:
   149 ;;		_main
   150 ;; This function uses a non-reentrant model
   151 ;;
   152                           
   153                           	psect	text1
   154   007FDC                     __ptext1:
   155                           	callstack 0
   156   007FDC                     _Configuration:
   157                           	callstack 30
   158   007FDC                     
   159                           ;main.c: 35:     OSCCON = 0x72;
   160   007FDC  0E72               	movlw	114
   161   007FDE  6ED3               	movwf	211,c	;volatile
   162                           
   163                           ;main.c: 36:     ADCON1 = 0x0F;
   164   007FE0  0E0F               	movlw	15
   165   007FE2  6EC1               	movwf	193,c	;volatile
   166                           
   167                           ;main.c: 38:     TRISB = 0x03;
   168   007FE4  0E03               	movlw	3
   169   007FE6  6E93               	movwf	147,c	;volatile
   170                           
   171                           ;main.c: 39:     TRISD = 0x00;
   172   007FE8  0E00               	movlw	0
   173   007FEA  6E95               	movwf	149,c	;volatile
   174                           
   175                           ;main.c: 41:     LATB = 0x00;
   176   007FEC  0E00               	movlw	0
   177   007FEE  6E8A               	movwf	138,c	;volatile
   178                           
   179                           ;main.c: 42:     LATD = 0x00;
   180   007FF0  0E00               	movlw	0
   181   007FF2  6E8C               	movwf	140,c	;volatile
   182   007FF4                     
   183                           ;main.c: 45:     RCONbits.IPEN = 0;
   184   007FF4  9ED0               	bcf	208,7,c	;volatile
   185   007FF6                     
   186                           ;main.c: 46:     INTCONbits.GIE = 1;
   187   007FF6  8EF2               	bsf	242,7,c	;volatile
   188   007FF8                     
   189                           ;main.c: 47:     INTCONbits.INT0IE = 1;
   190   007FF8  88F2               	bsf	242,4,c	;volatile
   191   007FFA                     
   192                           ;main.c: 48:     INTCONbits.INT0IF = 0;
   193   007FFA  92F2               	bcf	242,1,c	;volatile
   194   007FFC                     
   195                           ;main.c: 49:     INTCON2bits.INTEDG0 = 0;
   196   007FFC  9CF1               	bcf	241,6,c	;volatile
   197   007FFE  0012               	return		;funcret
   198   008000                     __end_of_Configuration:
   199                           	callstack 0
   200   000000                     
   201                           	psect	rparam
   202   000000                     
   203                           	psect	config
   204                           
   205                           ;Config register CONFIG1L @ 0x300000
   206                           ;	PLL Prescaler Selection bits
   207                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   208                           ;	System Clock Postscaler Selection bits
   209                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   210                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   211                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   212   300000                     	org	3145728
   213   300000  00                 	db	0
   214                           
   215                           ;Config register CONFIG1H @ 0x300001
   216                           ;	Oscillator Selection bits
   217                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   218                           ;	Fail-Safe Clock Monitor Enable bit
   219                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   220                           ;	Internal/External Oscillator Switchover bit
   221                           ;	IESO = OFF, Oscillator Switchover mode disabled
   222   300001                     	org	3145729
   223   300001  05                 	db	5
   224                           
   225                           ;Config register CONFIG2L @ 0x300002
   226                           ;	Power-up Timer Enable bit
   227                           ;	PWRT = OFF, PWRT disabled
   228                           ;	Brown-out Reset Enable bits
   229                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   230                           ;	Brown-out Reset Voltage bits
   231                           ;	BORV = 3, Minimum setting 2.05V
   232                           ;	USB Voltage Regulator Enable bit
   233                           ;	VREGEN = OFF, USB voltage regulator disabled
   234   300002                     	org	3145730
   235   300002  1F                 	db	31
   236                           
   237                           ;Config register CONFIG2H @ 0x300003
   238                           ;	Watchdog Timer Enable bit
   239                           ;	WDT = ON, WDT enabled
   240                           ;	Watchdog Timer Postscale Select bits
   241                           ;	WDTPS = 32768, 1:32768
   242   300003                     	org	3145731
   243   300003  1F                 	db	31
   244                           
   245                           ; Padding undefined space
   246   300004                     	org	3145732
   247   300004  FF                 	db	255
   248                           
   249                           ;Config register CONFIG3H @ 0x300005
   250                           ;	CCP2 MUX bit
   251                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   252                           ;	PORTB A/D Enable bit
   253                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   254                           ;	Low-Power Timer 1 Oscillator Enable bit
   255                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   256                           ;	MCLR Pin Enable bit
   257                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   258   300005                     	org	3145733
   259   300005  83                 	db	131
   260                           
   261                           ;Config register CONFIG4L @ 0x300006
   262                           ;	Stack Full/Underflow Reset Enable bit
   263                           ;	STVREN = ON, Stack full/underflow will cause Reset
   264                           ;	Single-Supply ICSP Enable bit
   265                           ;	LVP = ON, Single-Supply ICSP enabled
   266                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   267                           ;	ICPRT = OFF, ICPORT disabled
   268                           ;	Extended Instruction Set Enable bit
   269                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   270                           ;	Background Debugger Enable bit
   271                           ;	DEBUG = 0x1, unprogrammed default
   272   300006                     	org	3145734
   273   300006  85                 	db	133
   274                           
   275                           ; Padding undefined space
   276   300007                     	org	3145735
   277   300007  FF                 	db	255
   278                           
   279                           ;Config register CONFIG5L @ 0x300008
   280                           ;	Code Protection bit
   281                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   282                           ;	Code Protection bit
   283                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   284                           ;	Code Protection bit
   285                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   286                           ;	Code Protection bit
   287                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   288   300008                     	org	3145736
   289   300008  0F                 	db	15
   290                           
   291                           ;Config register CONFIG5H @ 0x300009
   292                           ;	Boot Block Code Protection bit
   293                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   294                           ;	Data EEPROM Code Protection bit
   295                           ;	CPD = OFF, Data EEPROM is not code-protected
   296   300009                     	org	3145737
   297   300009  C0                 	db	192
   298                           
   299                           ;Config register CONFIG6L @ 0x30000A
   300                           ;	Write Protection bit
   301                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   302                           ;	Write Protection bit
   303                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   304                           ;	Write Protection bit
   305                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   306                           ;	Write Protection bit
   307                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   308   30000A                     	org	3145738
   309   30000A  0F                 	db	15
   310                           
   311                           ;Config register CONFIG6H @ 0x30000B
   312                           ;	Configuration Register Write Protection bit
   313                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   314                           ;	Boot Block Write Protection bit
   315                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   316                           ;	Data EEPROM Write Protection bit
   317                           ;	WRTD = OFF, Data EEPROM is not write-protected
   318   30000B                     	org	3145739
   319   30000B  E0                 	db	224
   320                           
   321                           ;Config register CONFIG7L @ 0x30000C
   322                           ;	Table Read Protection bit
   323                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   324                           ;	Table Read Protection bit
   325                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   326                           ;	Table Read Protection bit
   327                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   328                           ;	Table Read Protection bit
   329                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   330   30000C                     	org	3145740
   331   30000C  0F                 	db	15
   332                           
   333                           ;Config register CONFIG7H @ 0x30000D
   334                           ;	Boot Block Table Read Protection bit
   335                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   336   30000D                     	org	3145741
   337   30000D  40                 	db	64
   338                           tosu	equ	0xFFF
   339                           tosh	equ	0xFFE
   340                           tosl	equ	0xFFD
   341                           stkptr	equ	0xFFC
   342                           pclatu	equ	0xFFB
   343                           pclath	equ	0xFFA
   344                           pcl	equ	0xFF9
   345                           tblptru	equ	0xFF8
   346                           tblptrh	equ	0xFF7
   347                           tblptrl	equ	0xFF6
   348                           tablat	equ	0xFF5
   349                           prodh	equ	0xFF4
   350                           prodl	equ	0xFF3
   351                           indf0	equ	0xFEF
   352                           postinc0	equ	0xFEE
   353                           postdec0	equ	0xFED
   354                           preinc0	equ	0xFEC
   355                           plusw0	equ	0xFEB
   356                           fsr0h	equ	0xFEA
   357                           fsr0l	equ	0xFE9
   358                           wreg	equ	0xFE8
   359                           indf1	equ	0xFE7
   360                           postinc1	equ	0xFE6
   361                           postdec1	equ	0xFE5
   362                           preinc1	equ	0xFE4
   363                           plusw1	equ	0xFE3
   364                           fsr1h	equ	0xFE2
   365                           fsr1l	equ	0xFE1
   366                           bsr	equ	0xFE0
   367                           indf2	equ	0xFDF
   368                           postinc2	equ	0xFDE
   369                           postdec2	equ	0xFDD
   370                           preinc2	equ	0xFDC
   371                           plusw2	equ	0xFDB
   372                           fsr2h	equ	0xFDA
   373                           fsr2l	equ	0xFD9
   374                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                      _Configuration
 ---------------------------------------------------------------------------------
 (1) _Configuration                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Configuration

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1D      0       0      21        0.0%
BITBIGSFRlhh         2      0       0      22        0.0%
BITBIGSFRlhl         E      0       0      23        0.0%
BITBIGSFRllhh       2B      0       0      24        0.0%
BITBIGSFRllhl        1      0       0      25        0.0%
BITBIGSFRlllhh       6      0       0      26        0.0%
BITBIGSFRlllhl       1      0       0      27        0.0%
BITBIGSFRllll       2A      0       0      28        0.0%
ABS                  0      0       0      29        0.0%
BIGRAM             7FF      0       0      30        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Sun Oct 22 11:32:07 2023

                     l31 7FFE                       l25 7FD4                       l26 7FD4  
                    l711 7FF6                      l713 7FF8                      l715 7FFA  
                    l707 7FDC                      l717 7FFC                      l709 7FF4  
                    l719 7FD0                     _LATB 0F8A                     _LATD 0F8C  
                   _main 7FD0                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISB 0F93                    _TRISD 0F95  
        __initialization 7FCA             __end_of_main 7FDC                   ??_main 0000  
          __activetblptr 0000                   _ADCON1 0FC1                   _OSCCON 0FD3  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7FCA  
          ___rparam_used 0001           __pcstackCOMRAM 0000    __end_of_Configuration 8000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FCA  
                __ramtop 0800                  __ptext0 7FD0                  __ptext1 7FDC  
   end_of_initialization 7FCA      start_initialization 7FCA                 _RCONbits 0FD0  
            _INTCON2bits 0FF1            _Configuration 7FDC                 __Hrparam 0000  
               __Lrparam 0000           ?_Configuration 0000                 isa$xinst 0000  
             _INTCONbits 0FF2          ??_Configuration 0000  
