

================================================================
== Vitis HLS Report for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'
================================================================
* Date:           Thu Dec 29 14:54:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.441 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       82|  20.000 ns|  0.820 us|    2|   82|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_376_5  |        0|       80|         5|          4|          1|  0 ~ 20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      199|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|      137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      137|      331|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_216_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln13_3_fu_232_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln13_4_fu_242_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln13_5_fu_252_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_6_fu_262_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_7_fu_272_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_8_fu_282_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_fu_205_p2    |         +|   0|  0|  14|           7|           7|
    |i_17_fu_182_p2        |         +|   0|  0|  12|           5|           1|
    |icmp_ln376_fu_176_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |this_s_d0             |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 199|         131|          96|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    5|         10|
    |i_5_fu_62                    |   9|          2|    5|         10|
    |seedbuf_address0             |  26|          5|    7|         35|
    |seedbuf_address1             |  26|          5|    7|         35|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   29|        103|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_323             |   7|   0|    7|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_5_fu_62                    |   5|   0|    5|          0|
    |icmp_ln376_reg_319           |   1|   0|    1|          0|
    |seedbuf_load_1_reg_354       |   8|   0|    8|          0|
    |seedbuf_load_2_reg_374       |   8|   0|    8|          0|
    |seedbuf_load_3_reg_379       |   8|   0|    8|          0|
    |seedbuf_load_4_reg_394       |   8|   0|    8|          0|
    |seedbuf_load_5_reg_399       |   8|   0|    8|          0|
    |seedbuf_load_reg_349         |   8|   0|    8|          0|
    |this_s_addr_reg_343          |   5|   0|    5|          0|
    |this_s_load_reg_369          |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 137|   0|  137|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_376_5|  return value|
|div               |   in|    5|     ap_none|                                       div|        scalar|
|add_ln13_2        |   in|    7|     ap_none|                                add_ln13_2|        scalar|
|seedbuf_address0  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|                                   seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q1        |   in|    8|   ap_memory|                                   seedbuf|         array|
|this_s_address0   |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce0        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_we0        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_d0         |  out|   64|   ap_memory|                                    this_s|         array|
|this_s_address1   |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce1        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_q1         |   in|   64|   ap_memory|                                    this_s|         array|
+------------------+-----+-----+------------+------------------------------------------+--------------+

