|10:58:45|I|[1m[32m       ____  _     ____         _    ____ _____[0m
|10:58:45|I|[1m[32m      |  _ \| |__ |___ \       / \  / ___|  ___|[0m
|10:58:45|I|[1m[32m      | |_) | '_ \  __) |____ / _ \| |   | |_[0m
|10:58:45|I|[1m[32m      |  __/| | | |/ __/_____/ ___ \ |___|  _|[0m
|10:58:45|I|[1m[32m      |_|   |_| |_|_____|   /_/   \_\____|_|
[0m
|10:58:45|I|[1m[32m  ____ __  __ ____ ___ _____          _       _ ____    _    ___[0m
|10:58:45|I|[1m[32m / ___|  \/  / ___|_ _|_   _| __ ___ (_)_ __ (_)  _ \  / \  / _ \[0m
|10:58:45|I|[1m[32m| |   | |\/| \___ \| |  | || '_ ` _ \| | '_ \| | | | |/ _ \| | | |[0m
|10:58:45|I|[1m[32m| |___| |  | |___) | |  | || | | | | | | | | | | |_| / ___ \ |_| |[0m
|10:58:45|I|[1m[32m \____|_|  |_|____/___| |_||_| |_| |_|_|_| |_|_|____/_/   \_\__\_\
[0m
|10:58:45|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|10:58:45|I|[32mBootstrapping TCP Server...[0m
|10:58:45|I|[32mTrying to connect to the Power Supply Server...[0m
|10:58:45|I|[1m[34m	--> Operation completed[0m
|10:58:45|I|[1m[35m@@@ Configuring HW parsed from XML file @@@[0m
|10:58:45|I|[32mFound an [1m[33mInner Tracker[0m[32m Readout-board[0m
|10:58:45|I|[1m[34m	--> SW commit number : [1m[33m6385daf271b0cbdb97d5be6ae61558ab123f3f48[1m[34m -- SW tag : [1m[33mv6-24[0m
|10:58:45|I|[1m[34m	--> FW version : [1m[33m5.0[1m[34m -- Date (yy/mm/dd) : [1m[33m25/1/20[1m[34m -- Time (hour:minute:sec) : [1m[33m19:25:43[0m
|10:58:45|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|10:58:45|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|10:58:45|I|[32mInitializing DIO5[0m
|10:58:45|I|[1m[34m	--> Done[0m
|10:58:45|I|[32mReading clock generator (CDCE62005) configuration[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33m10000EB5[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|10:58:45|I|[1m[34m	--> SPI register content: 0x[1m[33m40009D78[0m
|10:58:45|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|10:58:45|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|10:58:45|I|[32mAurora speed set to: [1m[33m1.28 Gbit/s[0m
|10:58:45|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.079 MHz[0m
|10:58:45|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|10:58:45|I|[1m[35m@@@ Configuring frontend for Board Id: [1m[33m0[1m[35m @@@[0m
|10:58:45|I|[32mInternal trigger frequency (if enabled): [1m[33m7461 Hz[0m
|10:58:45|I|[36m=== Configuring FSM fast command block ===[0m
|10:58:45|I|[32mChecking firmware status:[0m
|10:58:45|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|10:58:45|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|10:58:45|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|10:58:45|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|10:58:45|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|10:58:45|I|[32mTrigger counter: [1m[33m0[0m
|10:58:45|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Dual chip, 4=Quad chip)[0m
|10:58:45|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|10:58:45|I|[36m================== Done ==================[0m
|10:58:45|I|[32mInitializing board's registers[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.Aurora_block.self_trigger_en: 0x[1m[33m0 (0)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_pll: 0x[1m[33m0 (0)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.cnf_cmd_ctrl.nb_slow_cmd_before_sync: 0x[1m[33m0 (0)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_pll_words: 0x[1m[33m2 (2)[0m
|10:58:45|I|[1m[34m	--> user.ctrl_regs.reset_reg.nb_of_sync_words: 0x[1m[33m2 (2)[0m
|10:58:45|I|[1m[34m	--> Done[0m
|10:58:45|I|[32mChecking status of the optical links:[0m
|10:58:45|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:58:45|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:58:45|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m  0[1m[34m, i.e.: [1m[33m00000000[0m
|10:58:45|I|[36m=== Configuring frontend chip communication ===[0m
|10:58:45|I|[32mDown-link phase initialization...[0m
|10:58:45|I|[1m[34m	--> Done[0m
|10:58:45|I|[32mInitializing chip communication of hybrid: [1m[33m1[0m
|10:58:45|I|[32mInitializing communication to/from RD53: [1m[33m15[0m
|10:58:45|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:58:46|I|[1m[34m	--> Done[0m
|10:58:46|I|[32mInitializing communication to/from RD53: [1m[33m14[0m
|10:58:46|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:58:46|I|[1m[34m	--> Done[0m
|10:58:46|I|[32mInitializing communication to/from RD53: [1m[33m13[0m
|10:58:46|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:58:46|I|[1m[34m	--> Done[0m
|10:58:46|I|[32mInitializing communication to/from RD53: [1m[33m12[0m
|10:58:46|I|[32mConfiguring up-link lanes and monitoring...[0m
|10:58:46|I|[1m[34m	--> Done[0m
|10:58:46|I|[36m==================== Done =====================[0m
|10:58:46|I|[32mChecking status communication RD53 --> FW[0m
|10:58:46|I|[1m[34m	--> Total number of [1m[33mrequired[1m[34m data lanes: [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:58:46|I|[1m[34m	--> Total number of [1m[33mactive[1m[34m data lanes:   [1m[33m4[1m[34m, i.e. [1m[33m00000000000000000000000011110000[0m
|10:58:46|I|[1m[34m	--> All enabled data lanes are active[0m
|10:58:46|I|[36m===== Configuring frontend chip registers =====[0m
|10:58:46|I|[32mConfiguring chips of hybrid: [1m[33m1[0m
|10:58:46|I|[32mConfiguring RD53: [1m[33m15[0m
|10:58:46|E|[1m[31mError when reading back what was written into RD53 id [1m[33m15[1m[31m reg. [1m[33mDataConcentratorConf[1m[31m: wrote = [1m[33m0[1m[31m, read = [1m[33m31286[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mCoreColEncoderConf[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerMultiplier[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mCLK_DATA_DELAY[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_EN_OUT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mToTDualEdgeCount[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mSEL_CAL_RANGE[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHIT_SAMPLE_MODE[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mCDR_CONFIG_SEL_PD[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnOutputDataChipId[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_ANA[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mToT6to4Mapping[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_M_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerEn[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_2_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_FC_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_TA_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TR_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerDelay[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_0[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIXELSEU_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mANALOG_INJ_MODE[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mTriggerConfig[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_R_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_HIGH[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mRDWRFIFOERROR_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_T_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_LDAC_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_R_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_REF_KRUM_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mCAL_EDGE_FINE_DELAY[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHitOrPatternLUT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TL_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mSKIPPED_TRIGGER_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mREADTRIG_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_3[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mLOCKLOSS_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_WNG_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_ERR_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mCMDERR_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_M_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_3_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_1_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_0_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mGLOBALCONFIGSEU_CNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_MED[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_SEU_COUNT[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_DIG[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_L_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_1[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_L_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_LIN[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_2[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mMON_ADC_TRIM[0m
|10:58:46|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_KRUM_CURR_LIN[0m
|10:58:46|I|[1m[34mParameters that the user should check from the database:[0m
|10:58:46|I|[1m[34m	--> VOLTAGE_TRIM_DIG = [1m[33m14[0m
|10:58:46|I|[1m[34m	--> VOLTAGE_TRIM_ANA = [1m[33m14[0m
|10:58:46|I|[1m[34m	--> Wire bonded chip ID = [1m[33m15[0m
|10:58:46|D|[32mChip Iref code: [1m[33m10[0m
|10:58:46|I|[1m[34m	--> Wire bonded Iref = [1m[33m10[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEfusesConfig[0m
|10:58:47|I|[1m[34m	--> Done[0m
|10:58:47|I|[32me-fuse code: [1m[33m32145[0m
|10:58:47|I|[32mNumber of masked pixels: [1m[33m145152[0m
|10:58:47|I|[32mConfiguring RD53: [1m[33m14[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDataConcentratorConf[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCoreColEncoderConf[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerMultiplier[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCLK_DATA_DELAY[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_EN_OUT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mToTDualEdgeCount[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSEL_CAL_RANGE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHIT_SAMPLE_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCDR_CONFIG_SEL_PD[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnOutputDataChipId[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_ANA[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mToT6to4Mapping[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_M_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerEn[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_2_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_FC_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_TA_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TR_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerDelay[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIXELSEU_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mANALOG_INJ_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mTriggerConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_R_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_HIGH[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRDWRFIFOERROR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_T_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_LDAC_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_R_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_REF_KRUM_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCAL_EDGE_FINE_DELAY[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHitOrPatternLUT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TL_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSKIPPED_TRIGGER_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mREADTRIG_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mLOCKLOSS_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_WNG_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_ERR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCMDERR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_M_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_3_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_1_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_0_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGLOBALCONFIGSEU_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_MED[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_SEU_COUNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_DIG[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_L_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_L_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mMON_ADC_TRIM[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_KRUM_CURR_LIN[0m
|10:58:47|I|[1m[34mParameters that the user should check from the database:[0m
|10:58:47|I|[1m[34m	--> VOLTAGE_TRIM_DIG = [1m[33m14[0m
|10:58:47|I|[1m[34m	--> VOLTAGE_TRIM_ANA = [1m[33m14[0m
|10:58:47|I|[1m[34m	--> Wire bonded chip ID = [1m[33m14[0m
|10:58:47|D|[32mChip Iref code: [1m[33m1[0m
|10:58:47|I|[1m[34m	--> Wire bonded Iref = [1m[33m1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEfusesConfig[0m
|10:58:47|I|[1m[34m	--> Done[0m
|10:58:47|I|[32me-fuse code: [1m[33m29857[0m
|10:58:47|I|[32mNumber of masked pixels: [1m[33m145152[0m
|10:58:47|I|[32mConfiguring RD53: [1m[33m13[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDataConcentratorConf[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCoreColEncoderConf[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerMultiplier[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCLK_DATA_DELAY[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_EN_OUT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mToTDualEdgeCount[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSEL_CAL_RANGE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHIT_SAMPLE_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCDR_CONFIG_SEL_PD[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnOutputDataChipId[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_ANA[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mToT6to4Mapping[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_M_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerEn[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_2_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_FC_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_TA_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TR_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerDelay[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIXELSEU_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mANALOG_INJ_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mTriggerConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_R_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_HIGH[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRDWRFIFOERROR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_T_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_LDAC_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_R_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_REF_KRUM_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCAL_EDGE_FINE_DELAY[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHitOrPatternLUT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TL_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSKIPPED_TRIGGER_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mREADTRIG_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mLOCKLOSS_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_WNG_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_ERR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCMDERR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_M_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_3_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_1_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_0_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGLOBALCONFIGSEU_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_MED[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_SEU_COUNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_DIG[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_L_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_L_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mMON_ADC_TRIM[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_KRUM_CURR_LIN[0m
|10:58:47|I|[1m[34mParameters that the user should check from the database:[0m
|10:58:47|I|[1m[34m	--> VOLTAGE_TRIM_DIG = [1m[33m14[0m
|10:58:47|I|[1m[34m	--> VOLTAGE_TRIM_ANA = [1m[33m14[0m
|10:58:47|I|[1m[34m	--> Wire bonded chip ID = [1m[33m13[0m
|10:58:47|D|[32mChip Iref code: [1m[33m1[0m
|10:58:47|I|[1m[34m	--> Wire bonded Iref = [1m[33m1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEfusesConfig[0m
|10:58:47|I|[1m[34m	--> Done[0m
|10:58:47|I|[32me-fuse code: [1m[33m30753[0m
|10:58:47|I|[32mNumber of masked pixels: [1m[33m145152[0m
|10:58:47|I|[32mConfiguring RD53: [1m[33m12[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDataConcentratorConf[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCoreColEncoderConf[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRingOscConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerMultiplier[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCLK_DATA_DELAY[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_EN_OUT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mToTDualEdgeCount[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSEL_CAL_RANGE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHIT_SAMPLE_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCDR_CONFIG_SEL_PD[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnOutputDataChipId[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_ANA[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mToT6to4Mapping[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_M_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerEn[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_2_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_FC_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_TA_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TR_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSelfTriggerDelay[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_0[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPrecisionToTEnable_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIXELSEU_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mANALOG_INJ_MODE[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mTriggerConfig[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnIsolatedHitRemoval_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_R_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_HIGH[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mRDWRFIFOERROR_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_T_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_LDAC_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_R_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_REF_KRUM_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mCAL_EDGE_FINE_DELAY[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_1[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHitOrPatternLUT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mEnHitsRemoval_2[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_TL_LIN[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mSKIPPED_TRIGGER_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mREADTRIG_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_MASK_3[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mLOCKLOSS_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_WNG_CNT[0m
|10:58:47|D|[1m[34m	--> Succesfully configured chip register [1m[33mBITFLIP_ERR_CNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mCMDERR_CNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_M_LIN[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_3_CNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_1_CNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mHITOR_0_CNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mGLOBALCONFIGSEU_CNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_2[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mVCAL_MED[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_SEU_COUNT[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mVOLTAGE_TRIM_DIG[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_GDAC_L_LIN[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mGP_LVDS_OUT_1[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_PREAMP_L_LIN[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_COMP_LIN[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mEN_CORE_COL_CAL_2[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mMON_ADC_TRIM[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mDAC_KRUM_CURR_LIN[0m
|10:58:48|I|[1m[34mParameters that the user should check from the database:[0m
|10:58:48|I|[1m[34m	--> VOLTAGE_TRIM_DIG = [1m[33m14[0m
|10:58:48|I|[1m[34m	--> VOLTAGE_TRIM_ANA = [1m[33m14[0m
|10:58:48|I|[1m[34m	--> Wire bonded chip ID = [1m[33m12[0m
|10:58:48|D|[32mChip Iref code: [1m[33m9[0m
|10:58:48|I|[1m[34m	--> Wire bonded Iref = [1m[33m9[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mPIX_MODE[0m
|10:58:48|D|[1m[34m	--> Succesfully configured chip register [1m[33mEfusesConfig[0m
|10:58:48|I|[1m[34m	--> Done[0m
|10:58:48|I|[32me-fuse code: [1m[33m32113[0m
|10:58:48|I|[32mNumber of masked pixels: [1m[33m145152[0m
|10:58:48|I|[32mOptimizing up-link slave-chip phases (if any and if needed) for hybrid: [1m[33m1[0m
|10:58:48|I|[1m[34m	--> Done[0m
|10:58:48|I|[36m==================== Done =====================[0m
|10:58:48|I|[32mUsing [1m[33m6[0m[32m threads for data decoding at runtime[0m
|10:58:48|I|[1m[35m@@@ Hardware initialization done @@@[0m
|10:58:48|I|[0m
|10:58:48|E|[1m[31mError: calibration not specified[0m
|10:58:48|I|[1m[31m>>> Destroying interfaces <<<[0m
|10:58:48|I|[32mTrying to shutdown Calibration DQM Server...[0m
|10:58:48|I|[1m[34m	--> Operation completed[0m
|10:58:48|I|[32mTrying to shutdown Monitor DQM Server...[0m
|10:58:48|I|[1m[34m	--> Operation completed[0m
|10:58:48|I|[1m[31m>>> Interfaces  destroyed <<<[0m
