/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_34z;
  reg [13:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[47] ? in_data[63] : in_data[64];
  assign celloutsig_1_1z = in_data[163] ? in_data[150] : in_data[103];
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_5z[6];
  assign celloutsig_0_31z = celloutsig_0_12z ? celloutsig_0_21z[5] : celloutsig_0_26z;
  assign celloutsig_0_13z = ~(celloutsig_0_3z[0] & celloutsig_0_7z[3]);
  assign celloutsig_0_8z = !(celloutsig_0_1z[0] ? celloutsig_0_2z : celloutsig_0_3z[7]);
  assign celloutsig_1_0z = ~in_data[163];
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_9z ^ celloutsig_1_8z;
  assign celloutsig_0_9z = { celloutsig_0_7z[5:0], celloutsig_0_5z } > { in_data[66:61], celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[92:91], celloutsig_0_0z } <= celloutsig_0_1z[2:0];
  assign celloutsig_0_41z = celloutsig_0_34z[4:1] && celloutsig_0_1z;
  assign celloutsig_1_18z = { celloutsig_1_7z[18:16], celloutsig_1_3z, celloutsig_1_1z } && { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_5z[3:1] && { celloutsig_0_11z[2:1], celloutsig_0_10z };
  assign celloutsig_1_2z = ! { in_data[112:110], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = ! { in_data[166:164], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[8:4], celloutsig_0_10z };
  assign celloutsig_0_1z = { in_data[81], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[23:22], in_data[0] };
  assign celloutsig_0_21z = celloutsig_0_18z[14:0] % { 1'h1, celloutsig_0_15z[5:1], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_9z = { celloutsig_1_7z[23:0], celloutsig_1_1z } != { celloutsig_1_5z[5:4], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z[6:1], celloutsig_1_5z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_3z[7:2], celloutsig_0_2z, celloutsig_0_1z } != celloutsig_0_3z[10:0];
  assign celloutsig_0_10z = { celloutsig_0_3z[7:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z } != { celloutsig_0_7z[6:1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_7z[2:0] != celloutsig_0_3z[5:3];
  assign celloutsig_0_26z = { celloutsig_0_5z[5:1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_16z } != celloutsig_0_18z[9:2];
  assign celloutsig_1_7z = ~ in_data[163:138];
  assign celloutsig_0_18z = ~ { celloutsig_0_7z[6:1], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_40z = ~^ { celloutsig_0_3z[3:1], celloutsig_0_8z };
  assign celloutsig_0_16z = ~^ celloutsig_0_11z;
  assign celloutsig_0_29z = ~^ { celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_7z = { in_data[51:46], celloutsig_0_2z } << in_data[6:0];
  assign celloutsig_0_34z = celloutsig_0_21z[8:2] ^ { celloutsig_0_29z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_0_11z = celloutsig_0_5z[3:0] ^ celloutsig_0_1z;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign { celloutsig_1_5z[2], celloutsig_1_5z[4], celloutsig_1_5z[1], celloutsig_1_5z[3], celloutsig_1_5z[6:5] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, in_data[105:104] } ^ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, in_data[128], celloutsig_1_0z };
  assign celloutsig_1_5z[0] = celloutsig_1_5z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
