
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FINALPROJECT_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FINALPROJECT_impl_1.udb 
// Netlist created on Wed Dec  6 14:35:56 2023
// Netlist written on Wed Dec  6 14:36:06 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( nes_data, clk, scoreout, leds, nes_clk, nes_latch, rgb, VSYNC, 
             HSYNC, output_freq );
  input  nes_data, clk;
  output [9:0] scoreout;
  output [7:0] leds;
  output nes_clk, nes_latch;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq;
  wire   \gravity_1.birdpos_9__N_249[17] , \gravity_1.birdpos_9__N_249[16] , 
         \gravity_1.n15651 , \birdpos[5] , \gravity_1.dt[17] , 
         \gravity_1.n8894 , \birdpos[4] , \gravity_1.dt[16] , \gravity_1.s , 
         VSYNC_c, \gravity_1.n8896 , \gravity_1.birdpos_9__N_249[15] , 
         \gravity_1.birdpos_9__N_249[14] , \gravity_1.n15648 , \birdpos[3] , 
         \gravity_1.dt[15] , \gravity_1.n8892 , \birdpos[2] , 
         \gravity_1.dt[14] , \gravity_1.birdpos_9__N_249[13] , 
         \gravity_1.birdpos_9__N_249[12] , \gravity_1.n15645 , \birdpos[1] , 
         \gravity_1.dt[13] , \gravity_1.n8890 , \birdpos[0] , 
         \gravity_1.dt[12] , \gravity_1.birdpos_9__N_249[11] , 
         \gravity_1.birdpos_9__N_249[10] , \gravity_1.n15642 , \gravity_1.n11 , 
         \gravity_1.dt[11] , \gravity_1.n8888 , \gravity_1.n12 , 
         \gravity_1.dt[10] , \gravity_1.birdpos_9__N_249[9] , 
         \gravity_1.birdpos_9__N_249[8] , \gravity_1.n15639 , \gravity_1.n13 , 
         \gravity_1.dt[9] , \gravity_1.n8886 , \gravity_1.n14 , 
         \gravity_1.dt[8] , \gravity_1.birdpos_9__N_249[7] , 
         \gravity_1.birdpos_9__N_249[6] , \gravity_1.n15636 , \gravity_1.n15 , 
         \gravity_1.dt[7] , \gravity_1.n8884 , \gravity_1.n16 , 
         \gravity_1.dt[6] , \gravity_1.birdpos_9__N_249[5] , 
         \gravity_1.birdpos_9__N_249[4] , \gravity_1.n15633 , \gravity_1.n17 , 
         \gravity_1.dt[5] , \gravity_1.n8882 , \gravity_1.n18 , 
         \gravity_1.dt[4] , \gravity_1.birdpos_9__N_249[3] , 
         \gravity_1.birdpos_9__N_249[2] , \gravity_1.n15630 , \gravity_1.n19 , 
         \gravity_1.dt[3] , \gravity_1.n8880 , \gravity_1.n20 , 
         \gravity_1.dt[2] , \gravity_1.birdpos_9__N_249[21] , 
         \gravity_1.birdpos_9__N_249[20] , \gravity_1.n15657 , \birdpos[9] , 
         \gravity_1.dt[21] , \gravity_1.n8898 , \birdpos[8] , 
         \gravity_1.dt[20] , \gravity_1.birdpos_9__N_249[1] , 
         \gravity_1.n15627 , \gravity_1.n21 , \gravity_1.dt[1] , 
         \gravity_1.birdpos_9__N_249[19] , \gravity_1.birdpos_9__N_249[18] , 
         \gravity_1.n15654 , \birdpos[7] , \gravity_1.dt[19] , \birdpos[6] , 
         \gravity_1.dt[18] , \gravity_1.n15624 , \gravity_1.velocity[15] , 
         \gravity_1.n9097 , \gravity_1.velocity[14] , 
         \gravity_1.velocity_8__N_273[9] , \gravity_1.velocity_8__N_273[10] , 
         \gravity_1.n15621 , \gravity_1.velocity[13] , \gravity_1.n9095 , 
         \gravity_1.velocity[12] , \gravity_1.velocity_8__N_273[7] , 
         \gravity_1.velocity_8__N_273[8] , \gravity_1.n15618 , 
         \gravity_1.velocity[11] , \gravity_1.n9093 , \gravity_1.velocity[10] , 
         \gravity_1.velocity_8__N_273[5] , \gravity_1.velocity_8__N_273[6] , 
         \gravity_1.velocity_8__N_273[3] , \gravity_1.n15615 , 
         \gravity_1.velocity[9] , \gravity_1.n9091 , \gravity_1.velocity[8] , 
         \gravity_1.velocity_5__N_280 , \gravity_1.velocity_8__N_273[4] , 
         \gravity_1.velocity_8__N_273[2] , \gravity_1.velocity_8__N_273[1] , 
         \gravity_1.n15612 , \gravity_1.velocity[7] , \gravity_1.n9089 , 
         \gravity_1.velocity[6] , \gravity_1.velocity_8__N_273[0] , 
         \gravity_1.n15609 , VCC_net, \gravity_1.velocity[5] , 
         \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n15687 , 
         \row[4] , \vga_1.n9007 , \row[3] , \vga_1.column_0__N_49 , vga_clk, 
         \vga_1.n9009 , \vga_1.row_9__N_1[2] , \vga_1.row_9__N_1[1] , 
         \vga_1.n15675 , \row[2] , \vga_1.n9005 , \row[1] , 
         \vga_1.row_9__N_1[0] , \vga_1.n15246 , \row[0] , 
         \vga_1.column_9__N_21[9] , \vga_1.n15672 , \vga_1.n9002 , \column[9] , 
         \vga_1.column_0__N_50 , \vga_1.column_9__N_21[8] , 
         \vga_1.column_9__N_21[7] , \vga_1.n15669 , \column[8] , \vga_1.n9000 , 
         \column[7] , \vga_1.column_9__N_21[6] , \vga_1.column_9__N_21[5] , 
         \vga_1.n15666 , \column[6] , \vga_1.n8998 , \column[5] , 
         \vga_1.column_9__N_21[4] , \vga_1.column_9__N_21[3] , \vga_1.n15663 , 
         \column[4] , \vga_1.n8996 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n15660 , \column[2] , \vga_1.n8994 , 
         \column[1] , \vga_1.column_9__N_21[0] , \vga_1.n15240 , \column[0] , 
         \vga_1.row_9__N_1[9] , \vga_1.n15696 , \vga_1.n9013 , \row[9] , 
         \vga_1.row_9__N_1[8] , \vga_1.row_9__N_1[7] , \vga_1.n15693 , 
         \row[8] , \vga_1.n9011 , \row[7] , \vga_1.row_9__N_1[6] , 
         \vga_1.row_9__N_1[5] , \vga_1.n15690 , \row[6] , \row[5] , 
         \pattern_gen_1.n15579 , \tower3xpos[9] , \pattern_gen_1.n8943 , 
         \tower3xpos[8] , \pattern_gen_1.n52_adj_655[7] , 
         \pattern_gen_1.n52_adj_655[8] , \pattern_gen_1.n15309 , 
         \tower3ypos[9] , \pattern_gen_1.n9074 , \tower3ypos[8] , n44_adj_674, 
         n43_adj_673, \pattern_gen_1.n15297 , \tower3ypos[7] , 
         \pattern_gen_1.n9072 , \tower3ypos[6] , n46_adj_676, n45_adj_675, 
         \pattern_gen_1.n15285 , \tower3ypos[5] , \pattern_gen_1.n9070 , 
         \tower3ypos[4] , n48_adj_678, n47_adj_677, \pattern_gen_1.n15573 , 
         \tower3xpos[7] , \pattern_gen_1.n8941 , \tower3xpos[6] , 
         \pattern_gen_1.n52_adj_655[5] , \pattern_gen_1.n52_adj_655[6] , 
         \pattern_gen_1.n15261 , \tower3ypos[3] , \pattern_gen_1.n9068 , 
         \tower3ypos[2] , n50_adj_680, n49_adj_679, \pattern_gen_1.n15567 , 
         \tower3xpos[5] , \pattern_gen_1.n8939 , \tower3xpos[4] , 
         \pattern_gen_1.n52_adj_655[3] , \pattern_gen_1.n52_adj_655[4] , 
         \pattern_gen_1.n15252 , \tower3ypos[1] , n51_adj_681, 
         \pattern_gen_1.n15420 , \tower2ypos[9] , \pattern_gen_1.n9064 , 
         \tower2ypos[8] , n44, n43, \pattern_gen_1.n15516 , 
         \pattern_gen_1.n1[9] , \pattern_gen_1.n52_adj_658[8] , 
         \pattern_gen_1.n9156 , \pattern_gen_1.n1[8] , 
         \pattern_gen_1.n52_adj_658[7] , \pattern_gen_1.cout_adj_579 , 
         \pattern_gen_1.n15510 , n15, \pattern_gen_1.n52_adj_658[6] , 
         \pattern_gen_1.n9154 , n13, \pattern_gen_1.n52_adj_658[5] , 
         \pattern_gen_1.n15504 , \pattern_gen_1.n1[5] , 
         \pattern_gen_1.n52_adj_658[4] , \pattern_gen_1.n9152 , 
         \pattern_gen_1.n1[4] , \pattern_gen_1.n52_adj_658[3] , 
         \pattern_gen_1.n15498 , \pattern_gen_1.n1[3] , 
         \pattern_gen_1.n52_adj_658[2] , \pattern_gen_1.n9150 , 
         \pattern_gen_1.n1[2] , \pattern_gen_1.n52_adj_658[1] , 
         \pattern_gen_1.n15411 , \tower2ypos[7] , \pattern_gen_1.n9062 , 
         \tower2ypos[6] , n46, n45, \pattern_gen_1.n15402 , \tower2ypos[5] , 
         \pattern_gen_1.n9060 , \tower2ypos[4] , n48, n47, 
         \pattern_gen_1.n15492 , n10_adj_672, \pattern_gen_1.n52_adj_658[0] , 
         \pattern_gen_1.n1[0] , \tower1xpos[0] , \pattern_gen_1.n15381 , 
         \tower2ypos[3] , \pattern_gen_1.n9058 , \tower2ypos[2] , n50, n49, 
         \pattern_gen_1.n15519 , \tower1xpos[9] , \pattern_gen_1.n8990 , 
         \tower1xpos[8] , \pattern_gen_1.n15546 , 
         \pattern_gen_1.n52_adj_659[8] , \pattern_gen_1.n9147 , 
         \pattern_gen_1.n52_adj_659[7] , \pattern_gen_1.cout_c , 
         \pattern_gen_1.n15540 , \pattern_gen_1.n52_adj_659[6] , 
         \pattern_gen_1.n9145 , \pattern_gen_1.n52_adj_659[5] , 
         \pattern_gen_1.n15375 , \tower2ypos[1] , n51, \pattern_gen_1.n15513 , 
         \tower1xpos[7] , \pattern_gen_1.n8988 , \tower1xpos[6] , 
         \pattern_gen_1.n15534 , \pattern_gen_1.n52_adj_659[4] , 
         \pattern_gen_1.n9143 , \pattern_gen_1.n52_adj_659[3] , 
         \pattern_gen_1.n15507 , \tower1xpos[5] , \pattern_gen_1.n8986 , 
         \tower1xpos[4] , \pattern_gen_1.n15561 , \tower3xpos[3] , 
         \pattern_gen_1.n8937 , \tower3xpos[2] , 
         \pattern_gen_1.n52_adj_655[1] , \pattern_gen_1.n52_adj_655[2] , 
         \pattern_gen_1.n15555 , \tower3xpos[1] , 
         \pattern_gen_1.n52_adj_655[0] , \pattern_gen_1.n15501 , 
         \tower1xpos[3] , \pattern_gen_1.n8984 , \tower1xpos[2] , 
         \pattern_gen_1.n15528 , \pattern_gen_1.n52_adj_659[2] , 
         \pattern_gen_1.n9141 , \pattern_gen_1.n52_adj_659[1] , 
         \pattern_gen_1.n15522 , \pattern_gen_1.n52_adj_659[0] , 
         \tower2xpos[0] , \pattern_gen_1.n15549 , \tower2xpos[9] , 
         \pattern_gen_1.n9137 , \tower2xpos[8] , \pattern_gen_1.n15543 , 
         \tower2xpos[7] , \pattern_gen_1.n9135 , \tower2xpos[6] , 
         \pattern_gen_1.n15537 , \tower2xpos[5] , \pattern_gen_1.n9133 , 
         \tower2xpos[4] , \pattern_gen_1.n15531 , \tower2xpos[3] , 
         \pattern_gen_1.n9131 , \tower2xpos[2] , \pattern_gen_1.n15525 , 
         \tower2xpos[1] , \pattern_gen_1.n15576 , \pattern_gen_1.n9128 , 
         \pattern_gen_1.cout_adj_588 , \pattern_gen_1.n15570 , 
         \pattern_gen_1.n9126 , \pattern_gen_1.n15564 , \pattern_gen_1.n9124 , 
         \pattern_gen_1.n15495 , \tower1xpos[1] , \pattern_gen_1.n15558 , 
         \pattern_gen_1.n9122 , \pattern_gen_1.n15372 , \tower1ypos[9] , 
         \pattern_gen_1.n8980 , \tower1ypos[8] , n44_adj_683, n43_adj_682, 
         \pattern_gen_1.n15552 , \tower3xpos[0] , \pattern_gen_1.n15369 , 
         \tower1ypos[7] , \pattern_gen_1.n8978 , \tower1ypos[6] , n46_adj_685, 
         n45_adj_684, \pattern_gen_1.n15366 , \tower1ypos[5] , 
         \pattern_gen_1.n8976 , \tower1ypos[4] , n48_adj_687, n47_adj_686, 
         \pattern_gen_1.n15597 , \pattern_gen_1.n9035 , scoreout_c_9, 
         n47_adj_695, cout, \pattern_gen_1.n15363 , \tower1ypos[3] , 
         \pattern_gen_1.n8974 , \tower1ypos[2] , n50_adj_689, n49_adj_688, 
         \pattern_gen_1.n15360 , \tower1ypos[1] , n51_adj_690, 
         \pattern_gen_1.n15594 , scoreout_c_8, \pattern_gen_1.n9033 , 
         scoreout_c_7, n49_adj_697, n48_adj_696, \pattern_gen_1.n15591 , 
         scoreout_c_6, \pattern_gen_1.n9031 , scoreout_c_5, n51_adj_699, 
         n50_adj_698, \pattern_gen_1.n15588 , scoreout_c_4, 
         \pattern_gen_1.n9029 , scoreout_c_3, n53, n52_2, 
         \pattern_gen_1.n15585 , scoreout_c_2, \pattern_gen_1.n9027 , 
         scoreout_c_1, n55, n54, \pattern_gen_1.n15582 , scoreout_c_0, n56, 
         \pattern_gen_1.n15306 , \pattern_gen_1.n9107 , n11, n10_adj_669, 
         \pattern_gen_1.n15294 , \pattern_gen_1.n9105 , n13_adj_670, n12, 
         \pattern_gen_1.n15282 , \pattern_gen_1.n9103 , n15_adj_671, n14, 
         \pattern_gen_1.n15258 , \pattern_gen_1.n9101 , n17, n16, 
         \pattern_gen_1.n15249 , n18, \tower_2.tower2xpos_9__N_117[9] , 
         \tower_2.n15795 , \tower_2.n9167 , \tower_2.tower2xpos_0__N_136 , 
         \tower_2.tower2xpos_9__N_117[8] , \tower_2.tower2xpos_9__N_117[7] , 
         \tower_2.n15792 , \tower_2.n9165 , \tower_2.tower2xpos_9__N_117[6] , 
         \tower_2.tower2xpos_9__N_117[5] , \tower_2.n15789 , \tower_2.n9163 , 
         \tower_2.tower2xpos_9__N_117[4] , \tower_2.tower2xpos_9__N_117[3] , 
         \tower_2.n15786 , \tower_2.n9161 , \tower_2.tower2xpos_9__N_117[2] , 
         \tower_2.tower2xpos_9__N_117[1] , \tower_2.n15783 , \tower_2.n9159 , 
         \tower_2.tower2xpos_9__N_117[0] , \tower_2.n15603 , 
         \tower_2.startcount_5__N_322[5] , \tower_2.n15486 , \tower_2.n8934 , 
         \tower_2.startcount[5] , \tower_2.startcount_1__N_335 , 
         \tower_2.startcount_1__N_336 , \tower_2.counter_9__N_312[9] , 
         \tower_2.n15765 , \tower_2.n9119 , \tower_2.counter[9] , 
         \tower_2.startcount_5__N_322[4] , \tower_2.startcount_5__N_322[3] , 
         \tower_2.n15483 , \tower_2.startcount[4] , \tower_2.n8932 , 
         \tower_2.startcount[3] , \tower_2.counter_9__N_312[8] , 
         \tower_2.counter_9__N_312[7] , \tower_2.n15762 , \tower_2.counter[8] , 
         n118, \tower_2.n9117 , \tower_2.counter[7] , \tower_2.n15423 , 
         \tower_2.tower2ypos_8__N_145 , \tower_2.tower2ypos_9__N_139[8] , 
         \tower_2.counter_9__N_312[6] , \tower_2.counter_9__N_312[5] , 
         \tower_2.n15759 , \tower_2.counter[6] , \tower_2.n9115 , 
         \tower_2.counter[5] , \tower_2.n15414 , 
         \tower_2.tower2ypos_9__N_139[7] , \tower_2.tower2ypos_6__N_156 , 
         \tower_2.tower2ypos_9__N_139[6] , \tower_2.counter_9__N_312[4] , 
         \tower_2.counter_9__N_312[3] , \tower_2.n15756 , \tower_2.counter[4] , 
         \tower_2.n9113 , \tower_2.counter[3] , \tower_2.n15405 , 
         \tower_2.tower2ypos_9__N_139[5] , \tower_2.tower2ypos_4__N_168 , 
         \tower_2.tower2ypos_9__N_139[4] , \tower_2.startcount_5__N_322[2] , 
         \tower_2.startcount_5__N_322[1] , \tower_2.n15480 , 
         \tower_2.startcount[2] , \tower_2.n8930 , \tower_2.startcount[1] , 
         \tower_2.n15384 , \tower_2.tower2ypos_9__N_139[3] , 
         \tower_2.tower2ypos_2__N_178 , \tower_2.counter[2] , 
         \tower_2.counter_9__N_312[2] , \tower_2.counter_9__N_312[1] , 
         \tower_2.n15753 , \tower_2.n9111 , \tower_2.counter[1] , 
         \tower_2.n15378 , \tower_2.startcount_5__N_322[0] , \tower_2.n15477 , 
         \tower_2.n6 , \tower_2.n5812 , \tower_2.counter_9__N_312[0] , 
         \tower_2.n15489 , \counter_adj_700[0] , \tower_2.n15426 , 
         \tower_2.n9206 , \tower_2.n457 , \tower_2.n2103[8] , \tower_2.n15417 , 
         \tower_2.n458 , \tower_2.n9204 , \tower_2.n459 , \tower_2.n2103[6] , 
         \tower_2.n2103[7] , \tower_2.n15408 , \tower_2.n460 , \tower_2.n9202 , 
         \tower_2.n461 , \tower_2.n2103[4] , \tower_2.n2103[5] , 
         \tower_2.n15387 , \tower_2.n2103[3] , \tower_2.n15399 , 
         \tower_2.n9199 , \tower_2.n445[9] , \tower_2.n15396 , \tower_2.n9197 , 
         \tower_2.n445[7] , \tower_2.n445[8] , \tower_2.n15393 , 
         \tower_2.n9195 , \tower_2.n445[5] , \tower_2.n445[6] , 
         \tower_2.n15390 , \tower_2.n445[4] , \nes_1.counter_8__N_362[6] , 
         \nes_1.counter_8__N_362[5] , \nes_1.n15705 , \nes_1.n11 , 
         \nes_1.n8951 , \nes_1.n12 , \nes_1.clk , \nes_1.n8953 , 
         \nes_1.counter_8__N_362[4] , \nes_1.counter_8__N_362[3] , 
         \nes_1.n15702 , \nes_1.n13 , \nes_1.n8949 , \nes_1.n14 , 
         \nes_1.counter_8__N_362[2] , \nes_1.counter_8__N_362[1] , 
         \nes_1.n15699 , \nes_1.n15 , \nes_1.n8947 , \nes_1.n16 , 
         \nes_1.counter_8__N_362[0] , \nes_1.n15429 , \nes_1.n17 , 
         \nes_1.counter_8__N_362[16] , \nes_1.counter_8__N_362[15] , 
         \nes_1.n15720 , \nes_1.NEScount[7] , \nes_1.n8961 , 
         \nes_1.NEScount[6] , \nes_1.counter_8__N_362[14] , 
         \nes_1.counter_8__N_362[13] , \nes_1.n15717 , \nes_1.NEScount[5] , 
         \nes_1.n8959 , \nes_1.NEScount[4] , \nes_1.counter_8__N_362[12] , 
         \nes_1.counter_8__N_362[11] , \nes_1.n15714 , \nes_1.NEScount[3] , 
         \nes_1.n8957 , \nes_1.NEScount[2] , \nes_1.counter_8__N_362[10] , 
         \nes_1.counter_8__N_362[9] , \nes_1.n15711 , \nes_1.NEScount[1] , 
         \nes_1.n8955 , \nes_1.NEScount[0] , \nes_1.counter_8__N_362[8] , 
         \nes_1.counter_8__N_362[7] , \nes_1.n15708 , \nes_1.counter[8] , 
         \nes_1.n10 , \score_1.scoreout_c_9_N_388[8] , 
         \score_1.scoreout_c_9_N_388[7] , \score_1.n15444 , \score_1.n8925 , 
         \score_1.scoreout_c_0_N_416 , \score_1.scoreout_c_0_N_417 , 
         \score_1.n8927 , \score_1.scoreout_c_9_N_388[6] , 
         \score_1.scoreout_c_9_N_388[5] , \score_1.n15441 , \score_1.n8923 , 
         \score_1.scoreout_c_9_N_388[4] , \score_1.scoreout_c_9_N_388[3] , 
         \score_1.n15438 , \score_1.n8921 , \score_1.scoreout_c_9_N_388[2] , 
         \score_1.scoreout_c_9_N_388[1] , \score_1.n15435 , \score_1.n8919 , 
         \score_1.scoreout_c_9_N_388[0] , \score_1.n15432 , 
         \score_1.scoreout_c_9_N_388[9] , \score_1.n15468 , \tower_3.n15288 , 
         \tower_3.tower3ypos_9__N_205[5] , \tower_3.tower3ypos_4__N_234 , 
         \tower_3.tower3ypos_9__N_205[4] , \tower_3.tower3ypos_6__N_222 , 
         \tower_3.n15264 , \tower_3.tower3ypos_9__N_205[3] , 
         \tower_3.tower3ypos_2__N_244 , \tower_3.counter[2] , \tower_3.n15255 , 
         \tower_3.counter[1] , \tower_3.startcount_6__N_347[6] , 
         \tower_3.startcount_6__N_347[5] , \tower_3.n15684 , 
         \tower_3.startcount[6] , \tower_3.n8906 , \tower_3.startcount[5] , 
         \tower_3.startcount_2__N_360 , \tower_3.startcount_2__N_361 , 
         \tower_3.n15312 , \tower_3.tower3ypos_8__N_211 , 
         \tower_3.tower3ypos_9__N_205[8] , \tower_3.tower3xpos_9__N_183[9] , 
         \tower_3.n15735 , \tower_3.n9055 , \tower_3.tower3xpos_0__N_202 , 
         \tower_3.startcount_6__N_347[4] , \tower_3.startcount_6__N_347[3] , 
         \tower_3.n15681 , \tower_3.startcount[4] , \tower_3.n8904 , 
         \tower_3.startcount[3] , \tower_3.tower3xpos_9__N_183[8] , 
         \tower_3.tower3xpos_9__N_183[7] , \tower_3.n15732 , \tower_3.n9053 , 
         \tower_3.tower3xpos_9__N_183[6] , \tower_3.tower3xpos_9__N_183[5] , 
         \tower_3.n15729 , \tower_3.n9051 , \tower_3.tower3xpos_9__N_183[4] , 
         \tower_3.tower3xpos_9__N_183[3] , \tower_3.n15726 , \tower_3.n9049 , 
         \tower_3.tower3xpos_9__N_183[2] , \tower_3.tower3xpos_9__N_183[1] , 
         \tower_3.n15723 , \tower_3.n9047 , \tower_3.tower3xpos_9__N_183[0] , 
         \tower_3.n15456 , \tower_3.counter_9__N_337[9] , \tower_3.n15780 , 
         \tower_3.n9024 , \tower_3.counter[9] , \tower_3.counter_9__N_337[8] , 
         \tower_3.counter_9__N_337[7] , \tower_3.n15777 , \tower_3.counter[8] , 
         n118_adj_668, \tower_3.n9022 , \tower_3.counter[7] , 
         \tower_3.startcount_6__N_347[2] , \tower_3.startcount_6__N_347[1] , 
         \tower_3.n15678 , \tower_3.startcount[2] , \tower_3.n8902 , 
         \tower_3.n6_adj_495 , \tower_3.n15315 , \tower_3.n9220 , 
         \tower_3.n457 , \tower_3.n2261[8] , \tower_3.n15303 , \tower_3.n458 , 
         \tower_3.n9218 , \tower_3.n459 , \tower_3.n2261[6] , 
         \tower_3.n2261[7] , \tower_3.n15291 , \tower_3.n460 , \tower_3.n9216 , 
         \tower_3.n461 , \tower_3.n2261[4] , \tower_3.n2261[5] , 
         \tower_3.counter_9__N_337[6] , \tower_3.counter_9__N_337[5] , 
         \tower_3.n15774 , \tower_3.counter[6] , \tower_3.n9020 , 
         \tower_3.counter[5] , \tower_3.counter_9__N_337[4] , 
         \tower_3.counter_9__N_337[3] , \tower_3.n15771 , \tower_3.counter[4] , 
         \tower_3.n9018 , \tower_3.counter[3] , \tower_3.n15267 , 
         \tower_3.n2261[3] , \tower_3.counter_9__N_337[2] , 
         \tower_3.counter_9__N_337[1] , \tower_3.n15768 , \tower_3.n9016 , 
         \tower_3.n15300 , \tower_3.tower3ypos_9__N_205[7] , 
         \tower_3.tower3ypos_9__N_205[6] , \tower_3.n15279 , \tower_3.n9213 , 
         \tower_3.n445[9] , \tower_3.n15276 , \tower_3.n9211 , 
         \tower_3.n445[7] , \tower_3.n445[8] , \tower_3.n15273 , 
         \tower_3.n9209 , \tower_3.n445[5] , \tower_3.n445[6] , 
         \tower_3.startcount_6__N_347[0] , \tower_3.n15471 , \tower_3.n7 , 
         \tower_3.n5850 , \tower_3.counter_9__N_337[0] , \tower_3.n15600 , 
         \counter_adj_701[0] , \tower_3.n15270 , \tower_3.n445[4] , 
         \tower_1.counter_9__N_302[9] , \tower_1.n15750 , \tower_1.n9086 , 
         \tower_1.counter[9] , \tower_1.counter_9__N_302[8] , 
         \tower_1.counter_9__N_302[7] , \tower_1.n15747 , \tower_1.counter[8] , 
         n83, \tower_1.n9084 , \tower_1.counter[7] , \tower_1.n15357 , 
         \tower_1.n9185 , \tower_1.n457 , \tower_1.n1912[8] , 
         \tower_1.counter_9__N_302[6] , \tower_1.counter_9__N_302[5] , 
         \tower_1.n15744 , \tower_1.counter[6] , \tower_1.n9082 , 
         \tower_1.counter[5] , \tower_1.n15351 , \tower_1.n458 , 
         \tower_1.n9183 , \tower_1.n459 , \tower_1.n1912[6] , 
         \tower_1.n1912[7] , \tower_1.counter_9__N_302[4] , 
         \tower_1.counter_9__N_302[3] , \tower_1.n15741 , \tower_1.counter[4] , 
         \tower_1.n9080 , \tower_1.counter[3] , \tower_1.n15345 , 
         \tower_1.n460 , \tower_1.n9181 , \tower_1.n461 , \tower_1.n1912[4] , 
         \tower_1.n1912[5] , \tower_1.n15327 , \tower_1.n1912[3] , 
         \tower_1.counter_9__N_302[2] , \tower_1.counter_9__N_302[1] , 
         \tower_1.n15738 , \tower_1.counter[2] , \tower_1.n9078 , 
         \tower_1.counter[1] , \tower_1.tower1xpos_9__N_51[9] , 
         \tower_1.n15810 , \tower_1.n9178 , \tower_1.tower1xpos_0__N_70 , 
         \tower_1.counter_9__N_302[0] , \tower_1.n15459 , \counter[0] , 
         \tower_1.tower1xpos_9__N_51[8] , \tower_1.tower1xpos_9__N_51[7] , 
         \tower_1.n15807 , \tower_1.n9176 , \tower_1.tower1xpos_9__N_51[6] , 
         \tower_1.tower1xpos_9__N_51[5] , \tower_1.n15804 , \tower_1.n9174 , 
         \tower_1.tower1xpos_9__N_51[4] , \tower_1.tower1xpos_9__N_51[3] , 
         \tower_1.n15801 , \tower_1.n9172 , \tower_1.tower1xpos_9__N_51[2] , 
         \tower_1.tower1xpos_9__N_51[1] , \tower_1.n15798 , \tower_1.n9170 , 
         \tower_1.tower1xpos_9__N_51[0] , \tower_1.n15606 , \tower_1.n15354 , 
         \tower_1.tower1ypos_8__N_79 , \tower_1.tower1ypos_9__N_73[8] , 
         \tower_1.n15348 , \tower_1.tower1ypos_9__N_73[7] , 
         \tower_1.tower1ypos_6__N_90 , \tower_1.tower1ypos_9__N_73[6] , 
         \tower_1.n15342 , \tower_1.tower1ypos_9__N_73[5] , 
         \tower_1.tower1ypos_4__N_102 , \tower_1.tower1ypos_9__N_73[4] , 
         \tower_1.n15324 , \tower_1.tower1ypos_9__N_73[3] , 
         \tower_1.tower1ypos_2__N_112 , \tower_1.n15321 , \tower_1.n15339 , 
         \tower_1.n9192 , \tower_1.n445[9] , \tower_1.n15336 , \tower_1.n9190 , 
         \tower_1.n445[7] , \tower_1.n445[8] , \tower_1.n15333 , 
         \tower_1.n9188 , \tower_1.n445[5] , \tower_1.n445[6] , 
         \tower_1.n15330 , \tower_1.n445[4] , \gameover.sig_000.FeedThruLUT , 
         gameover, \gravity_1.dt_21__N_281[2].sig_002.FeedThruLUT , 
         \gravity_1.dt_21__N_281[1].sig_001.FeedThruLUT , 
         \gravity_1.dt_21__N_281[2] , \gravity_1.dt_21__N_281[1] , 
         \gravity_1.velocity_15__N_259[15] , \gravity_1.n5 , \gravity_1.n6 , 
         \gravity_1.was_jump_N_421 , \gravity_1.velocity_15__N_259[13] , 
         \gravity_1.velocity_15__N_259[14] , 
         \gravity_1.velocity_15__N_259[11] , 
         \gravity_1.velocity_15__N_259[12] , \gravity_1.velocity_15__N_259[9] , 
         \gravity_1.velocity_15__N_259[10] , 
         \gravity_1.dt_21__N_281[4].sig_004.FeedThruLUT , 
         \gravity_1.dt_21__N_281[3].sig_003.FeedThruLUT , 
         \gravity_1.dt_21__N_281[4] , \gravity_1.dt_21__N_281[3] , 
         \gravity_1.dt_21__N_281[6].sig_006.FeedThruLUT , 
         \gravity_1.dt_21__N_281[5].sig_005.FeedThruLUT , 
         \gravity_1.dt_21__N_281[6] , \gravity_1.dt_21__N_281[5] , 
         \gravity_1.dt_21__N_281[8].sig_008.FeedThruLUT , 
         \gravity_1.dt_21__N_281[7].sig_007.FeedThruLUT , 
         \gravity_1.dt_21__N_281[8] , \gravity_1.dt_21__N_281[7] , 
         \gravity_1.dt_21__N_281[10].sig_010.FeedThruLUT , 
         \gravity_1.dt_21__N_281[9].sig_009.FeedThruLUT , 
         \gravity_1.dt_21__N_281[10] , \gravity_1.dt_21__N_281[9] , 
         \gravity_1.dt_21__N_281[12].sig_012.FeedThruLUT , 
         \gravity_1.dt_21__N_281[11].sig_011.FeedThruLUT , 
         \gravity_1.dt_21__N_281[12] , \gravity_1.dt_21__N_281[11] , 
         \gravity_1.dt_21__N_281[14].sig_014.FeedThruLUT , 
         \gravity_1.dt_21__N_281[13].sig_013.FeedThruLUT , 
         \gravity_1.dt_21__N_281[14] , \gravity_1.dt_21__N_281[13] , 
         \gravity_1.dt_21__N_281[16].sig_016.FeedThruLUT , 
         \gravity_1.dt_21__N_281[15].sig_015.FeedThruLUT , 
         \gravity_1.dt_21__N_281[16] , \gravity_1.dt_21__N_281[15] , 
         \gravity_1.dt_21__N_281[18].sig_018.FeedThruLUT , 
         \gravity_1.dt_21__N_281[17].sig_017.FeedThruLUT , 
         \gravity_1.dt_21__N_281[18] , \gravity_1.dt_21__N_281[17] , 
         \gravity_1.dt_21__N_281[20].sig_020.FeedThruLUT , 
         \gravity_1.dt_21__N_281[19].sig_019.FeedThruLUT , 
         \gravity_1.dt_21__N_281[20] , \gravity_1.dt_21__N_281[19] , 
         \gravity_1.dt_21__N_281[21].sig_021.FeedThruLUT , 
         \gravity_1.dt_21__N_281[21] , \gravity_1.was_jump_N_420 , leds_c_7, 
         \gravity_1.was_jump , \nes_1.shiftReg_0__N_371 , 
         \nes_1.shiftReg[0].sig_022.FeedThruLUT , nes_data_c, 
         \nes_1.shiftReg[0] , nes_clk_c, \nes_1.shiftReg[1] , 
         \nes_1.shiftReg[2].sig_024.FeedThruLUT , 
         \nes_1.shiftReg[1].sig_023.FeedThruLUT , \nes_1.shiftReg[2] , 
         \nes_1.shiftReg[3] , \nes_1.shiftReg[4].sig_026.FeedThruLUT , 
         \nes_1.shiftReg[3].sig_025.FeedThruLUT , \nes_1.shiftReg[4] , 
         \nes_1.shiftReg[5] , \nes_1.shiftReg[6].sig_028.FeedThruLUT , 
         \nes_1.shiftReg[5].sig_027.FeedThruLUT , \nes_1.shiftReg[6] , 
         \nes_1.shiftReg[7] , nes_latch_c, \nes_1.nes_latch_c_N_386 , 
         \pattern_gen_1.n91 , \pattern_gen_1.n18_adj_567 , 
         \pattern_gen_1.n18_adj_564 , \pattern_gen_1.n92 , 
         \pattern_gen_1.n128 , \pattern_gen_1.n18_adj_576 , 
         \pattern_gen_1.n18_c , \pattern_gen_1.n129 , 
         \pattern_gen_1.n18_adj_587 , \pattern_gen_1.n165 , 
         \pattern_gen_1.n18_adj_532 , \pattern_gen_1.n166 , \tower_2.n5762 , 
         \tower_2.n5 , \tower_2.n6_adj_500 , \tower_3.n5758 , \tower_3.n5 , 
         \tower_3.n6_adj_496 , \tower_1.n467 , \tower_1.n5846 , \tower_1.n6 , 
         n14649, \gravity_1.n6_adj_663 , \gamestate_1.n4188 , n4, 
         \gamestate_1.n4173 , \gravity_1.n10420 , \gravity_1.n8 , 
         \gravity_1.n22 , \gravity_1.n8_adj_664 , \vga_1.n11504 , 
         \vga_1.n10_c , \vga_1.n12167 , n4_adj_666, \vga_1.n7 , \vga_1.n8 , 
         \vga_1.n12 , \vga_1.n8_adj_660 , \vga_1.n17 , \vga_1.n11507 , 
         \vga_1.n12107 , \vga_1.n12783 , \vga_1.n12780 , \vga_1.n77 , n5, 
         \vga_1.n6 , n18_adj_694, \vga_1.n105 , \vga_1.n10_adj_662 , 
         \vga_1.n12137 , rgb_c_2_N_379, \pattern_gen_1.n10411 , 
         \gamestate_1.nextstate , \gamestate_1.nextstate_N_422 , 
         \gamestate_1.nextstate_N_423 , leds_c_4, 
         \pattern_gen_1.rgb_c_0_N_383 , rgb_c_0_N_384, valid, 
         \pattern_gen_1.rgb_c_0_N_385 , rgb_c_2_N_378, rgb_c_1, 
         \pattern_gen_1.n52_adj_651 , \pattern_gen_1.n5824 , 
         \pattern_gen_1.n5_adj_652 , \pattern_gen_1.n5818 , 
         \pattern_gen_1.n4_c , \pattern_gen_1.n6 , \pattern_gen_1.n8 , 
         \pattern_gen_1.n10_c , \pattern_gen_1.n12_c , \pattern_gen_1.n14_c , 
         \pattern_gen_1.n16_c , \pattern_gen_1.n10374 , n4198, n4192, 
         \pattern_gen_1.n10448 , n4216, \tower_1.n10 , 
         \pattern_gen_1.n4_adj_501 , \pattern_gen_1.n6_adj_502 , 
         \pattern_gen_1.n8_adj_503 , \pattern_gen_1.n10_adj_504 , 
         \pattern_gen_1.n12_adj_505 , \pattern_gen_1.n14_adj_506 , 
         \pattern_gen_1.n16_adj_507 , \pattern_gen_1.n18_adj_508 , n4195, 
         \pattern_gen_1.n10399 , \gamestate_1.n12119 , \tower_2.n8 , 
         \pattern_gen_1.n4_adj_509 , \pattern_gen_1.n6_adj_510 , 
         \pattern_gen_1.n8_adj_511 , \pattern_gen_1.n10_adj_512 , 
         \pattern_gen_1.n12_adj_513 , \pattern_gen_1.n14_adj_514 , 
         \pattern_gen_1.n16_adj_515 , \pattern_gen_1.n18_adj_516 , 
         \pattern_gen_1.n4_adj_518 , \pattern_gen_1.n6_adj_520 , 
         \pattern_gen_1.n8_adj_522 , \pattern_gen_1.n10_adj_524 , 
         \pattern_gen_1.n12_adj_526 , \pattern_gen_1.n14_adj_528 , 
         \pattern_gen_1.n16_adj_530 , n4180, \pattern_gen_1.n10398 , 
         \gamestate_1.n12115 , \tower_3.n8 , \pattern_gen_1.n4_adj_533 , 
         \pattern_gen_1.n6_adj_534 , \pattern_gen_1.n8_adj_535 , 
         \pattern_gen_1.n10_adj_537 , \pattern_gen_1.n12_adj_538 , 
         \pattern_gen_1.n14_adj_539 , \pattern_gen_1.n16_adj_540 , 
         \pattern_gen_1.n18_adj_541 , \pattern_gen_1.n4_adj_542 , 
         \pattern_gen_1.n6_adj_543 , \pattern_gen_1.n8_adj_544 , 
         \pattern_gen_1.n10_adj_545 , \pattern_gen_1.n12_adj_546 , 
         \pattern_gen_1.n14_adj_547 , \pattern_gen_1.n4_adj_548 , 
         \pattern_gen_1.n6_adj_550 , \pattern_gen_1.n8_adj_552 , 
         \pattern_gen_1.n10_adj_554 , \pattern_gen_1.n12_adj_556 , 
         \pattern_gen_1.n14_adj_558 , \pattern_gen_1.n16_adj_562 , 
         \pattern_gen_1.n16_adj_565 , \pattern_gen_1.n4_adj_568 , 
         \pattern_gen_1.n6_adj_569 , \pattern_gen_1.n8_adj_570 , 
         \pattern_gen_1.n10_adj_571 , \pattern_gen_1.n12_adj_572 , 
         \pattern_gen_1.n14_adj_573 , \pattern_gen_1.n16_adj_574 , 
         \pattern_gen_1.n57_c , \pattern_gen_1.n10400 , n4213, n4174, 
         \pattern_gen_1.n5652 , n4117, \pattern_gen_1.n94 , 
         \pattern_gen_1.n609 , \pattern_gen_1.n4_adj_580 , 
         \pattern_gen_1.n6_adj_581 , \pattern_gen_1.n8_adj_582 , 
         \pattern_gen_1.n10_adj_583 , \pattern_gen_1.n12_adj_584 , 
         \pattern_gen_1.n14_adj_585 , \pattern_gen_1.n16_adj_586 , n4204, 
         n4177, \pattern_gen_1.n12125 , \pattern_gen_1.n131 , 
         \pattern_gen_1.n4_adj_591 , \pattern_gen_1.n10_adj_592 , n11482, 
         rgb_c_5, \pattern_gen_1.rgb_c_4_N_376[4] , rgb_c_4, 
         \pattern_gen_1.n4_adj_632 , \pattern_gen_1.n4_adj_633 , 
         \pattern_gen_1.n6_adj_634 , \pattern_gen_1.n8_adj_635 , 
         \pattern_gen_1.n10_adj_636 , \pattern_gen_1.n12_adj_637 , 
         \pattern_gen_1.n14_adj_638 , \pattern_gen_1.n16_adj_639 , 
         \pattern_gen_1.n18_adj_649 , \pattern_gen_1.n10414 , 
         \pattern_gen_1.n4_adj_640 , \pattern_gen_1.n6_adj_641 , 
         \pattern_gen_1.n8_adj_642 , \pattern_gen_1.n10_adj_643 , 
         \pattern_gen_1.n12_adj_644 , \pattern_gen_1.n14_adj_645 , 
         \pattern_gen_1.n16_adj_646 , \pattern_gen_1.n18_adj_647 , 
         \pattern_gen_1.n12_adj_648 , \pattern_gen_1.n18_adj_650 , 
         \tower_2.n467 , \tower_2.n5776 , \tower_2.n6_adj_499 , n4207, 
         \tower_2.n4 , n8, n10, n12_adj_691, n14_adj_692, n16_adj_693, 
         \nes_1.nes_clk_c_N_387 , \score_1.n10 , n4122, \score_1.n4 , 
         \score_1.n4_adj_498 , n4201, \score_1.n11493 , n4112, \score_1.n12 , 
         \gamestate_1.n5784 , \tower_3.n467 , \tower_3.n6 , \tower_3.n4 , 
         \tower_3.n5866 , \tower_1.n5 , \tower_1.n5848 , \tower_1.n8 , 
         \gamestate_1.n4_adj_424 , \gamestate_1.n6 , \gamestate_1.n8 , 
         \gamestate_1.n10_c , \gamestate_1.n12_c , \gamestate_1.n14_adj_425 , 
         \gamestate_1.n16_adj_427 , \gamestate_1.n18_adj_435 , 
         \gamestate_1.n4_adj_428 , \gamestate_1.n6_adj_429 , 
         \gamestate_1.n8_adj_430 , \gamestate_1.n10_adj_431 , 
         \gamestate_1.n12_adj_432 , \gamestate_1.n14_adj_433 , 
         \gamestate_1.n16_adj_434 , \gamestate_1.n18_adj_437 , 
         \gamestate_1.n34 , \gamestate_1.n19 , \gamestate_1.n4210 , 
         \gamestate_1.n12169 , \gamestate_1.n12_adj_438 , \gamestate_1.n11498 , 
         \gamestate_1.n6_adj_473 , \gamestate_1.n12776 , \gamestate_1.n12774 , 
         \gamestate_1.n4_adj_439 , \gamestate_1.n6_adj_440 , 
         \gamestate_1.n8_adj_441 , \gamestate_1.n10_adj_442 , 
         \gamestate_1.n12_adj_443 , \gamestate_1.n14_adj_444 , 
         \gamestate_1.n16_adj_445 , \gamestate_1.n18_adj_446 , 
         \gamestate_1.n12771 , \gamestate_1.n12769 , \gamestate_1.n4_adj_447 , 
         \gamestate_1.n6_adj_448 , \gamestate_1.n8_adj_449 , 
         \gamestate_1.n10_adj_450 , \gamestate_1.n12_adj_451 , 
         \gamestate_1.n14_adj_452 , \gamestate_1.n16_adj_453 , 
         \gamestate_1.n18_adj_469 , \gamestate_1.n4_adj_456 , 
         \gamestate_1.n6_adj_458 , \gamestate_1.n8_adj_460 , 
         \gamestate_1.n10_adj_462 , \gamestate_1.n12_adj_464 , 
         \gamestate_1.n14_adj_466 , \gamestate_1.n16_adj_468 , 
         \gamestate_1.n18_adj_471 , \gamestate_1.n27 , \gamestate_1.n12121 , 
         \gamestate_1.n12131 , \gamestate_1.n4_adj_476 , 
         \gamestate_1.n6_adj_478 , \gamestate_1.n8_adj_480 , 
         \gamestate_1.n10_adj_482 , \gamestate_1.n12_adj_484 , 
         \gamestate_1.n14_adj_486 , \gamestate_1.n16_adj_488 , 
         \gamestate_1.n18_adj_491 , \gamestate_1.n27_adj_489 , 
         \gamestate_1.n12117 , \gamestate_1.n12129 , rgb_c_0, 
         \vga_1.valid_N_419 , \vga_1.HSYNC_c_N_372 , \vga_1.VSYNC_c_N_373 , 
         \vga_1.n11502 , leds_c_0, leds_c_6, rgb_c_2, \vga_1.valid_N_418 , 
         leds_c_2, leds_c_1, leds_c_5, leds_c_3, HSYNC_c, clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w , output_freq_c;

  gravity_1_SLICE_0 \gravity_1.SLICE_0 ( 
    .DI1(\gravity_1.birdpos_9__N_249[17] ), 
    .DI0(\gravity_1.birdpos_9__N_249[16] ), .D1(\gravity_1.n15651 ), 
    .C1(\birdpos[5] ), .B1(\gravity_1.dt[17] ), .D0(\gravity_1.n8894 ), 
    .C0(\birdpos[4] ), .B0(\gravity_1.dt[16] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8894 ), .CIN1(\gravity_1.n15651 ), 
    .Q0(\birdpos[4] ), .Q1(\birdpos[5] ), 
    .F0(\gravity_1.birdpos_9__N_249[16] ), 
    .F1(\gravity_1.birdpos_9__N_249[17] ), .COUT1(\gravity_1.n8896 ), 
    .COUT0(\gravity_1.n15651 ));
  gravity_1_SLICE_1 \gravity_1.SLICE_1 ( 
    .DI1(\gravity_1.birdpos_9__N_249[15] ), 
    .DI0(\gravity_1.birdpos_9__N_249[14] ), .D1(\gravity_1.n15648 ), 
    .C1(\birdpos[3] ), .B1(\gravity_1.dt[15] ), .D0(\gravity_1.n8892 ), 
    .C0(\birdpos[2] ), .B0(\gravity_1.dt[14] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8892 ), .CIN1(\gravity_1.n15648 ), 
    .Q0(\birdpos[2] ), .Q1(\birdpos[3] ), 
    .F0(\gravity_1.birdpos_9__N_249[14] ), 
    .F1(\gravity_1.birdpos_9__N_249[15] ), .COUT1(\gravity_1.n8894 ), 
    .COUT0(\gravity_1.n15648 ));
  gravity_1_SLICE_2 \gravity_1.SLICE_2 ( 
    .DI1(\gravity_1.birdpos_9__N_249[13] ), 
    .DI0(\gravity_1.birdpos_9__N_249[12] ), .D1(\gravity_1.n15645 ), 
    .C1(\birdpos[1] ), .B1(\gravity_1.dt[13] ), .D0(\gravity_1.n8890 ), 
    .C0(\birdpos[0] ), .B0(\gravity_1.dt[12] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8890 ), .CIN1(\gravity_1.n15645 ), 
    .Q0(\birdpos[0] ), .Q1(\birdpos[1] ), 
    .F0(\gravity_1.birdpos_9__N_249[12] ), 
    .F1(\gravity_1.birdpos_9__N_249[13] ), .COUT1(\gravity_1.n8892 ), 
    .COUT0(\gravity_1.n15645 ));
  gravity_1_SLICE_3 \gravity_1.SLICE_3 ( 
    .DI1(\gravity_1.birdpos_9__N_249[11] ), 
    .DI0(\gravity_1.birdpos_9__N_249[10] ), .D1(\gravity_1.n15642 ), 
    .C1(\gravity_1.n11 ), .B1(\gravity_1.dt[11] ), .D0(\gravity_1.n8888 ), 
    .C0(\gravity_1.n12 ), .B0(\gravity_1.dt[10] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8888 ), .CIN1(\gravity_1.n15642 ), 
    .Q0(\gravity_1.n12 ), .Q1(\gravity_1.n11 ), 
    .F0(\gravity_1.birdpos_9__N_249[10] ), 
    .F1(\gravity_1.birdpos_9__N_249[11] ), .COUT1(\gravity_1.n8890 ), 
    .COUT0(\gravity_1.n15642 ));
  gravity_1_SLICE_4 \gravity_1.SLICE_4 ( .DI1(\gravity_1.birdpos_9__N_249[9] ), 
    .DI0(\gravity_1.birdpos_9__N_249[8] ), .D1(\gravity_1.n15639 ), 
    .C1(\gravity_1.n13 ), .B1(\gravity_1.dt[9] ), .D0(\gravity_1.n8886 ), 
    .C0(\gravity_1.n14 ), .B0(\gravity_1.dt[8] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8886 ), .CIN1(\gravity_1.n15639 ), 
    .Q0(\gravity_1.n14 ), .Q1(\gravity_1.n13 ), 
    .F0(\gravity_1.birdpos_9__N_249[8] ), .F1(\gravity_1.birdpos_9__N_249[9] ), 
    .COUT1(\gravity_1.n8888 ), .COUT0(\gravity_1.n15639 ));
  gravity_1_SLICE_5 \gravity_1.SLICE_5 ( .DI1(\gravity_1.birdpos_9__N_249[7] ), 
    .DI0(\gravity_1.birdpos_9__N_249[6] ), .D1(\gravity_1.n15636 ), 
    .C1(\gravity_1.n15 ), .B1(\gravity_1.dt[7] ), .D0(\gravity_1.n8884 ), 
    .C0(\gravity_1.n16 ), .B0(\gravity_1.dt[6] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8884 ), .CIN1(\gravity_1.n15636 ), 
    .Q0(\gravity_1.n16 ), .Q1(\gravity_1.n15 ), 
    .F0(\gravity_1.birdpos_9__N_249[6] ), .F1(\gravity_1.birdpos_9__N_249[7] ), 
    .COUT1(\gravity_1.n8886 ), .COUT0(\gravity_1.n15636 ));
  gravity_1_SLICE_6 \gravity_1.SLICE_6 ( .DI1(\gravity_1.birdpos_9__N_249[5] ), 
    .DI0(\gravity_1.birdpos_9__N_249[4] ), .D1(\gravity_1.n15633 ), 
    .C1(\gravity_1.n17 ), .B1(\gravity_1.dt[5] ), .D0(\gravity_1.n8882 ), 
    .C0(\gravity_1.n18 ), .B0(\gravity_1.dt[4] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8882 ), .CIN1(\gravity_1.n15633 ), 
    .Q0(\gravity_1.n18 ), .Q1(\gravity_1.n17 ), 
    .F0(\gravity_1.birdpos_9__N_249[4] ), .F1(\gravity_1.birdpos_9__N_249[5] ), 
    .COUT1(\gravity_1.n8884 ), .COUT0(\gravity_1.n15633 ));
  gravity_1_SLICE_7 \gravity_1.SLICE_7 ( .DI1(\gravity_1.birdpos_9__N_249[3] ), 
    .DI0(\gravity_1.birdpos_9__N_249[2] ), .D1(\gravity_1.n15630 ), 
    .C1(\gravity_1.n19 ), .B1(\gravity_1.dt[3] ), .D0(\gravity_1.n8880 ), 
    .C0(\gravity_1.n20 ), .B0(\gravity_1.dt[2] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8880 ), .CIN1(\gravity_1.n15630 ), 
    .Q0(\gravity_1.n20 ), .Q1(\gravity_1.n19 ), 
    .F0(\gravity_1.birdpos_9__N_249[2] ), .F1(\gravity_1.birdpos_9__N_249[3] ), 
    .COUT1(\gravity_1.n8882 ), .COUT0(\gravity_1.n15630 ));
  gravity_1_SLICE_8 \gravity_1.SLICE_8 ( 
    .DI1(\gravity_1.birdpos_9__N_249[21] ), 
    .DI0(\gravity_1.birdpos_9__N_249[20] ), .D1(\gravity_1.n15657 ), 
    .C1(\birdpos[9] ), .B1(\gravity_1.dt[21] ), .D0(\gravity_1.n8898 ), 
    .C0(\birdpos[8] ), .B0(\gravity_1.dt[20] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8898 ), .CIN1(\gravity_1.n15657 ), 
    .Q0(\birdpos[8] ), .Q1(\birdpos[9] ), 
    .F0(\gravity_1.birdpos_9__N_249[20] ), 
    .F1(\gravity_1.birdpos_9__N_249[21] ), .COUT0(\gravity_1.n15657 ));
  gravity_1_SLICE_9 \gravity_1.SLICE_9 ( .DI1(\gravity_1.birdpos_9__N_249[1] ), 
    .D1(\gravity_1.n15627 ), .C1(\gravity_1.n21 ), .B1(\gravity_1.dt[1] ), 
    .LSR(\gravity_1.s ), .CLK(VSYNC_c), .CIN1(\gravity_1.n15627 ), 
    .Q1(\gravity_1.n21 ), .F1(\gravity_1.birdpos_9__N_249[1] ), 
    .COUT1(\gravity_1.n8880 ), .COUT0(\gravity_1.n15627 ));
  gravity_1_SLICE_10 \gravity_1.SLICE_10 ( 
    .DI1(\gravity_1.birdpos_9__N_249[19] ), 
    .DI0(\gravity_1.birdpos_9__N_249[18] ), .D1(\gravity_1.n15654 ), 
    .C1(\birdpos[7] ), .B1(\gravity_1.dt[19] ), .D0(\gravity_1.n8896 ), 
    .C0(\birdpos[6] ), .B0(\gravity_1.dt[18] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n8896 ), .CIN1(\gravity_1.n15654 ), 
    .Q0(\birdpos[6] ), .Q1(\birdpos[7] ), 
    .F0(\gravity_1.birdpos_9__N_249[18] ), 
    .F1(\gravity_1.birdpos_9__N_249[19] ), .COUT1(\gravity_1.n8898 ), 
    .COUT0(\gravity_1.n15654 ));
  gravity_1_SLICE_11 \gravity_1.SLICE_11 ( .D1(\gravity_1.n15624 ), 
    .B1(\gravity_1.velocity[15] ), .D0(\gravity_1.n9097 ), 
    .B0(\gravity_1.velocity[14] ), .CIN0(\gravity_1.n9097 ), 
    .CIN1(\gravity_1.n15624 ), .F0(\gravity_1.velocity_8__N_273[9] ), 
    .F1(\gravity_1.velocity_8__N_273[10] ), .COUT0(\gravity_1.n15624 ));
  gravity_1_SLICE_12 \gravity_1.SLICE_12 ( .D1(\gravity_1.n15621 ), 
    .B1(\gravity_1.velocity[13] ), .D0(\gravity_1.n9095 ), 
    .B0(\gravity_1.velocity[12] ), .CIN0(\gravity_1.n9095 ), 
    .CIN1(\gravity_1.n15621 ), .F0(\gravity_1.velocity_8__N_273[7] ), 
    .F1(\gravity_1.velocity_8__N_273[8] ), .COUT1(\gravity_1.n9097 ), 
    .COUT0(\gravity_1.n15621 ));
  gravity_1_SLICE_13 \gravity_1.SLICE_13 ( .D1(\gravity_1.n15618 ), 
    .B1(\gravity_1.velocity[11] ), .D0(\gravity_1.n9093 ), 
    .B0(\gravity_1.velocity[10] ), .CIN0(\gravity_1.n9093 ), 
    .CIN1(\gravity_1.n15618 ), .F0(\gravity_1.velocity_8__N_273[5] ), 
    .F1(\gravity_1.velocity_8__N_273[6] ), .COUT1(\gravity_1.n9095 ), 
    .COUT0(\gravity_1.n15618 ));
  gravity_1_SLICE_14 \gravity_1.SLICE_14 ( 
    .DI0(\gravity_1.velocity_8__N_273[3] ), .D1(\gravity_1.n15615 ), 
    .B1(\gravity_1.velocity[9] ), .D0(\gravity_1.n9091 ), 
    .B0(\gravity_1.velocity[8] ), .LSR(\gravity_1.velocity_5__N_280 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n9091 ), .CIN1(\gravity_1.n15615 ), 
    .Q0(\gravity_1.velocity[8] ), .F0(\gravity_1.velocity_8__N_273[3] ), 
    .F1(\gravity_1.velocity_8__N_273[4] ), .COUT1(\gravity_1.n9093 ), 
    .COUT0(\gravity_1.n15615 ));
  gravity_1_SLICE_15 \gravity_1.SLICE_15 ( 
    .DI1(\gravity_1.velocity_8__N_273[2] ), 
    .DI0(\gravity_1.velocity_8__N_273[1] ), .D1(\gravity_1.n15612 ), 
    .B1(\gravity_1.velocity[7] ), .D0(\gravity_1.n9089 ), 
    .B0(\gravity_1.velocity[6] ), .LSR(\gravity_1.velocity_5__N_280 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n9089 ), .CIN1(\gravity_1.n15612 ), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[7] ), 
    .F0(\gravity_1.velocity_8__N_273[1] ), 
    .F1(\gravity_1.velocity_8__N_273[2] ), .COUT1(\gravity_1.n9091 ), 
    .COUT0(\gravity_1.n15612 ));
  gravity_1_SLICE_16 \gravity_1.SLICE_16 ( 
    .DI1(\gravity_1.velocity_8__N_273[0] ), .D1(\gravity_1.n15609 ), 
    .C1(VCC_net), .B1(\gravity_1.velocity[5] ), 
    .LSR(\gravity_1.velocity_5__N_280 ), .CLK(VSYNC_c), 
    .CIN1(\gravity_1.n15609 ), .Q1(\gravity_1.velocity[5] ), 
    .F1(\gravity_1.velocity_8__N_273[0] ), .COUT1(\gravity_1.n9089 ), 
    .COUT0(\gravity_1.n15609 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n15687 ), .C1(\row[4] ), 
    .D0(\vga_1.n9007 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n9007 ), .CIN1(\vga_1.n15687 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n9009 ), .COUT0(\vga_1.n15687 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n15675 ), .C1(\row[2] ), 
    .D0(\vga_1.n9005 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n9005 ), .CIN1(\vga_1.n15675 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n9007 ), .COUT0(\vga_1.n15675 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n15246 ), .C1(\row[0] ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n15246 ), 
    .Q1(\row[0] ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n9005 ), 
    .COUT0(\vga_1.n15246 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n15672 ), .D0(\vga_1.n9002 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n9002 ), .CIN1(\vga_1.n15672 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n15672 ));
  vga_1_SLICE_21 \vga_1.SLICE_21 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n15669 ), .B1(\column[8] ), 
    .D0(\vga_1.n9000 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n9000 ), 
    .CIN1(\vga_1.n15669 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n9002 ), .COUT0(\vga_1.n15669 ));
  vga_1_SLICE_22 \vga_1.SLICE_22 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n15666 ), .B1(\column[6] ), 
    .D0(\vga_1.n8998 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n8998 ), 
    .CIN1(\vga_1.n15666 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n9000 ), .COUT0(\vga_1.n15666 ));
  vga_1_SLICE_23 \vga_1.SLICE_23 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n15663 ), .B1(\column[4] ), 
    .D0(\vga_1.n8996 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n8996 ), 
    .CIN1(\vga_1.n15663 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n8998 ), .COUT0(\vga_1.n15663 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n15660 ), .B1(\column[2] ), 
    .D0(\vga_1.n8994 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n8994 ), 
    .CIN1(\vga_1.n15660 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n8996 ), .COUT0(\vga_1.n15660 ));
  vga_1_SLICE_25 \vga_1.SLICE_25 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n15240 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n15240 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n8994 ), .COUT0(\vga_1.n15240 ));
  vga_1_SLICE_26 \vga_1.SLICE_26 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n15696 ), .D0(\vga_1.n9013 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n9013 ), 
    .CIN1(\vga_1.n15696 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n15696 ));
  vga_1_SLICE_27 \vga_1.SLICE_27 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n15693 ), .C1(\row[8] ), 
    .D0(\vga_1.n9011 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n9011 ), .CIN1(\vga_1.n15693 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n9013 ), .COUT0(\vga_1.n15693 ));
  vga_1_SLICE_28 \vga_1.SLICE_28 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n15690 ), .C1(\row[6] ), 
    .D0(\vga_1.n9009 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n9009 ), .CIN1(\vga_1.n15690 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n9011 ), .COUT0(\vga_1.n15690 ));
  pattern_gen_1_SLICE_29 \pattern_gen_1.SLICE_29 ( .D1(\pattern_gen_1.n15579 ), 
    .C1(VCC_net), .B1(\tower3xpos[9] ), .D0(\pattern_gen_1.n8943 ), 
    .C0(VCC_net), .B0(\tower3xpos[8] ), .CIN0(\pattern_gen_1.n8943 ), 
    .CIN1(\pattern_gen_1.n15579 ), .F0(\pattern_gen_1.n52_adj_655[7] ), 
    .F1(\pattern_gen_1.n52_adj_655[8] ), .COUT0(\pattern_gen_1.n15579 ));
  pattern_gen_1_SLICE_30 \pattern_gen_1.SLICE_30 ( .D1(\pattern_gen_1.n15309 ), 
    .B1(\tower3ypos[9] ), .D0(\pattern_gen_1.n9074 ), .B0(\tower3ypos[8] ), 
    .CIN0(\pattern_gen_1.n9074 ), .CIN1(\pattern_gen_1.n15309 ), 
    .F0(n44_adj_674), .F1(n43_adj_673), .COUT0(\pattern_gen_1.n15309 ));
  pattern_gen_1_SLICE_31 \pattern_gen_1.SLICE_31 ( .D1(\pattern_gen_1.n15297 ), 
    .C1(VCC_net), .B1(\tower3ypos[7] ), .D0(\pattern_gen_1.n9072 ), 
    .B0(\tower3ypos[6] ), .CIN0(\pattern_gen_1.n9072 ), 
    .CIN1(\pattern_gen_1.n15297 ), .F0(n46_adj_676), .F1(n45_adj_675), 
    .COUT1(\pattern_gen_1.n9074 ), .COUT0(\pattern_gen_1.n15297 ));
  pattern_gen_1_SLICE_32 \pattern_gen_1.SLICE_32 ( .D1(\pattern_gen_1.n15285 ), 
    .B1(\tower3ypos[5] ), .D0(\pattern_gen_1.n9070 ), .C0(VCC_net), 
    .B0(\tower3ypos[4] ), .CIN0(\pattern_gen_1.n9070 ), 
    .CIN1(\pattern_gen_1.n15285 ), .F0(n48_adj_678), .F1(n47_adj_677), 
    .COUT1(\pattern_gen_1.n9072 ), .COUT0(\pattern_gen_1.n15285 ));
  pattern_gen_1_SLICE_33 \pattern_gen_1.SLICE_33 ( .D1(\pattern_gen_1.n15573 ), 
    .C1(VCC_net), .B1(\tower3xpos[7] ), .D0(\pattern_gen_1.n8941 ), 
    .C0(VCC_net), .B0(\tower3xpos[6] ), .CIN0(\pattern_gen_1.n8941 ), 
    .CIN1(\pattern_gen_1.n15573 ), .F0(\pattern_gen_1.n52_adj_655[5] ), 
    .F1(\pattern_gen_1.n52_adj_655[6] ), .COUT1(\pattern_gen_1.n8943 ), 
    .COUT0(\pattern_gen_1.n15573 ));
  pattern_gen_1_SLICE_34 \pattern_gen_1.SLICE_34 ( .D1(\pattern_gen_1.n15261 ), 
    .B1(\tower3ypos[3] ), .D0(\pattern_gen_1.n9068 ), .C0(VCC_net), 
    .B0(\tower3ypos[2] ), .CIN0(\pattern_gen_1.n9068 ), 
    .CIN1(\pattern_gen_1.n15261 ), .F0(n50_adj_680), .F1(n49_adj_679), 
    .COUT1(\pattern_gen_1.n9070 ), .COUT0(\pattern_gen_1.n15261 ));
  pattern_gen_1_SLICE_35 \pattern_gen_1.SLICE_35 ( .D1(\pattern_gen_1.n15567 ), 
    .B1(\tower3xpos[5] ), .D0(\pattern_gen_1.n8939 ), .B0(\tower3xpos[4] ), 
    .CIN0(\pattern_gen_1.n8939 ), .CIN1(\pattern_gen_1.n15567 ), 
    .F0(\pattern_gen_1.n52_adj_655[3] ), .F1(\pattern_gen_1.n52_adj_655[4] ), 
    .COUT1(\pattern_gen_1.n8941 ), .COUT0(\pattern_gen_1.n15567 ));
  pattern_gen_1_SLICE_36 \pattern_gen_1.SLICE_36 ( .D1(\pattern_gen_1.n15252 ), 
    .C1(VCC_net), .B1(\tower3ypos[1] ), .CIN1(\pattern_gen_1.n15252 ), 
    .F1(n51_adj_681), .COUT1(\pattern_gen_1.n9068 ), 
    .COUT0(\pattern_gen_1.n15252 ));
  pattern_gen_1_SLICE_37 \pattern_gen_1.SLICE_37 ( .D1(\pattern_gen_1.n15420 ), 
    .B1(\tower2ypos[9] ), .D0(\pattern_gen_1.n9064 ), .B0(\tower2ypos[8] ), 
    .CIN0(\pattern_gen_1.n9064 ), .CIN1(\pattern_gen_1.n15420 ), .F0(n44), 
    .F1(n43), .COUT0(\pattern_gen_1.n15420 ));
  pattern_gen_1_SLICE_38 \pattern_gen_1.SLICE_38 ( .D1(\pattern_gen_1.n15516 ), 
    .C1(\pattern_gen_1.n1[9] ), .B1(\pattern_gen_1.n52_adj_658[8] ), 
    .D0(\pattern_gen_1.n9156 ), .C0(\pattern_gen_1.n1[8] ), 
    .B0(\pattern_gen_1.n52_adj_658[7] ), .CIN0(\pattern_gen_1.n9156 ), 
    .CIN1(\pattern_gen_1.n15516 ), .COUT1(\pattern_gen_1.cout_adj_579 ), 
    .COUT0(\pattern_gen_1.n15516 ));
  pattern_gen_1_SLICE_39 \pattern_gen_1.SLICE_39 ( .D1(\pattern_gen_1.n15510 ), 
    .C1(n15), .B1(\pattern_gen_1.n52_adj_658[6] ), .D0(\pattern_gen_1.n9154 ), 
    .C0(n13), .B0(\pattern_gen_1.n52_adj_658[5] ), 
    .CIN0(\pattern_gen_1.n9154 ), .CIN1(\pattern_gen_1.n15510 ), 
    .COUT1(\pattern_gen_1.n9156 ), .COUT0(\pattern_gen_1.n15510 ));
  pattern_gen_1_SLICE_40 \pattern_gen_1.SLICE_40 ( .D1(\pattern_gen_1.n15504 ), 
    .C1(\pattern_gen_1.n1[5] ), .B1(\pattern_gen_1.n52_adj_658[4] ), 
    .D0(\pattern_gen_1.n9152 ), .C0(\pattern_gen_1.n1[4] ), 
    .B0(\pattern_gen_1.n52_adj_658[3] ), .CIN0(\pattern_gen_1.n9152 ), 
    .CIN1(\pattern_gen_1.n15504 ), .COUT1(\pattern_gen_1.n9154 ), 
    .COUT0(\pattern_gen_1.n15504 ));
  pattern_gen_1_SLICE_41 \pattern_gen_1.SLICE_41 ( .D1(\pattern_gen_1.n15498 ), 
    .C1(\pattern_gen_1.n1[3] ), .B1(\pattern_gen_1.n52_adj_658[2] ), 
    .D0(\pattern_gen_1.n9150 ), .C0(\pattern_gen_1.n1[2] ), 
    .B0(\pattern_gen_1.n52_adj_658[1] ), .CIN0(\pattern_gen_1.n9150 ), 
    .CIN1(\pattern_gen_1.n15498 ), .COUT1(\pattern_gen_1.n9152 ), 
    .COUT0(\pattern_gen_1.n15498 ));
  pattern_gen_1_SLICE_42 \pattern_gen_1.SLICE_42 ( .D1(\pattern_gen_1.n15411 ), 
    .C1(VCC_net), .B1(\tower2ypos[7] ), .D0(\pattern_gen_1.n9062 ), 
    .B0(\tower2ypos[6] ), .CIN0(\pattern_gen_1.n9062 ), 
    .CIN1(\pattern_gen_1.n15411 ), .F0(n46), .F1(n45), 
    .COUT1(\pattern_gen_1.n9064 ), .COUT0(\pattern_gen_1.n15411 ));
  pattern_gen_1_SLICE_43 \pattern_gen_1.SLICE_43 ( .D1(\pattern_gen_1.n15402 ), 
    .B1(\tower2ypos[5] ), .D0(\pattern_gen_1.n9060 ), .C0(VCC_net), 
    .B0(\tower2ypos[4] ), .CIN0(\pattern_gen_1.n9060 ), 
    .CIN1(\pattern_gen_1.n15402 ), .F0(n48), .F1(n47), 
    .COUT1(\pattern_gen_1.n9062 ), .COUT0(\pattern_gen_1.n15402 ));
  pattern_gen_1_SLICE_44 \pattern_gen_1.SLICE_44 ( .D1(\pattern_gen_1.n15492 ), 
    .C1(n10_adj_672), .B1(\pattern_gen_1.n52_adj_658[0] ), 
    .C0(\pattern_gen_1.n1[0] ), .B0(\tower1xpos[0] ), 
    .CIN1(\pattern_gen_1.n15492 ), .COUT1(\pattern_gen_1.n9150 ), 
    .COUT0(\pattern_gen_1.n15492 ));
  pattern_gen_1_SLICE_45 \pattern_gen_1.SLICE_45 ( .D1(\pattern_gen_1.n15381 ), 
    .B1(\tower2ypos[3] ), .D0(\pattern_gen_1.n9058 ), .C0(VCC_net), 
    .B0(\tower2ypos[2] ), .CIN0(\pattern_gen_1.n9058 ), 
    .CIN1(\pattern_gen_1.n15381 ), .F0(n50), .F1(n49), 
    .COUT1(\pattern_gen_1.n9060 ), .COUT0(\pattern_gen_1.n15381 ));
  pattern_gen_1_SLICE_46 \pattern_gen_1.SLICE_46 ( .D1(\pattern_gen_1.n15519 ), 
    .C1(VCC_net), .B1(\tower1xpos[9] ), .D0(\pattern_gen_1.n8990 ), 
    .C0(VCC_net), .B0(\tower1xpos[8] ), .CIN0(\pattern_gen_1.n8990 ), 
    .CIN1(\pattern_gen_1.n15519 ), .F0(\pattern_gen_1.n52_adj_658[7] ), 
    .F1(\pattern_gen_1.n52_adj_658[8] ), .COUT0(\pattern_gen_1.n15519 ));
  pattern_gen_1_SLICE_47 \pattern_gen_1.SLICE_47 ( .D1(\pattern_gen_1.n15546 ), 
    .C1(\pattern_gen_1.n1[9] ), .B1(\pattern_gen_1.n52_adj_659[8] ), 
    .D0(\pattern_gen_1.n9147 ), .C0(\pattern_gen_1.n1[8] ), 
    .B0(\pattern_gen_1.n52_adj_659[7] ), .CIN0(\pattern_gen_1.n9147 ), 
    .CIN1(\pattern_gen_1.n15546 ), .COUT1(\pattern_gen_1.cout_c ), 
    .COUT0(\pattern_gen_1.n15546 ));
  pattern_gen_1_SLICE_48 \pattern_gen_1.SLICE_48 ( .D1(\pattern_gen_1.n15540 ), 
    .C1(n15), .B1(\pattern_gen_1.n52_adj_659[6] ), .D0(\pattern_gen_1.n9145 ), 
    .C0(n13), .B0(\pattern_gen_1.n52_adj_659[5] ), 
    .CIN0(\pattern_gen_1.n9145 ), .CIN1(\pattern_gen_1.n15540 ), 
    .COUT1(\pattern_gen_1.n9147 ), .COUT0(\pattern_gen_1.n15540 ));
  pattern_gen_1_SLICE_49 \pattern_gen_1.SLICE_49 ( .D1(\pattern_gen_1.n15375 ), 
    .C1(VCC_net), .B1(\tower2ypos[1] ), .CIN1(\pattern_gen_1.n15375 ), 
    .F1(n51), .COUT1(\pattern_gen_1.n9058 ), .COUT0(\pattern_gen_1.n15375 ));
  pattern_gen_1_SLICE_50 \pattern_gen_1.SLICE_50 ( .D1(\pattern_gen_1.n15513 ), 
    .C1(VCC_net), .B1(\tower1xpos[7] ), .D0(\pattern_gen_1.n8988 ), 
    .C0(VCC_net), .B0(\tower1xpos[6] ), .CIN0(\pattern_gen_1.n8988 ), 
    .CIN1(\pattern_gen_1.n15513 ), .F0(\pattern_gen_1.n52_adj_658[5] ), 
    .F1(\pattern_gen_1.n52_adj_658[6] ), .COUT1(\pattern_gen_1.n8990 ), 
    .COUT0(\pattern_gen_1.n15513 ));
  pattern_gen_1_SLICE_51 \pattern_gen_1.SLICE_51 ( .D1(\pattern_gen_1.n15534 ), 
    .C1(\pattern_gen_1.n1[5] ), .B1(\pattern_gen_1.n52_adj_659[4] ), 
    .D0(\pattern_gen_1.n9143 ), .C0(\pattern_gen_1.n1[4] ), 
    .B0(\pattern_gen_1.n52_adj_659[3] ), .CIN0(\pattern_gen_1.n9143 ), 
    .CIN1(\pattern_gen_1.n15534 ), .COUT1(\pattern_gen_1.n9145 ), 
    .COUT0(\pattern_gen_1.n15534 ));
  pattern_gen_1_SLICE_52 \pattern_gen_1.SLICE_52 ( .D1(\pattern_gen_1.n15507 ), 
    .B1(\tower1xpos[5] ), .D0(\pattern_gen_1.n8986 ), .B0(\tower1xpos[4] ), 
    .CIN0(\pattern_gen_1.n8986 ), .CIN1(\pattern_gen_1.n15507 ), 
    .F0(\pattern_gen_1.n52_adj_658[3] ), .F1(\pattern_gen_1.n52_adj_658[4] ), 
    .COUT1(\pattern_gen_1.n8988 ), .COUT0(\pattern_gen_1.n15507 ));
  pattern_gen_1_SLICE_53 \pattern_gen_1.SLICE_53 ( .D1(\pattern_gen_1.n15561 ), 
    .C1(VCC_net), .B1(\tower3xpos[3] ), .D0(\pattern_gen_1.n8937 ), 
    .C0(VCC_net), .B0(\tower3xpos[2] ), .CIN0(\pattern_gen_1.n8937 ), 
    .CIN1(\pattern_gen_1.n15561 ), .F0(\pattern_gen_1.n52_adj_655[1] ), 
    .F1(\pattern_gen_1.n52_adj_655[2] ), .COUT1(\pattern_gen_1.n8939 ), 
    .COUT0(\pattern_gen_1.n15561 ));
  pattern_gen_1_SLICE_54 \pattern_gen_1.SLICE_54 ( .D1(\pattern_gen_1.n15555 ), 
    .C1(VCC_net), .B1(\tower3xpos[1] ), .CIN1(\pattern_gen_1.n15555 ), 
    .F1(\pattern_gen_1.n52_adj_655[0] ), .COUT1(\pattern_gen_1.n8937 ), 
    .COUT0(\pattern_gen_1.n15555 ));
  pattern_gen_1_SLICE_55 \pattern_gen_1.SLICE_55 ( .D1(\pattern_gen_1.n15501 ), 
    .C1(VCC_net), .B1(\tower1xpos[3] ), .D0(\pattern_gen_1.n8984 ), 
    .C0(VCC_net), .B0(\tower1xpos[2] ), .CIN0(\pattern_gen_1.n8984 ), 
    .CIN1(\pattern_gen_1.n15501 ), .F0(\pattern_gen_1.n52_adj_658[1] ), 
    .F1(\pattern_gen_1.n52_adj_658[2] ), .COUT1(\pattern_gen_1.n8986 ), 
    .COUT0(\pattern_gen_1.n15501 ));
  pattern_gen_1_SLICE_56 \pattern_gen_1.SLICE_56 ( .D1(\pattern_gen_1.n15528 ), 
    .C1(\pattern_gen_1.n1[3] ), .B1(\pattern_gen_1.n52_adj_659[2] ), 
    .D0(\pattern_gen_1.n9141 ), .C0(\pattern_gen_1.n1[2] ), 
    .B0(\pattern_gen_1.n52_adj_659[1] ), .CIN0(\pattern_gen_1.n9141 ), 
    .CIN1(\pattern_gen_1.n15528 ), .COUT1(\pattern_gen_1.n9143 ), 
    .COUT0(\pattern_gen_1.n15528 ));
  pattern_gen_1_SLICE_57 \pattern_gen_1.SLICE_57 ( .D1(\pattern_gen_1.n15522 ), 
    .C1(n10_adj_672), .B1(\pattern_gen_1.n52_adj_659[0] ), 
    .C0(\pattern_gen_1.n1[0] ), .B0(\tower2xpos[0] ), 
    .CIN1(\pattern_gen_1.n15522 ), .COUT1(\pattern_gen_1.n9141 ), 
    .COUT0(\pattern_gen_1.n15522 ));
  pattern_gen_1_SLICE_58 \pattern_gen_1.SLICE_58 ( .D1(\pattern_gen_1.n15549 ), 
    .C1(VCC_net), .B1(\tower2xpos[9] ), .D0(\pattern_gen_1.n9137 ), 
    .C0(VCC_net), .B0(\tower2xpos[8] ), .CIN0(\pattern_gen_1.n9137 ), 
    .CIN1(\pattern_gen_1.n15549 ), .F0(\pattern_gen_1.n52_adj_659[7] ), 
    .F1(\pattern_gen_1.n52_adj_659[8] ), .COUT0(\pattern_gen_1.n15549 ));
  pattern_gen_1_SLICE_59 \pattern_gen_1.SLICE_59 ( .D1(\pattern_gen_1.n15543 ), 
    .C1(VCC_net), .B1(\tower2xpos[7] ), .D0(\pattern_gen_1.n9135 ), 
    .C0(VCC_net), .B0(\tower2xpos[6] ), .CIN0(\pattern_gen_1.n9135 ), 
    .CIN1(\pattern_gen_1.n15543 ), .F0(\pattern_gen_1.n52_adj_659[5] ), 
    .F1(\pattern_gen_1.n52_adj_659[6] ), .COUT1(\pattern_gen_1.n9137 ), 
    .COUT0(\pattern_gen_1.n15543 ));
  pattern_gen_1_SLICE_60 \pattern_gen_1.SLICE_60 ( .D1(\pattern_gen_1.n15537 ), 
    .B1(\tower2xpos[5] ), .D0(\pattern_gen_1.n9133 ), .B0(\tower2xpos[4] ), 
    .CIN0(\pattern_gen_1.n9133 ), .CIN1(\pattern_gen_1.n15537 ), 
    .F0(\pattern_gen_1.n52_adj_659[3] ), .F1(\pattern_gen_1.n52_adj_659[4] ), 
    .COUT1(\pattern_gen_1.n9135 ), .COUT0(\pattern_gen_1.n15537 ));
  pattern_gen_1_SLICE_61 \pattern_gen_1.SLICE_61 ( .D1(\pattern_gen_1.n15531 ), 
    .C1(VCC_net), .B1(\tower2xpos[3] ), .D0(\pattern_gen_1.n9131 ), 
    .C0(VCC_net), .B0(\tower2xpos[2] ), .CIN0(\pattern_gen_1.n9131 ), 
    .CIN1(\pattern_gen_1.n15531 ), .F0(\pattern_gen_1.n52_adj_659[1] ), 
    .F1(\pattern_gen_1.n52_adj_659[2] ), .COUT1(\pattern_gen_1.n9133 ), 
    .COUT0(\pattern_gen_1.n15531 ));
  pattern_gen_1_SLICE_62 \pattern_gen_1.SLICE_62 ( .D1(\pattern_gen_1.n15525 ), 
    .C1(VCC_net), .B1(\tower2xpos[1] ), .CIN1(\pattern_gen_1.n15525 ), 
    .F1(\pattern_gen_1.n52_adj_659[0] ), .COUT1(\pattern_gen_1.n9131 ), 
    .COUT0(\pattern_gen_1.n15525 ));
  pattern_gen_1_SLICE_63 \pattern_gen_1.SLICE_63 ( .D1(\pattern_gen_1.n15576 ), 
    .C1(\pattern_gen_1.n1[9] ), .B1(\pattern_gen_1.n52_adj_655[8] ), 
    .D0(\pattern_gen_1.n9128 ), .C0(\pattern_gen_1.n1[8] ), 
    .B0(\pattern_gen_1.n52_adj_655[7] ), .CIN0(\pattern_gen_1.n9128 ), 
    .CIN1(\pattern_gen_1.n15576 ), .COUT1(\pattern_gen_1.cout_adj_588 ), 
    .COUT0(\pattern_gen_1.n15576 ));
  pattern_gen_1_SLICE_64 \pattern_gen_1.SLICE_64 ( .D1(\pattern_gen_1.n15570 ), 
    .C1(n15), .B1(\pattern_gen_1.n52_adj_655[6] ), .D0(\pattern_gen_1.n9126 ), 
    .C0(n13), .B0(\pattern_gen_1.n52_adj_655[5] ), 
    .CIN0(\pattern_gen_1.n9126 ), .CIN1(\pattern_gen_1.n15570 ), 
    .COUT1(\pattern_gen_1.n9128 ), .COUT0(\pattern_gen_1.n15570 ));
  pattern_gen_1_SLICE_65 \pattern_gen_1.SLICE_65 ( .D1(\pattern_gen_1.n15564 ), 
    .C1(\pattern_gen_1.n1[5] ), .B1(\pattern_gen_1.n52_adj_655[4] ), 
    .D0(\pattern_gen_1.n9124 ), .C0(\pattern_gen_1.n1[4] ), 
    .B0(\pattern_gen_1.n52_adj_655[3] ), .CIN0(\pattern_gen_1.n9124 ), 
    .CIN1(\pattern_gen_1.n15564 ), .COUT1(\pattern_gen_1.n9126 ), 
    .COUT0(\pattern_gen_1.n15564 ));
  pattern_gen_1_SLICE_66 \pattern_gen_1.SLICE_66 ( .D1(\pattern_gen_1.n15495 ), 
    .C1(VCC_net), .B1(\tower1xpos[1] ), .CIN1(\pattern_gen_1.n15495 ), 
    .F1(\pattern_gen_1.n52_adj_658[0] ), .COUT1(\pattern_gen_1.n8984 ), 
    .COUT0(\pattern_gen_1.n15495 ));
  pattern_gen_1_SLICE_67 \pattern_gen_1.SLICE_67 ( .D1(\pattern_gen_1.n15558 ), 
    .C1(\pattern_gen_1.n1[3] ), .B1(\pattern_gen_1.n52_adj_655[2] ), 
    .D0(\pattern_gen_1.n9122 ), .C0(\pattern_gen_1.n1[2] ), 
    .B0(\pattern_gen_1.n52_adj_655[1] ), .CIN0(\pattern_gen_1.n9122 ), 
    .CIN1(\pattern_gen_1.n15558 ), .COUT1(\pattern_gen_1.n9124 ), 
    .COUT0(\pattern_gen_1.n15558 ));
  pattern_gen_1_SLICE_68 \pattern_gen_1.SLICE_68 ( .D1(\pattern_gen_1.n15372 ), 
    .B1(\tower1ypos[9] ), .D0(\pattern_gen_1.n8980 ), .B0(\tower1ypos[8] ), 
    .CIN0(\pattern_gen_1.n8980 ), .CIN1(\pattern_gen_1.n15372 ), 
    .F0(n44_adj_683), .F1(n43_adj_682), .COUT0(\pattern_gen_1.n15372 ));
  pattern_gen_1_SLICE_69 \pattern_gen_1.SLICE_69 ( .D1(\pattern_gen_1.n15552 ), 
    .C1(n10_adj_672), .B1(\pattern_gen_1.n52_adj_655[0] ), 
    .C0(\pattern_gen_1.n1[0] ), .B0(\tower3xpos[0] ), 
    .CIN1(\pattern_gen_1.n15552 ), .COUT1(\pattern_gen_1.n9122 ), 
    .COUT0(\pattern_gen_1.n15552 ));
  pattern_gen_1_SLICE_70 \pattern_gen_1.SLICE_70 ( .D1(\pattern_gen_1.n15369 ), 
    .C1(VCC_net), .B1(\tower1ypos[7] ), .D0(\pattern_gen_1.n8978 ), 
    .B0(\tower1ypos[6] ), .CIN0(\pattern_gen_1.n8978 ), 
    .CIN1(\pattern_gen_1.n15369 ), .F0(n46_adj_685), .F1(n45_adj_684), 
    .COUT1(\pattern_gen_1.n8980 ), .COUT0(\pattern_gen_1.n15369 ));
  pattern_gen_1_SLICE_71 \pattern_gen_1.SLICE_71 ( .D1(\pattern_gen_1.n15366 ), 
    .B1(\tower1ypos[5] ), .D0(\pattern_gen_1.n8976 ), .C0(VCC_net), 
    .B0(\tower1ypos[4] ), .CIN0(\pattern_gen_1.n8976 ), 
    .CIN1(\pattern_gen_1.n15366 ), .F0(n48_adj_687), .F1(n47_adj_686), 
    .COUT1(\pattern_gen_1.n8978 ), .COUT0(\pattern_gen_1.n15366 ));
  pattern_gen_1_SLICE_72 \pattern_gen_1.SLICE_72 ( .D1(\pattern_gen_1.n15597 ), 
    .D0(\pattern_gen_1.n9035 ), .B0(scoreout_c_9), 
    .CIN0(\pattern_gen_1.n9035 ), .CIN1(\pattern_gen_1.n15597 ), 
    .F0(n47_adj_695), .F1(cout), .COUT0(\pattern_gen_1.n15597 ));
  pattern_gen_1_SLICE_73 \pattern_gen_1.SLICE_73 ( .D1(\pattern_gen_1.n15363 ), 
    .B1(\tower1ypos[3] ), .D0(\pattern_gen_1.n8974 ), .C0(VCC_net), 
    .B0(\tower1ypos[2] ), .CIN0(\pattern_gen_1.n8974 ), 
    .CIN1(\pattern_gen_1.n15363 ), .F0(n50_adj_689), .F1(n49_adj_688), 
    .COUT1(\pattern_gen_1.n8976 ), .COUT0(\pattern_gen_1.n15363 ));
  pattern_gen_1_SLICE_74 \pattern_gen_1.SLICE_74 ( .D1(\pattern_gen_1.n15360 ), 
    .C1(VCC_net), .B1(\tower1ypos[1] ), .CIN1(\pattern_gen_1.n15360 ), 
    .F1(n51_adj_690), .COUT1(\pattern_gen_1.n8974 ), 
    .COUT0(\pattern_gen_1.n15360 ));
  pattern_gen_1_SLICE_75 \pattern_gen_1.SLICE_75 ( .D1(\pattern_gen_1.n15594 ), 
    .B1(scoreout_c_8), .D0(\pattern_gen_1.n9033 ), .B0(scoreout_c_7), 
    .CIN0(\pattern_gen_1.n9033 ), .CIN1(\pattern_gen_1.n15594 ), 
    .F0(n49_adj_697), .F1(n48_adj_696), .COUT1(\pattern_gen_1.n9035 ), 
    .COUT0(\pattern_gen_1.n15594 ));
  pattern_gen_1_SLICE_76 \pattern_gen_1.SLICE_76 ( .D1(\pattern_gen_1.n15591 ), 
    .B1(scoreout_c_6), .D0(\pattern_gen_1.n9031 ), .B0(scoreout_c_5), 
    .CIN0(\pattern_gen_1.n9031 ), .CIN1(\pattern_gen_1.n15591 ), 
    .F0(n51_adj_699), .F1(n50_adj_698), .COUT1(\pattern_gen_1.n9033 ), 
    .COUT0(\pattern_gen_1.n15591 ));
  pattern_gen_1_SLICE_77 \pattern_gen_1.SLICE_77 ( .D1(\pattern_gen_1.n15588 ), 
    .C1(VCC_net), .B1(scoreout_c_4), .D0(\pattern_gen_1.n9029 ), .C0(VCC_net), 
    .B0(scoreout_c_3), .CIN0(\pattern_gen_1.n9029 ), 
    .CIN1(\pattern_gen_1.n15588 ), .F0(n53), .F1(n52_2), 
    .COUT1(\pattern_gen_1.n9031 ), .COUT0(\pattern_gen_1.n15588 ));
  pattern_gen_1_SLICE_78 \pattern_gen_1.SLICE_78 ( .D1(\pattern_gen_1.n15585 ), 
    .B1(scoreout_c_2), .D0(\pattern_gen_1.n9027 ), .B0(scoreout_c_1), 
    .CIN0(\pattern_gen_1.n9027 ), .CIN1(\pattern_gen_1.n15585 ), .F0(n55), 
    .F1(n54), .COUT1(\pattern_gen_1.n9029 ), .COUT0(\pattern_gen_1.n15585 ));
  pattern_gen_1_SLICE_79 \pattern_gen_1.SLICE_79 ( .D1(\pattern_gen_1.n15582 ), 
    .C1(VCC_net), .B1(scoreout_c_0), .CIN1(\pattern_gen_1.n15582 ), .F1(n56), 
    .COUT1(\pattern_gen_1.n9027 ), .COUT0(\pattern_gen_1.n15582 ));
  pattern_gen_1_SLICE_80 \pattern_gen_1.SLICE_80 ( .D1(\pattern_gen_1.n15306 ), 
    .B1(\birdpos[9] ), .D0(\pattern_gen_1.n9107 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n9107 ), .CIN1(\pattern_gen_1.n15306 ), .F0(n11), 
    .F1(n10_adj_669), .COUT0(\pattern_gen_1.n15306 ));
  pattern_gen_1_SLICE_81 \pattern_gen_1.SLICE_81 ( .D1(\pattern_gen_1.n15294 ), 
    .B1(\birdpos[7] ), .D0(\pattern_gen_1.n9105 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n9105 ), .CIN1(\pattern_gen_1.n15294 ), 
    .F0(n13_adj_670), .F1(n12), .COUT1(\pattern_gen_1.n9107 ), 
    .COUT0(\pattern_gen_1.n15294 ));
  pattern_gen_1_SLICE_82 \pattern_gen_1.SLICE_82 ( .D1(\pattern_gen_1.n15282 ), 
    .C1(VCC_net), .B1(\birdpos[5] ), .D0(\pattern_gen_1.n9103 ), .C0(VCC_net), 
    .B0(\birdpos[4] ), .CIN0(\pattern_gen_1.n9103 ), 
    .CIN1(\pattern_gen_1.n15282 ), .F0(n15_adj_671), .F1(n14), 
    .COUT1(\pattern_gen_1.n9105 ), .COUT0(\pattern_gen_1.n15282 ));
  pattern_gen_1_SLICE_83 \pattern_gen_1.SLICE_83 ( .D1(\pattern_gen_1.n15258 ), 
    .B1(\birdpos[3] ), .D0(\pattern_gen_1.n9101 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n9101 ), .CIN1(\pattern_gen_1.n15258 ), .F0(n17), 
    .F1(n16), .COUT1(\pattern_gen_1.n9103 ), .COUT0(\pattern_gen_1.n15258 ));
  pattern_gen_1_SLICE_84 \pattern_gen_1.SLICE_84 ( .D1(\pattern_gen_1.n15249 ), 
    .C1(VCC_net), .B1(\birdpos[1] ), .CIN1(\pattern_gen_1.n15249 ), .F1(n18), 
    .COUT1(\pattern_gen_1.n9101 ), .COUT0(\pattern_gen_1.n15249 ));
  tower_2_SLICE_85 \tower_2.SLICE_85 ( .DI0(\tower_2.tower2xpos_9__N_117[9] ), 
    .D1(\tower_2.n15795 ), .D0(\tower_2.n9167 ), .C0(\tower2xpos[9] ), 
    .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n9167 ), .CIN1(\tower_2.n15795 ), .Q0(\tower2xpos[9] ), 
    .F0(\tower_2.tower2xpos_9__N_117[9] ), .COUT0(\tower_2.n15795 ));
  tower_2_SLICE_86 \tower_2.SLICE_86 ( .DI1(\tower_2.tower2xpos_9__N_117[8] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[7] ), .D1(\tower_2.n15792 ), 
    .C1(\tower2xpos[8] ), .B1(VCC_net), .D0(\tower_2.n9165 ), 
    .C0(\tower2xpos[7] ), .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n9165 ), .CIN1(\tower_2.n15792 ), 
    .Q0(\tower2xpos[7] ), .Q1(\tower2xpos[8] ), 
    .F0(\tower_2.tower2xpos_9__N_117[7] ), 
    .F1(\tower_2.tower2xpos_9__N_117[8] ), .COUT1(\tower_2.n9167 ), 
    .COUT0(\tower_2.n15792 ));
  tower_2_SLICE_87 \tower_2.SLICE_87 ( .DI1(\tower_2.tower2xpos_9__N_117[6] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[5] ), .D1(\tower_2.n15789 ), 
    .C1(\tower2xpos[6] ), .B1(VCC_net), .D0(\tower_2.n9163 ), 
    .C0(\tower2xpos[5] ), .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n9163 ), .CIN1(\tower_2.n15789 ), 
    .Q0(\tower2xpos[5] ), .Q1(\tower2xpos[6] ), 
    .F0(\tower_2.tower2xpos_9__N_117[5] ), 
    .F1(\tower_2.tower2xpos_9__N_117[6] ), .COUT1(\tower_2.n9165 ), 
    .COUT0(\tower_2.n15789 ));
  tower_2_SLICE_88 \tower_2.SLICE_88 ( .DI1(\tower_2.tower2xpos_9__N_117[4] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[3] ), .D1(\tower_2.n15786 ), 
    .C1(\tower2xpos[4] ), .B1(VCC_net), .D0(\tower_2.n9161 ), 
    .C0(\tower2xpos[3] ), .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n9161 ), .CIN1(\tower_2.n15786 ), 
    .Q0(\tower2xpos[3] ), .Q1(\tower2xpos[4] ), 
    .F0(\tower_2.tower2xpos_9__N_117[3] ), 
    .F1(\tower_2.tower2xpos_9__N_117[4] ), .COUT1(\tower_2.n9163 ), 
    .COUT0(\tower_2.n15786 ));
  tower_2_SLICE_89 \tower_2.SLICE_89 ( .DI1(\tower_2.tower2xpos_9__N_117[2] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[1] ), .D1(\tower_2.n15783 ), 
    .C1(\tower2xpos[2] ), .D0(\tower_2.n9159 ), .C0(\tower2xpos[1] ), 
    .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n9159 ), .CIN1(\tower_2.n15783 ), .Q0(\tower2xpos[1] ), 
    .Q1(\tower2xpos[2] ), .F0(\tower_2.tower2xpos_9__N_117[1] ), 
    .F1(\tower_2.tower2xpos_9__N_117[2] ), .COUT1(\tower_2.n9161 ), 
    .COUT0(\tower_2.n15783 ));
  tower_2_SLICE_90 \tower_2.SLICE_90 ( .DI1(\tower_2.tower2xpos_9__N_117[0] ), 
    .D1(\tower_2.n15603 ), .C1(\tower2xpos[0] ), .B1(VCC_net), 
    .LSR(\tower_2.tower2xpos_0__N_136 ), .CLK(VSYNC_c), 
    .CIN1(\tower_2.n15603 ), .Q1(\tower2xpos[0] ), 
    .F1(\tower_2.tower2xpos_9__N_117[0] ), .COUT1(\tower_2.n9159 ), 
    .COUT0(\tower_2.n15603 ));
  tower_2_SLICE_91 \tower_2.SLICE_91 ( .DI0(\tower_2.startcount_5__N_322[5] ), 
    .D1(\tower_2.n15486 ), .D0(\tower_2.n8934 ), .C0(\tower_2.startcount[5] ), 
    .CE(\tower_2.startcount_1__N_335 ), .LSR(\tower_2.startcount_1__N_336 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n8934 ), .CIN1(\tower_2.n15486 ), 
    .Q0(\tower_2.startcount[5] ), .F0(\tower_2.startcount_5__N_322[5] ), 
    .COUT0(\tower_2.n15486 ));
  tower_2_SLICE_92 \tower_2.SLICE_92 ( .DI0(\tower_2.counter_9__N_312[9] ), 
    .D1(\tower_2.n15765 ), .D0(\tower_2.n9119 ), .C0(\tower_2.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n9119 ), .CIN1(\tower_2.n15765 ), 
    .Q0(\tower_2.counter[9] ), .F0(\tower_2.counter_9__N_312[9] ), 
    .COUT0(\tower_2.n15765 ));
  tower_2_SLICE_93 \tower_2.SLICE_93 ( .DI1(\tower_2.startcount_5__N_322[4] ), 
    .DI0(\tower_2.startcount_5__N_322[3] ), .D1(\tower_2.n15483 ), 
    .C1(\tower_2.startcount[4] ), .D0(\tower_2.n8932 ), 
    .C0(\tower_2.startcount[3] ), .CE(\tower_2.startcount_1__N_335 ), 
    .LSR(\tower_2.startcount_1__N_336 ), .CLK(VSYNC_c), .CIN0(\tower_2.n8932 ), 
    .CIN1(\tower_2.n15483 ), .Q0(\tower_2.startcount[3] ), 
    .Q1(\tower_2.startcount[4] ), .F0(\tower_2.startcount_5__N_322[3] ), 
    .F1(\tower_2.startcount_5__N_322[4] ), .COUT1(\tower_2.n8934 ), 
    .COUT0(\tower_2.n15483 ));
  tower_2_SLICE_94 \tower_2.SLICE_94 ( .DI1(\tower_2.counter_9__N_312[8] ), 
    .DI0(\tower_2.counter_9__N_312[7] ), .D1(\tower_2.n15762 ), 
    .C1(\tower_2.counter[8] ), .B1(n118), .D0(\tower_2.n9117 ), 
    .C0(\tower_2.counter[7] ), .B0(n118), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n9117 ), .CIN1(\tower_2.n15762 ), .Q0(\tower_2.counter[7] ), 
    .Q1(\tower_2.counter[8] ), .F0(\tower_2.counter_9__N_312[7] ), 
    .F1(\tower_2.counter_9__N_312[8] ), .COUT1(\tower_2.n9119 ), 
    .COUT0(\tower_2.n15762 ));
  tower_2_SLICE_95 \tower_2.SLICE_95 ( .D1(\tower_2.n15423 ), 
    .D0(\tower_2.tower2ypos_8__N_145 ), .C0(\tower_2.tower2ypos_9__N_139[8] ), 
    .CIN0(\tower_2.tower2ypos_8__N_145 ), .CIN1(\tower_2.n15423 ), 
    .F0(\tower2ypos[8] ), .F1(\tower2ypos[9] ), .COUT0(\tower_2.n15423 ));
  tower_2_SLICE_96 \tower_2.SLICE_96 ( .DI1(\tower_2.counter_9__N_312[6] ), 
    .DI0(\tower_2.counter_9__N_312[5] ), .D1(\tower_2.n15759 ), 
    .C1(\tower_2.counter[6] ), .D0(\tower_2.n9115 ), .C0(\tower_2.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n9115 ), .CIN1(\tower_2.n15759 ), 
    .Q0(\tower_2.counter[5] ), .Q1(\tower_2.counter[6] ), 
    .F0(\tower_2.counter_9__N_312[5] ), .F1(\tower_2.counter_9__N_312[6] ), 
    .COUT1(\tower_2.n9117 ), .COUT0(\tower_2.n15759 ));
  tower_2_SLICE_97 \tower_2.SLICE_97 ( .D1(\tower_2.n15414 ), 
    .C1(\tower_2.tower2ypos_9__N_139[7] ), .D0(\tower_2.tower2ypos_6__N_156 ), 
    .C0(\tower_2.tower2ypos_9__N_139[6] ), 
    .CIN0(\tower_2.tower2ypos_6__N_156 ), .CIN1(\tower_2.n15414 ), 
    .F0(\tower2ypos[6] ), .F1(\tower2ypos[7] ), 
    .COUT1(\tower_2.tower2ypos_8__N_145 ), .COUT0(\tower_2.n15414 ));
  tower_2_SLICE_98 \tower_2.SLICE_98 ( .DI1(\tower_2.counter_9__N_312[4] ), 
    .DI0(\tower_2.counter_9__N_312[3] ), .D1(\tower_2.n15756 ), 
    .C1(\tower_2.counter[4] ), .D0(\tower_2.n9113 ), .C0(\tower_2.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n9113 ), .CIN1(\tower_2.n15756 ), 
    .Q0(\tower_2.counter[3] ), .Q1(\tower_2.counter[4] ), 
    .F0(\tower_2.counter_9__N_312[3] ), .F1(\tower_2.counter_9__N_312[4] ), 
    .COUT1(\tower_2.n9115 ), .COUT0(\tower_2.n15756 ));
  tower_2_SLICE_99 \tower_2.SLICE_99 ( .D1(\tower_2.n15405 ), 
    .C1(\tower_2.tower2ypos_9__N_139[5] ), .B1(VCC_net), 
    .D0(\tower_2.tower2ypos_4__N_168 ), .C0(\tower_2.tower2ypos_9__N_139[4] ), 
    .B0(VCC_net), .CIN0(\tower_2.tower2ypos_4__N_168 ), 
    .CIN1(\tower_2.n15405 ), .F0(\tower2ypos[4] ), .F1(\tower2ypos[5] ), 
    .COUT1(\tower_2.tower2ypos_6__N_156 ), .COUT0(\tower_2.n15405 ));
  tower_2_SLICE_100 \tower_2.SLICE_100 ( 
    .DI1(\tower_2.startcount_5__N_322[2] ), 
    .DI0(\tower_2.startcount_5__N_322[1] ), .D1(\tower_2.n15480 ), 
    .C1(\tower_2.startcount[2] ), .D0(\tower_2.n8930 ), 
    .C0(\tower_2.startcount[1] ), .CE(\tower_2.startcount_1__N_335 ), 
    .LSR(\tower_2.startcount_1__N_336 ), .CLK(VSYNC_c), .CIN0(\tower_2.n8930 ), 
    .CIN1(\tower_2.n15480 ), .Q0(\tower_2.startcount[1] ), 
    .Q1(\tower_2.startcount[2] ), .F0(\tower_2.startcount_5__N_322[1] ), 
    .F1(\tower_2.startcount_5__N_322[2] ), .COUT1(\tower_2.n8932 ), 
    .COUT0(\tower_2.n15480 ));
  tower_2_SLICE_101 \tower_2.SLICE_101 ( .D1(\tower_2.n15384 ), 
    .C1(\tower_2.tower2ypos_9__N_139[3] ), .D0(\tower_2.tower2ypos_2__N_178 ), 
    .C0(\tower_2.counter[2] ), .CIN0(\tower_2.tower2ypos_2__N_178 ), 
    .CIN1(\tower_2.n15384 ), .F0(\tower2ypos[2] ), .F1(\tower2ypos[3] ), 
    .COUT1(\tower_2.tower2ypos_4__N_168 ), .COUT0(\tower_2.n15384 ));
  tower_2_SLICE_102 \tower_2.SLICE_102 ( .DI1(\tower_2.counter_9__N_312[2] ), 
    .DI0(\tower_2.counter_9__N_312[1] ), .D1(\tower_2.n15753 ), 
    .C1(\tower_2.counter[2] ), .D0(\tower_2.n9111 ), .C0(\tower_2.counter[1] ), 
    .B0(n118), .CLK(VSYNC_c), .CIN0(\tower_2.n9111 ), .CIN1(\tower_2.n15753 ), 
    .Q0(\tower_2.counter[1] ), .Q1(\tower_2.counter[2] ), 
    .F0(\tower_2.counter_9__N_312[1] ), .F1(\tower_2.counter_9__N_312[2] ), 
    .COUT1(\tower_2.n9113 ), .COUT0(\tower_2.n15753 ));
  tower_2_SLICE_103 \tower_2.SLICE_103 ( .D1(\tower_2.n15378 ), 
    .C1(\tower_2.counter[1] ), .B1(VCC_net), .CIN1(\tower_2.n15378 ), 
    .F1(\tower2ypos[1] ), .COUT1(\tower_2.tower2ypos_2__N_178 ), 
    .COUT0(\tower_2.n15378 ));
  tower_2_SLICE_104 \tower_2.SLICE_104 ( 
    .DI1(\tower_2.startcount_5__N_322[0] ), .D1(\tower_2.n15477 ), 
    .C1(\tower_2.n6 ), .B1(\tower_2.n5812 ), 
    .CE(\tower_2.startcount_1__N_335 ), .LSR(\tower_2.startcount_1__N_336 ), 
    .CLK(VSYNC_c), .CIN1(\tower_2.n15477 ), .Q1(\tower_2.n6 ), 
    .F1(\tower_2.startcount_5__N_322[0] ), .COUT1(\tower_2.n8930 ), 
    .COUT0(\tower_2.n15477 ));
  tower_2_SLICE_105 \tower_2.SLICE_105 ( .DI1(\tower_2.counter_9__N_312[0] ), 
    .D1(\tower_2.n15489 ), .C1(\counter_adj_700[0] ), .B1(n118), .CLK(VSYNC_c), 
    .CIN1(\tower_2.n15489 ), .Q1(\counter_adj_700[0] ), 
    .F1(\tower_2.counter_9__N_312[0] ), .COUT1(\tower_2.n9111 ), 
    .COUT0(\tower_2.n15489 ));
  tower_2_SLICE_106 \tower_2.SLICE_106 ( .D1(\tower_2.n15426 ), 
    .D0(\tower_2.n9206 ), .B0(\tower_2.n457 ), .CIN0(\tower_2.n9206 ), 
    .CIN1(\tower_2.n15426 ), .F0(\tower_2.n2103[8] ), .COUT0(\tower_2.n15426 ));
  tower_2_SLICE_107 \tower_2.SLICE_107 ( .D1(\tower_2.n15417 ), .C1(VCC_net), 
    .B1(\tower_2.n458 ), .D0(\tower_2.n9204 ), .C0(VCC_net), 
    .B0(\tower_2.n459 ), .CIN0(\tower_2.n9204 ), .CIN1(\tower_2.n15417 ), 
    .F0(\tower_2.n2103[6] ), .F1(\tower_2.n2103[7] ), .COUT1(\tower_2.n9206 ), 
    .COUT0(\tower_2.n15417 ));
  tower_2_SLICE_108 \tower_2.SLICE_108 ( .D1(\tower_2.n15408 ), .C1(VCC_net), 
    .B1(\tower_2.n460 ), .D0(\tower_2.n9202 ), .B0(\tower_2.n461 ), 
    .CIN0(\tower_2.n9202 ), .CIN1(\tower_2.n15408 ), .F0(\tower_2.n2103[4] ), 
    .F1(\tower_2.n2103[5] ), .COUT1(\tower_2.n9204 ), .COUT0(\tower_2.n15408 ));
  tower_2_SLICE_109 \tower_2.SLICE_109 ( .D1(\tower_2.n15387 ), .C1(VCC_net), 
    .B1(\tower_2.counter[3] ), .CIN1(\tower_2.n15387 ), 
    .F1(\tower_2.n2103[3] ), .COUT1(\tower_2.n9202 ), .COUT0(\tower_2.n15387 ));
  tower_2_SLICE_110 \tower_2.SLICE_110 ( .D1(\tower_2.n15399 ), 
    .D0(\tower_2.n9199 ), .B0(\tower_2.counter[9] ), .CIN0(\tower_2.n9199 ), 
    .CIN1(\tower_2.n15399 ), .F0(\tower_2.n445[9] ), .COUT0(\tower_2.n15399 ));
  tower_2_SLICE_111 \tower_2.SLICE_111 ( .D1(\tower_2.n15396 ), .C1(VCC_net), 
    .B1(\tower_2.counter[8] ), .D0(\tower_2.n9197 ), .C0(VCC_net), 
    .B0(\tower_2.counter[7] ), .CIN0(\tower_2.n9197 ), .CIN1(\tower_2.n15396 ), 
    .F0(\tower_2.n445[7] ), .F1(\tower_2.n445[8] ), .COUT1(\tower_2.n9199 ), 
    .COUT0(\tower_2.n15396 ));
  tower_2_SLICE_112 \tower_2.SLICE_112 ( .D1(\tower_2.n15393 ), .C1(VCC_net), 
    .B1(\tower_2.counter[6] ), .D0(\tower_2.n9195 ), .B0(\tower_2.counter[5] ), 
    .CIN0(\tower_2.n9195 ), .CIN1(\tower_2.n15393 ), .F0(\tower_2.n445[5] ), 
    .F1(\tower_2.n445[6] ), .COUT1(\tower_2.n9197 ), .COUT0(\tower_2.n15393 ));
  tower_2_SLICE_113 \tower_2.SLICE_113 ( .D1(\tower_2.n15390 ), .C1(VCC_net), 
    .B1(\tower_2.counter[4] ), .CIN1(\tower_2.n15390 ), .F1(\tower_2.n445[4] ), 
    .COUT1(\tower_2.n9195 ), .COUT0(\tower_2.n15390 ));
  nes_1_SLICE_114 \nes_1.SLICE_114 ( .DI1(\nes_1.counter_8__N_362[6] ), 
    .DI0(\nes_1.counter_8__N_362[5] ), .D1(\nes_1.n15705 ), .C1(\nes_1.n11 ), 
    .D0(\nes_1.n8951 ), .C0(\nes_1.n12 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n8951 ), .CIN1(\nes_1.n15705 ), .Q0(\nes_1.n12 ), 
    .Q1(\nes_1.n11 ), .F0(\nes_1.counter_8__N_362[5] ), 
    .F1(\nes_1.counter_8__N_362[6] ), .COUT1(\nes_1.n8953 ), 
    .COUT0(\nes_1.n15705 ));
  nes_1_SLICE_115 \nes_1.SLICE_115 ( .DI1(\nes_1.counter_8__N_362[4] ), 
    .DI0(\nes_1.counter_8__N_362[3] ), .D1(\nes_1.n15702 ), .C1(\nes_1.n13 ), 
    .D0(\nes_1.n8949 ), .C0(\nes_1.n14 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n8949 ), .CIN1(\nes_1.n15702 ), .Q0(\nes_1.n14 ), 
    .Q1(\nes_1.n13 ), .F0(\nes_1.counter_8__N_362[3] ), 
    .F1(\nes_1.counter_8__N_362[4] ), .COUT1(\nes_1.n8951 ), 
    .COUT0(\nes_1.n15702 ));
  nes_1_SLICE_116 \nes_1.SLICE_116 ( .DI1(\nes_1.counter_8__N_362[2] ), 
    .DI0(\nes_1.counter_8__N_362[1] ), .D1(\nes_1.n15699 ), .C1(\nes_1.n15 ), 
    .D0(\nes_1.n8947 ), .C0(\nes_1.n16 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n8947 ), .CIN1(\nes_1.n15699 ), .Q0(\nes_1.n16 ), 
    .Q1(\nes_1.n15 ), .F0(\nes_1.counter_8__N_362[1] ), 
    .F1(\nes_1.counter_8__N_362[2] ), .COUT1(\nes_1.n8949 ), 
    .COUT0(\nes_1.n15699 ));
  nes_1_SLICE_117 \nes_1.SLICE_117 ( .DI1(\nes_1.counter_8__N_362[0] ), 
    .D1(\nes_1.n15429 ), .C1(\nes_1.n17 ), .B1(VCC_net), .CLK(\nes_1.clk ), 
    .CIN1(\nes_1.n15429 ), .Q1(\nes_1.n17 ), .F1(\nes_1.counter_8__N_362[0] ), 
    .COUT1(\nes_1.n8947 ), .COUT0(\nes_1.n15429 ));
  nes_1_SLICE_118 \nes_1.SLICE_118 ( .DI1(\nes_1.counter_8__N_362[16] ), 
    .DI0(\nes_1.counter_8__N_362[15] ), .D1(\nes_1.n15720 ), 
    .C1(\nes_1.NEScount[7] ), .D0(\nes_1.n8961 ), .C0(\nes_1.NEScount[6] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n8961 ), .CIN1(\nes_1.n15720 ), 
    .Q0(\nes_1.NEScount[6] ), .Q1(\nes_1.NEScount[7] ), 
    .F0(\nes_1.counter_8__N_362[15] ), .F1(\nes_1.counter_8__N_362[16] ), 
    .COUT0(\nes_1.n15720 ));
  nes_1_SLICE_119 \nes_1.SLICE_119 ( .DI1(\nes_1.counter_8__N_362[14] ), 
    .DI0(\nes_1.counter_8__N_362[13] ), .D1(\nes_1.n15717 ), 
    .C1(\nes_1.NEScount[5] ), .D0(\nes_1.n8959 ), .C0(\nes_1.NEScount[4] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n8959 ), .CIN1(\nes_1.n15717 ), 
    .Q0(\nes_1.NEScount[4] ), .Q1(\nes_1.NEScount[5] ), 
    .F0(\nes_1.counter_8__N_362[13] ), .F1(\nes_1.counter_8__N_362[14] ), 
    .COUT1(\nes_1.n8961 ), .COUT0(\nes_1.n15717 ));
  nes_1_SLICE_120 \nes_1.SLICE_120 ( .DI1(\nes_1.counter_8__N_362[12] ), 
    .DI0(\nes_1.counter_8__N_362[11] ), .D1(\nes_1.n15714 ), 
    .C1(\nes_1.NEScount[3] ), .D0(\nes_1.n8957 ), .C0(\nes_1.NEScount[2] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n8957 ), .CIN1(\nes_1.n15714 ), 
    .Q0(\nes_1.NEScount[2] ), .Q1(\nes_1.NEScount[3] ), 
    .F0(\nes_1.counter_8__N_362[11] ), .F1(\nes_1.counter_8__N_362[12] ), 
    .COUT1(\nes_1.n8959 ), .COUT0(\nes_1.n15714 ));
  nes_1_SLICE_121 \nes_1.SLICE_121 ( .DI1(\nes_1.counter_8__N_362[10] ), 
    .DI0(\nes_1.counter_8__N_362[9] ), .D1(\nes_1.n15711 ), 
    .C1(\nes_1.NEScount[1] ), .D0(\nes_1.n8955 ), .C0(\nes_1.NEScount[0] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n8955 ), .CIN1(\nes_1.n15711 ), 
    .Q0(\nes_1.NEScount[0] ), .Q1(\nes_1.NEScount[1] ), 
    .F0(\nes_1.counter_8__N_362[9] ), .F1(\nes_1.counter_8__N_362[10] ), 
    .COUT1(\nes_1.n8957 ), .COUT0(\nes_1.n15711 ));
  nes_1_SLICE_122 \nes_1.SLICE_122 ( .DI1(\nes_1.counter_8__N_362[8] ), 
    .DI0(\nes_1.counter_8__N_362[7] ), .D1(\nes_1.n15708 ), 
    .C1(\nes_1.counter[8] ), .D0(\nes_1.n8953 ), .C0(\nes_1.n10 ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n8953 ), .CIN1(\nes_1.n15708 ), 
    .Q0(\nes_1.n10 ), .Q1(\nes_1.counter[8] ), 
    .F0(\nes_1.counter_8__N_362[7] ), .F1(\nes_1.counter_8__N_362[8] ), 
    .COUT1(\nes_1.n8955 ), .COUT0(\nes_1.n15708 ));
  score_1_SLICE_123 \score_1.SLICE_123 ( .DI1(\score_1.scoreout_c_9_N_388[8] ), 
    .DI0(\score_1.scoreout_c_9_N_388[7] ), .D1(\score_1.n15444 ), 
    .C1(scoreout_c_8), .D0(\score_1.n8925 ), .C0(scoreout_c_7), 
    .CE(\score_1.scoreout_c_0_N_416 ), .LSR(\score_1.scoreout_c_0_N_417 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n8925 ), .CIN1(\score_1.n15444 ), 
    .Q0(scoreout_c_7), .Q1(scoreout_c_8), .F0(\score_1.scoreout_c_9_N_388[7] ), 
    .F1(\score_1.scoreout_c_9_N_388[8] ), .COUT1(\score_1.n8927 ), 
    .COUT0(\score_1.n15444 ));
  score_1_SLICE_124 \score_1.SLICE_124 ( .DI1(\score_1.scoreout_c_9_N_388[6] ), 
    .DI0(\score_1.scoreout_c_9_N_388[5] ), .D1(\score_1.n15441 ), 
    .C1(scoreout_c_6), .D0(\score_1.n8923 ), .C0(scoreout_c_5), 
    .CE(\score_1.scoreout_c_0_N_416 ), .LSR(\score_1.scoreout_c_0_N_417 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n8923 ), .CIN1(\score_1.n15441 ), 
    .Q0(scoreout_c_5), .Q1(scoreout_c_6), .F0(\score_1.scoreout_c_9_N_388[5] ), 
    .F1(\score_1.scoreout_c_9_N_388[6] ), .COUT1(\score_1.n8925 ), 
    .COUT0(\score_1.n15441 ));
  score_1_SLICE_125 \score_1.SLICE_125 ( .DI1(\score_1.scoreout_c_9_N_388[4] ), 
    .DI0(\score_1.scoreout_c_9_N_388[3] ), .D1(\score_1.n15438 ), 
    .C1(scoreout_c_4), .D0(\score_1.n8921 ), .C0(scoreout_c_3), 
    .CE(\score_1.scoreout_c_0_N_416 ), .LSR(\score_1.scoreout_c_0_N_417 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n8921 ), .CIN1(\score_1.n15438 ), 
    .Q0(scoreout_c_3), .Q1(scoreout_c_4), .F0(\score_1.scoreout_c_9_N_388[3] ), 
    .F1(\score_1.scoreout_c_9_N_388[4] ), .COUT1(\score_1.n8923 ), 
    .COUT0(\score_1.n15438 ));
  score_1_SLICE_126 \score_1.SLICE_126 ( .DI1(\score_1.scoreout_c_9_N_388[2] ), 
    .DI0(\score_1.scoreout_c_9_N_388[1] ), .D1(\score_1.n15435 ), 
    .C1(scoreout_c_2), .D0(\score_1.n8919 ), .C0(scoreout_c_1), 
    .CE(\score_1.scoreout_c_0_N_416 ), .LSR(\score_1.scoreout_c_0_N_417 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n8919 ), .CIN1(\score_1.n15435 ), 
    .Q0(scoreout_c_1), .Q1(scoreout_c_2), .F0(\score_1.scoreout_c_9_N_388[1] ), 
    .F1(\score_1.scoreout_c_9_N_388[2] ), .COUT1(\score_1.n8921 ), 
    .COUT0(\score_1.n15435 ));
  score_1_SLICE_127 \score_1.SLICE_127 ( .DI1(\score_1.scoreout_c_9_N_388[0] ), 
    .D1(\score_1.n15432 ), .C1(scoreout_c_0), .B1(VCC_net), 
    .CE(\score_1.scoreout_c_0_N_416 ), .LSR(\score_1.scoreout_c_0_N_417 ), 
    .CLK(VSYNC_c), .CIN1(\score_1.n15432 ), .Q1(scoreout_c_0), 
    .F1(\score_1.scoreout_c_9_N_388[0] ), .COUT1(\score_1.n8919 ), 
    .COUT0(\score_1.n15432 ));
  score_1_SLICE_128 \score_1.SLICE_128 ( .DI0(\score_1.scoreout_c_9_N_388[9] ), 
    .D1(\score_1.n15468 ), .D0(\score_1.n8927 ), .C0(scoreout_c_9), 
    .CE(\score_1.scoreout_c_0_N_416 ), .LSR(\score_1.scoreout_c_0_N_417 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n8927 ), .CIN1(\score_1.n15468 ), 
    .Q0(scoreout_c_9), .F0(\score_1.scoreout_c_9_N_388[9] ), 
    .COUT0(\score_1.n15468 ));
  tower_3_SLICE_129 \tower_3.SLICE_129 ( .D1(\tower_3.n15288 ), 
    .C1(\tower_3.tower3ypos_9__N_205[5] ), .B1(VCC_net), 
    .D0(\tower_3.tower3ypos_4__N_234 ), .C0(\tower_3.tower3ypos_9__N_205[4] ), 
    .B0(VCC_net), .CIN0(\tower_3.tower3ypos_4__N_234 ), 
    .CIN1(\tower_3.n15288 ), .F0(\tower3ypos[4] ), .F1(\tower3ypos[5] ), 
    .COUT1(\tower_3.tower3ypos_6__N_222 ), .COUT0(\tower_3.n15288 ));
  tower_3_SLICE_130 \tower_3.SLICE_130 ( .D1(\tower_3.n15264 ), 
    .C1(\tower_3.tower3ypos_9__N_205[3] ), .D0(\tower_3.tower3ypos_2__N_244 ), 
    .C0(\tower_3.counter[2] ), .CIN0(\tower_3.tower3ypos_2__N_244 ), 
    .CIN1(\tower_3.n15264 ), .F0(\tower3ypos[2] ), .F1(\tower3ypos[3] ), 
    .COUT1(\tower_3.tower3ypos_4__N_234 ), .COUT0(\tower_3.n15264 ));
  tower_3_SLICE_131 \tower_3.SLICE_131 ( .D1(\tower_3.n15255 ), 
    .C1(\tower_3.counter[1] ), .B1(VCC_net), .CIN1(\tower_3.n15255 ), 
    .F1(\tower3ypos[1] ), .COUT1(\tower_3.tower3ypos_2__N_244 ), 
    .COUT0(\tower_3.n15255 ));
  tower_3_SLICE_132 \tower_3.SLICE_132 ( 
    .DI1(\tower_3.startcount_6__N_347[6] ), 
    .DI0(\tower_3.startcount_6__N_347[5] ), .D1(\tower_3.n15684 ), 
    .C1(\tower_3.startcount[6] ), .D0(\tower_3.n8906 ), 
    .C0(\tower_3.startcount[5] ), .CE(\tower_3.startcount_2__N_360 ), 
    .LSR(\tower_3.startcount_2__N_361 ), .CLK(VSYNC_c), .CIN0(\tower_3.n8906 ), 
    .CIN1(\tower_3.n15684 ), .Q0(\tower_3.startcount[5] ), 
    .Q1(\tower_3.startcount[6] ), .F0(\tower_3.startcount_6__N_347[5] ), 
    .F1(\tower_3.startcount_6__N_347[6] ), .COUT0(\tower_3.n15684 ));
  tower_3_SLICE_133 \tower_3.SLICE_133 ( .D1(\tower_3.n15312 ), 
    .D0(\tower_3.tower3ypos_8__N_211 ), .C0(\tower_3.tower3ypos_9__N_205[8] ), 
    .CIN0(\tower_3.tower3ypos_8__N_211 ), .CIN1(\tower_3.n15312 ), 
    .F0(\tower3ypos[8] ), .F1(\tower3ypos[9] ), .COUT0(\tower_3.n15312 ));
  tower_3_SLICE_134 \tower_3.SLICE_134 ( 
    .DI0(\tower_3.tower3xpos_9__N_183[9] ), .D1(\tower_3.n15735 ), 
    .D0(\tower_3.n9055 ), .C0(\tower3xpos[9] ), .B0(VCC_net), 
    .LSR(\tower_3.tower3xpos_0__N_202 ), .CLK(VSYNC_c), .CIN0(\tower_3.n9055 ), 
    .CIN1(\tower_3.n15735 ), .Q0(\tower3xpos[9] ), 
    .F0(\tower_3.tower3xpos_9__N_183[9] ), .COUT0(\tower_3.n15735 ));
  tower_3_SLICE_135 \tower_3.SLICE_135 ( 
    .DI1(\tower_3.startcount_6__N_347[4] ), 
    .DI0(\tower_3.startcount_6__N_347[3] ), .D1(\tower_3.n15681 ), 
    .C1(\tower_3.startcount[4] ), .D0(\tower_3.n8904 ), 
    .C0(\tower_3.startcount[3] ), .CE(\tower_3.startcount_2__N_360 ), 
    .LSR(\tower_3.startcount_2__N_361 ), .CLK(VSYNC_c), .CIN0(\tower_3.n8904 ), 
    .CIN1(\tower_3.n15681 ), .Q0(\tower_3.startcount[3] ), 
    .Q1(\tower_3.startcount[4] ), .F0(\tower_3.startcount_6__N_347[3] ), 
    .F1(\tower_3.startcount_6__N_347[4] ), .COUT1(\tower_3.n8906 ), 
    .COUT0(\tower_3.n15681 ));
  tower_3_SLICE_136 \tower_3.SLICE_136 ( 
    .DI1(\tower_3.tower3xpos_9__N_183[8] ), 
    .DI0(\tower_3.tower3xpos_9__N_183[7] ), .D1(\tower_3.n15732 ), 
    .C1(\tower3xpos[8] ), .B1(VCC_net), .D0(\tower_3.n9053 ), 
    .C0(\tower3xpos[7] ), .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_202 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n9053 ), .CIN1(\tower_3.n15732 ), 
    .Q0(\tower3xpos[7] ), .Q1(\tower3xpos[8] ), 
    .F0(\tower_3.tower3xpos_9__N_183[7] ), 
    .F1(\tower_3.tower3xpos_9__N_183[8] ), .COUT1(\tower_3.n9055 ), 
    .COUT0(\tower_3.n15732 ));
  tower_3_SLICE_137 \tower_3.SLICE_137 ( 
    .DI1(\tower_3.tower3xpos_9__N_183[6] ), 
    .DI0(\tower_3.tower3xpos_9__N_183[5] ), .D1(\tower_3.n15729 ), 
    .C1(\tower3xpos[6] ), .B1(VCC_net), .D0(\tower_3.n9051 ), 
    .C0(\tower3xpos[5] ), .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_202 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n9051 ), .CIN1(\tower_3.n15729 ), 
    .Q0(\tower3xpos[5] ), .Q1(\tower3xpos[6] ), 
    .F0(\tower_3.tower3xpos_9__N_183[5] ), 
    .F1(\tower_3.tower3xpos_9__N_183[6] ), .COUT1(\tower_3.n9053 ), 
    .COUT0(\tower_3.n15729 ));
  tower_3_SLICE_138 \tower_3.SLICE_138 ( 
    .DI1(\tower_3.tower3xpos_9__N_183[4] ), 
    .DI0(\tower_3.tower3xpos_9__N_183[3] ), .D1(\tower_3.n15726 ), 
    .C1(\tower3xpos[4] ), .B1(VCC_net), .D0(\tower_3.n9049 ), 
    .C0(\tower3xpos[3] ), .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_202 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n9049 ), .CIN1(\tower_3.n15726 ), 
    .Q0(\tower3xpos[3] ), .Q1(\tower3xpos[4] ), 
    .F0(\tower_3.tower3xpos_9__N_183[3] ), 
    .F1(\tower_3.tower3xpos_9__N_183[4] ), .COUT1(\tower_3.n9051 ), 
    .COUT0(\tower_3.n15726 ));
  tower_3_SLICE_139 \tower_3.SLICE_139 ( 
    .DI1(\tower_3.tower3xpos_9__N_183[2] ), 
    .DI0(\tower_3.tower3xpos_9__N_183[1] ), .D1(\tower_3.n15723 ), 
    .C1(\tower3xpos[2] ), .D0(\tower_3.n9047 ), .C0(\tower3xpos[1] ), 
    .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_202 ), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n9047 ), .CIN1(\tower_3.n15723 ), .Q0(\tower3xpos[1] ), 
    .Q1(\tower3xpos[2] ), .F0(\tower_3.tower3xpos_9__N_183[1] ), 
    .F1(\tower_3.tower3xpos_9__N_183[2] ), .COUT1(\tower_3.n9049 ), 
    .COUT0(\tower_3.n15723 ));
  tower_3_SLICE_140 \tower_3.SLICE_140 ( 
    .DI1(\tower_3.tower3xpos_9__N_183[0] ), .D1(\tower_3.n15456 ), 
    .C1(\tower3xpos[0] ), .B1(VCC_net), .LSR(\tower_3.tower3xpos_0__N_202 ), 
    .CLK(VSYNC_c), .CIN1(\tower_3.n15456 ), .Q1(\tower3xpos[0] ), 
    .F1(\tower_3.tower3xpos_9__N_183[0] ), .COUT1(\tower_3.n9047 ), 
    .COUT0(\tower_3.n15456 ));
  tower_3_SLICE_141 \tower_3.SLICE_141 ( .DI0(\tower_3.counter_9__N_337[9] ), 
    .D1(\tower_3.n15780 ), .D0(\tower_3.n9024 ), .C0(\tower_3.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n9024 ), .CIN1(\tower_3.n15780 ), 
    .Q0(\tower_3.counter[9] ), .F0(\tower_3.counter_9__N_337[9] ), 
    .COUT0(\tower_3.n15780 ));
  tower_3_SLICE_142 \tower_3.SLICE_142 ( .DI1(\tower_3.counter_9__N_337[8] ), 
    .DI0(\tower_3.counter_9__N_337[7] ), .D1(\tower_3.n15777 ), 
    .C1(\tower_3.counter[8] ), .B1(n118_adj_668), .D0(\tower_3.n9022 ), 
    .C0(\tower_3.counter[7] ), .B0(n118_adj_668), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n9022 ), .CIN1(\tower_3.n15777 ), .Q0(\tower_3.counter[7] ), 
    .Q1(\tower_3.counter[8] ), .F0(\tower_3.counter_9__N_337[7] ), 
    .F1(\tower_3.counter_9__N_337[8] ), .COUT1(\tower_3.n9024 ), 
    .COUT0(\tower_3.n15777 ));
  tower_3_SLICE_143 \tower_3.SLICE_143 ( 
    .DI1(\tower_3.startcount_6__N_347[2] ), 
    .DI0(\tower_3.startcount_6__N_347[1] ), .D1(\tower_3.n15678 ), 
    .C1(\tower_3.startcount[2] ), .D0(\tower_3.n8902 ), 
    .C0(\tower_3.n6_adj_495 ), .CE(\tower_3.startcount_2__N_360 ), 
    .LSR(\tower_3.startcount_2__N_361 ), .CLK(VSYNC_c), .CIN0(\tower_3.n8902 ), 
    .CIN1(\tower_3.n15678 ), .Q0(\tower_3.n6_adj_495 ), 
    .Q1(\tower_3.startcount[2] ), .F0(\tower_3.startcount_6__N_347[1] ), 
    .F1(\tower_3.startcount_6__N_347[2] ), .COUT1(\tower_3.n8904 ), 
    .COUT0(\tower_3.n15678 ));
  tower_3_SLICE_144 \tower_3.SLICE_144 ( .D1(\tower_3.n15315 ), 
    .D0(\tower_3.n9220 ), .B0(\tower_3.n457 ), .CIN0(\tower_3.n9220 ), 
    .CIN1(\tower_3.n15315 ), .F0(\tower_3.n2261[8] ), .COUT0(\tower_3.n15315 ));
  tower_3_SLICE_145 \tower_3.SLICE_145 ( .D1(\tower_3.n15303 ), .C1(VCC_net), 
    .B1(\tower_3.n458 ), .D0(\tower_3.n9218 ), .C0(VCC_net), 
    .B0(\tower_3.n459 ), .CIN0(\tower_3.n9218 ), .CIN1(\tower_3.n15303 ), 
    .F0(\tower_3.n2261[6] ), .F1(\tower_3.n2261[7] ), .COUT1(\tower_3.n9220 ), 
    .COUT0(\tower_3.n15303 ));
  tower_3_SLICE_146 \tower_3.SLICE_146 ( .D1(\tower_3.n15291 ), .C1(VCC_net), 
    .B1(\tower_3.n460 ), .D0(\tower_3.n9216 ), .B0(\tower_3.n461 ), 
    .CIN0(\tower_3.n9216 ), .CIN1(\tower_3.n15291 ), .F0(\tower_3.n2261[4] ), 
    .F1(\tower_3.n2261[5] ), .COUT1(\tower_3.n9218 ), .COUT0(\tower_3.n15291 ));
  tower_3_SLICE_147 \tower_3.SLICE_147 ( .DI1(\tower_3.counter_9__N_337[6] ), 
    .DI0(\tower_3.counter_9__N_337[5] ), .D1(\tower_3.n15774 ), 
    .C1(\tower_3.counter[6] ), .D0(\tower_3.n9020 ), .C0(\tower_3.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n9020 ), .CIN1(\tower_3.n15774 ), 
    .Q0(\tower_3.counter[5] ), .Q1(\tower_3.counter[6] ), 
    .F0(\tower_3.counter_9__N_337[5] ), .F1(\tower_3.counter_9__N_337[6] ), 
    .COUT1(\tower_3.n9022 ), .COUT0(\tower_3.n15774 ));
  tower_3_SLICE_148 \tower_3.SLICE_148 ( .DI1(\tower_3.counter_9__N_337[4] ), 
    .DI0(\tower_3.counter_9__N_337[3] ), .D1(\tower_3.n15771 ), 
    .C1(\tower_3.counter[4] ), .D0(\tower_3.n9018 ), .C0(\tower_3.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n9018 ), .CIN1(\tower_3.n15771 ), 
    .Q0(\tower_3.counter[3] ), .Q1(\tower_3.counter[4] ), 
    .F0(\tower_3.counter_9__N_337[3] ), .F1(\tower_3.counter_9__N_337[4] ), 
    .COUT1(\tower_3.n9020 ), .COUT0(\tower_3.n15771 ));
  tower_3_SLICE_149 \tower_3.SLICE_149 ( .D1(\tower_3.n15267 ), .C1(VCC_net), 
    .B1(\tower_3.counter[3] ), .CIN1(\tower_3.n15267 ), 
    .F1(\tower_3.n2261[3] ), .COUT1(\tower_3.n9216 ), .COUT0(\tower_3.n15267 ));
  tower_3_SLICE_150 \tower_3.SLICE_150 ( .DI1(\tower_3.counter_9__N_337[2] ), 
    .DI0(\tower_3.counter_9__N_337[1] ), .D1(\tower_3.n15768 ), 
    .C1(\tower_3.counter[2] ), .D0(\tower_3.n9016 ), .C0(\tower_3.counter[1] ), 
    .B0(n118_adj_668), .CLK(VSYNC_c), .CIN0(\tower_3.n9016 ), 
    .CIN1(\tower_3.n15768 ), .Q0(\tower_3.counter[1] ), 
    .Q1(\tower_3.counter[2] ), .F0(\tower_3.counter_9__N_337[1] ), 
    .F1(\tower_3.counter_9__N_337[2] ), .COUT1(\tower_3.n9018 ), 
    .COUT0(\tower_3.n15768 ));
  tower_3_SLICE_151 \tower_3.SLICE_151 ( .D1(\tower_3.n15300 ), 
    .C1(\tower_3.tower3ypos_9__N_205[7] ), .D0(\tower_3.tower3ypos_6__N_222 ), 
    .C0(\tower_3.tower3ypos_9__N_205[6] ), 
    .CIN0(\tower_3.tower3ypos_6__N_222 ), .CIN1(\tower_3.n15300 ), 
    .F0(\tower3ypos[6] ), .F1(\tower3ypos[7] ), 
    .COUT1(\tower_3.tower3ypos_8__N_211 ), .COUT0(\tower_3.n15300 ));
  tower_3_SLICE_152 \tower_3.SLICE_152 ( .D1(\tower_3.n15279 ), 
    .D0(\tower_3.n9213 ), .B0(\tower_3.counter[9] ), .CIN0(\tower_3.n9213 ), 
    .CIN1(\tower_3.n15279 ), .F0(\tower_3.n445[9] ), .COUT0(\tower_3.n15279 ));
  tower_3_SLICE_153 \tower_3.SLICE_153 ( .D1(\tower_3.n15276 ), .C1(VCC_net), 
    .B1(\tower_3.counter[8] ), .D0(\tower_3.n9211 ), .C0(VCC_net), 
    .B0(\tower_3.counter[7] ), .CIN0(\tower_3.n9211 ), .CIN1(\tower_3.n15276 ), 
    .F0(\tower_3.n445[7] ), .F1(\tower_3.n445[8] ), .COUT1(\tower_3.n9213 ), 
    .COUT0(\tower_3.n15276 ));
  tower_3_SLICE_154 \tower_3.SLICE_154 ( .D1(\tower_3.n15273 ), .C1(VCC_net), 
    .B1(\tower_3.counter[6] ), .D0(\tower_3.n9209 ), .B0(\tower_3.counter[5] ), 
    .CIN0(\tower_3.n9209 ), .CIN1(\tower_3.n15273 ), .F0(\tower_3.n445[5] ), 
    .F1(\tower_3.n445[6] ), .COUT1(\tower_3.n9211 ), .COUT0(\tower_3.n15273 ));
  tower_3_SLICE_155 \tower_3.SLICE_155 ( 
    .DI1(\tower_3.startcount_6__N_347[0] ), .D1(\tower_3.n15471 ), 
    .C1(\tower_3.n7 ), .B1(\tower_3.n5850 ), 
    .CE(\tower_3.startcount_2__N_360 ), .LSR(\tower_3.startcount_2__N_361 ), 
    .CLK(VSYNC_c), .CIN1(\tower_3.n15471 ), .Q1(\tower_3.n7 ), 
    .F1(\tower_3.startcount_6__N_347[0] ), .COUT1(\tower_3.n8902 ), 
    .COUT0(\tower_3.n15471 ));
  tower_3_SLICE_156 \tower_3.SLICE_156 ( .DI1(\tower_3.counter_9__N_337[0] ), 
    .D1(\tower_3.n15600 ), .C1(\counter_adj_701[0] ), .B1(n118_adj_668), 
    .CLK(VSYNC_c), .CIN1(\tower_3.n15600 ), .Q1(\counter_adj_701[0] ), 
    .F1(\tower_3.counter_9__N_337[0] ), .COUT1(\tower_3.n9016 ), 
    .COUT0(\tower_3.n15600 ));
  tower_3_SLICE_157 \tower_3.SLICE_157 ( .D1(\tower_3.n15270 ), .C1(VCC_net), 
    .B1(\tower_3.counter[4] ), .CIN1(\tower_3.n15270 ), .F1(\tower_3.n445[4] ), 
    .COUT1(\tower_3.n9209 ), .COUT0(\tower_3.n15270 ));
  tower_1_SLICE_158 \tower_1.SLICE_158 ( .DI0(\tower_1.counter_9__N_302[9] ), 
    .D1(\tower_1.n15750 ), .D0(\tower_1.n9086 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n9086 ), .CIN1(\tower_1.n15750 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.counter_9__N_302[9] ), 
    .COUT0(\tower_1.n15750 ));
  tower_1_SLICE_159 \tower_1.SLICE_159 ( .DI1(\tower_1.counter_9__N_302[8] ), 
    .DI0(\tower_1.counter_9__N_302[7] ), .D1(\tower_1.n15747 ), 
    .C1(\tower_1.counter[8] ), .B1(n83), .D0(\tower_1.n9084 ), 
    .C0(\tower_1.counter[7] ), .B0(n83), .CLK(VSYNC_c), .CIN0(\tower_1.n9084 ), 
    .CIN1(\tower_1.n15747 ), .Q0(\tower_1.counter[7] ), 
    .Q1(\tower_1.counter[8] ), .F0(\tower_1.counter_9__N_302[7] ), 
    .F1(\tower_1.counter_9__N_302[8] ), .COUT1(\tower_1.n9086 ), 
    .COUT0(\tower_1.n15747 ));
  tower_1_SLICE_160 \tower_1.SLICE_160 ( .D1(\tower_1.n15357 ), 
    .D0(\tower_1.n9185 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n9185 ), 
    .CIN1(\tower_1.n15357 ), .F0(\tower_1.n1912[8] ), .COUT0(\tower_1.n15357 ));
  tower_1_SLICE_161 \tower_1.SLICE_161 ( .DI1(\tower_1.counter_9__N_302[6] ), 
    .DI0(\tower_1.counter_9__N_302[5] ), .D1(\tower_1.n15744 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n9082 ), .C0(\tower_1.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n9082 ), .CIN1(\tower_1.n15744 ), 
    .Q0(\tower_1.counter[5] ), .Q1(\tower_1.counter[6] ), 
    .F0(\tower_1.counter_9__N_302[5] ), .F1(\tower_1.counter_9__N_302[6] ), 
    .COUT1(\tower_1.n9084 ), .COUT0(\tower_1.n15744 ));
  tower_1_SLICE_162 \tower_1.SLICE_162 ( .D1(\tower_1.n15351 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n9183 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n9183 ), .CIN1(\tower_1.n15351 ), 
    .F0(\tower_1.n1912[6] ), .F1(\tower_1.n1912[7] ), .COUT1(\tower_1.n9185 ), 
    .COUT0(\tower_1.n15351 ));
  tower_1_SLICE_163 \tower_1.SLICE_163 ( .DI1(\tower_1.counter_9__N_302[4] ), 
    .DI0(\tower_1.counter_9__N_302[3] ), .D1(\tower_1.n15741 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n9080 ), .C0(\tower_1.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n9080 ), .CIN1(\tower_1.n15741 ), 
    .Q0(\tower_1.counter[3] ), .Q1(\tower_1.counter[4] ), 
    .F0(\tower_1.counter_9__N_302[3] ), .F1(\tower_1.counter_9__N_302[4] ), 
    .COUT1(\tower_1.n9082 ), .COUT0(\tower_1.n15741 ));
  tower_1_SLICE_164 \tower_1.SLICE_164 ( .D1(\tower_1.n15345 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n9181 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n9181 ), .CIN1(\tower_1.n15345 ), .F0(\tower_1.n1912[4] ), 
    .F1(\tower_1.n1912[5] ), .COUT1(\tower_1.n9183 ), .COUT0(\tower_1.n15345 ));
  tower_1_SLICE_165 \tower_1.SLICE_165 ( .D1(\tower_1.n15327 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n15327 ), 
    .F1(\tower_1.n1912[3] ), .COUT1(\tower_1.n9181 ), .COUT0(\tower_1.n15327 ));
  tower_1_SLICE_166 \tower_1.SLICE_166 ( .DI1(\tower_1.counter_9__N_302[2] ), 
    .DI0(\tower_1.counter_9__N_302[1] ), .D1(\tower_1.n15738 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n9078 ), .C0(\tower_1.counter[1] ), 
    .B0(n83), .CLK(VSYNC_c), .CIN0(\tower_1.n9078 ), .CIN1(\tower_1.n15738 ), 
    .Q0(\tower_1.counter[1] ), .Q1(\tower_1.counter[2] ), 
    .F0(\tower_1.counter_9__N_302[1] ), .F1(\tower_1.counter_9__N_302[2] ), 
    .COUT1(\tower_1.n9080 ), .COUT0(\tower_1.n15738 ));
  tower_1_SLICE_167 \tower_1.SLICE_167 ( .DI0(\tower_1.tower1xpos_9__N_51[9] ), 
    .D1(\tower_1.n15810 ), .D0(\tower_1.n9178 ), .C0(\tower1xpos[9] ), 
    .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n9178 ), .CIN1(\tower_1.n15810 ), .Q0(\tower1xpos[9] ), 
    .F0(\tower_1.tower1xpos_9__N_51[9] ), .COUT0(\tower_1.n15810 ));
  tower_1_SLICE_168 \tower_1.SLICE_168 ( .DI1(\tower_1.counter_9__N_302[0] ), 
    .D1(\tower_1.n15459 ), .C1(\counter[0] ), .B1(n83), .CLK(VSYNC_c), 
    .CIN1(\tower_1.n15459 ), .Q1(\counter[0] ), 
    .F1(\tower_1.counter_9__N_302[0] ), .COUT1(\tower_1.n9078 ), 
    .COUT0(\tower_1.n15459 ));
  tower_1_SLICE_169 \tower_1.SLICE_169 ( .DI1(\tower_1.tower1xpos_9__N_51[8] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[7] ), .D1(\tower_1.n15807 ), 
    .C1(\tower1xpos[8] ), .B1(VCC_net), .D0(\tower_1.n9176 ), 
    .C0(\tower1xpos[7] ), .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n9176 ), .CIN1(\tower_1.n15807 ), 
    .Q0(\tower1xpos[7] ), .Q1(\tower1xpos[8] ), 
    .F0(\tower_1.tower1xpos_9__N_51[7] ), .F1(\tower_1.tower1xpos_9__N_51[8] ), 
    .COUT1(\tower_1.n9178 ), .COUT0(\tower_1.n15807 ));
  tower_1_SLICE_170 \tower_1.SLICE_170 ( .DI1(\tower_1.tower1xpos_9__N_51[6] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[5] ), .D1(\tower_1.n15804 ), 
    .C1(\tower1xpos[6] ), .B1(VCC_net), .D0(\tower_1.n9174 ), 
    .C0(\tower1xpos[5] ), .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n9174 ), .CIN1(\tower_1.n15804 ), 
    .Q0(\tower1xpos[5] ), .Q1(\tower1xpos[6] ), 
    .F0(\tower_1.tower1xpos_9__N_51[5] ), .F1(\tower_1.tower1xpos_9__N_51[6] ), 
    .COUT1(\tower_1.n9176 ), .COUT0(\tower_1.n15804 ));
  tower_1_SLICE_171 \tower_1.SLICE_171 ( .DI1(\tower_1.tower1xpos_9__N_51[4] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[3] ), .D1(\tower_1.n15801 ), 
    .C1(\tower1xpos[4] ), .B1(VCC_net), .D0(\tower_1.n9172 ), 
    .C0(\tower1xpos[3] ), .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n9172 ), .CIN1(\tower_1.n15801 ), 
    .Q0(\tower1xpos[3] ), .Q1(\tower1xpos[4] ), 
    .F0(\tower_1.tower1xpos_9__N_51[3] ), .F1(\tower_1.tower1xpos_9__N_51[4] ), 
    .COUT1(\tower_1.n9174 ), .COUT0(\tower_1.n15801 ));
  tower_1_SLICE_172 \tower_1.SLICE_172 ( .DI1(\tower_1.tower1xpos_9__N_51[2] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[1] ), .D1(\tower_1.n15798 ), 
    .C1(\tower1xpos[2] ), .D0(\tower_1.n9170 ), .C0(\tower1xpos[1] ), 
    .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n9170 ), .CIN1(\tower_1.n15798 ), .Q0(\tower1xpos[1] ), 
    .Q1(\tower1xpos[2] ), .F0(\tower_1.tower1xpos_9__N_51[1] ), 
    .F1(\tower_1.tower1xpos_9__N_51[2] ), .COUT1(\tower_1.n9172 ), 
    .COUT0(\tower_1.n15798 ));
  tower_1_SLICE_173 \tower_1.SLICE_173 ( .DI1(\tower_1.tower1xpos_9__N_51[0] ), 
    .D1(\tower_1.n15606 ), .C1(\tower1xpos[0] ), .B1(VCC_net), 
    .LSR(\tower_1.tower1xpos_0__N_70 ), .CLK(VSYNC_c), .CIN1(\tower_1.n15606 ), 
    .Q1(\tower1xpos[0] ), .F1(\tower_1.tower1xpos_9__N_51[0] ), 
    .COUT1(\tower_1.n9170 ), .COUT0(\tower_1.n15606 ));
  tower_1_SLICE_174 \tower_1.SLICE_174 ( .D1(\tower_1.n15354 ), 
    .D0(\tower_1.tower1ypos_8__N_79 ), .C0(\tower_1.tower1ypos_9__N_73[8] ), 
    .CIN0(\tower_1.tower1ypos_8__N_79 ), .CIN1(\tower_1.n15354 ), 
    .F0(\tower1ypos[8] ), .F1(\tower1ypos[9] ), .COUT0(\tower_1.n15354 ));
  tower_1_SLICE_175 \tower_1.SLICE_175 ( .D1(\tower_1.n15348 ), 
    .C1(\tower_1.tower1ypos_9__N_73[7] ), .D0(\tower_1.tower1ypos_6__N_90 ), 
    .C0(\tower_1.tower1ypos_9__N_73[6] ), .CIN0(\tower_1.tower1ypos_6__N_90 ), 
    .CIN1(\tower_1.n15348 ), .F0(\tower1ypos[6] ), .F1(\tower1ypos[7] ), 
    .COUT1(\tower_1.tower1ypos_8__N_79 ), .COUT0(\tower_1.n15348 ));
  tower_1_SLICE_176 \tower_1.SLICE_176 ( .D1(\tower_1.n15342 ), 
    .C1(\tower_1.tower1ypos_9__N_73[5] ), .B1(VCC_net), 
    .D0(\tower_1.tower1ypos_4__N_102 ), .C0(\tower_1.tower1ypos_9__N_73[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.tower1ypos_4__N_102 ), 
    .CIN1(\tower_1.n15342 ), .F0(\tower1ypos[4] ), .F1(\tower1ypos[5] ), 
    .COUT1(\tower_1.tower1ypos_6__N_90 ), .COUT0(\tower_1.n15342 ));
  tower_1_SLICE_177 \tower_1.SLICE_177 ( .D1(\tower_1.n15324 ), 
    .C1(\tower_1.tower1ypos_9__N_73[3] ), .D0(\tower_1.tower1ypos_2__N_112 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.tower1ypos_2__N_112 ), 
    .CIN1(\tower_1.n15324 ), .F0(\tower1ypos[2] ), .F1(\tower1ypos[3] ), 
    .COUT1(\tower_1.tower1ypos_4__N_102 ), .COUT0(\tower_1.n15324 ));
  tower_1_SLICE_178 \tower_1.SLICE_178 ( .D1(\tower_1.n15321 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n15321 ), 
    .F1(\tower1ypos[1] ), .COUT1(\tower_1.tower1ypos_2__N_112 ), 
    .COUT0(\tower_1.n15321 ));
  tower_1_SLICE_179 \tower_1.SLICE_179 ( .D1(\tower_1.n15339 ), 
    .D0(\tower_1.n9192 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n9192 ), 
    .CIN1(\tower_1.n15339 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n15339 ));
  tower_1_SLICE_180 \tower_1.SLICE_180 ( .D1(\tower_1.n15336 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n9190 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n9190 ), .CIN1(\tower_1.n15336 ), 
    .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), .COUT1(\tower_1.n9192 ), 
    .COUT0(\tower_1.n15336 ));
  tower_1_SLICE_181 \tower_1.SLICE_181 ( .D1(\tower_1.n15333 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n9188 ), .B0(\tower_1.counter[5] ), 
    .CIN0(\tower_1.n9188 ), .CIN1(\tower_1.n15333 ), .F0(\tower_1.n445[5] ), 
    .F1(\tower_1.n445[6] ), .COUT1(\tower_1.n9190 ), .COUT0(\tower_1.n15333 ));
  tower_1_SLICE_182 \tower_1.SLICE_182 ( .D1(\tower_1.n15330 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n15330 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n9188 ), .COUT0(\tower_1.n15330 ));
  SLICE_183 SLICE_183( .DI0(\gameover.sig_000.FeedThruLUT ), .D0(gameover), 
    .CLK(VSYNC_c), .Q0(\gravity_1.s ), .F0(\gameover.sig_000.FeedThruLUT ));
  gravity_1_SLICE_184 \gravity_1.SLICE_184 ( 
    .DI1(\gravity_1.dt_21__N_281[2].sig_002.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[1].sig_001.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_281[2] ), .D0(\gravity_1.dt_21__N_281[1] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[1] ), .Q1(\gravity_1.dt[2] ), 
    .F0(\gravity_1.dt_21__N_281[1].sig_001.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[2].sig_002.FeedThruLUT ));
  gravity_1_SLICE_185 \gravity_1.SLICE_185 ( 
    .DI0(\gravity_1.velocity_15__N_259[15] ), 
    .D0(\gravity_1.velocity_8__N_273[10] ), .C0(\gravity_1.n5 ), 
    .B0(\gravity_1.n6 ), .LSR(\gravity_1.was_jump_N_421 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[15] ), .F0(\gravity_1.velocity_15__N_259[15] ));
  gravity_1_SLICE_186 \gravity_1.SLICE_186 ( 
    .DI1(\gravity_1.velocity_15__N_259[13] ), 
    .DI0(\gravity_1.velocity_15__N_259[14] ), 
    .D1(\gravity_1.velocity_8__N_273[8] ), .C1(\gravity_1.n6 ), 
    .B1(\gravity_1.n5 ), .D0(\gravity_1.velocity_8__N_273[9] ), 
    .C0(\gravity_1.n5 ), .B0(\gravity_1.n6 ), .LSR(\gravity_1.was_jump_N_421 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[14] ), 
    .Q1(\gravity_1.velocity[13] ), .F0(\gravity_1.velocity_15__N_259[14] ), 
    .F1(\gravity_1.velocity_15__N_259[13] ));
  gravity_1_SLICE_188 \gravity_1.SLICE_188 ( 
    .DI1(\gravity_1.velocity_15__N_259[11] ), 
    .DI0(\gravity_1.velocity_15__N_259[12] ), 
    .D1(\gravity_1.velocity_8__N_273[6] ), .C1(\gravity_1.n5 ), 
    .B1(\gravity_1.n6 ), .D0(\gravity_1.velocity_8__N_273[7] ), 
    .C0(\gravity_1.n6 ), .B0(\gravity_1.n5 ), .LSR(\gravity_1.was_jump_N_421 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[12] ), 
    .Q1(\gravity_1.velocity[11] ), .F0(\gravity_1.velocity_15__N_259[12] ), 
    .F1(\gravity_1.velocity_15__N_259[11] ));
  gravity_1_SLICE_190 \gravity_1.SLICE_190 ( 
    .DI1(\gravity_1.velocity_15__N_259[9] ), 
    .DI0(\gravity_1.velocity_15__N_259[10] ), 
    .D1(\gravity_1.velocity_8__N_273[4] ), .C1(\gravity_1.n5 ), 
    .B1(\gravity_1.n6 ), .D0(\gravity_1.velocity_8__N_273[5] ), 
    .C0(\gravity_1.n6 ), .B0(\gravity_1.n5 ), .LSR(\gravity_1.was_jump_N_421 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[10] ), .Q1(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.velocity_15__N_259[10] ), 
    .F1(\gravity_1.velocity_15__N_259[9] ));
  gravity_1_SLICE_193 \gravity_1.SLICE_193 ( 
    .DI1(\gravity_1.dt_21__N_281[4].sig_004.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[3].sig_003.FeedThruLUT ), 
    .C1(\gravity_1.dt_21__N_281[4] ), .D0(\gravity_1.dt_21__N_281[3] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[3] ), .Q1(\gravity_1.dt[4] ), 
    .F0(\gravity_1.dt_21__N_281[3].sig_003.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[4].sig_004.FeedThruLUT ));
  gravity_1_SLICE_195 \gravity_1.SLICE_195 ( 
    .DI1(\gravity_1.dt_21__N_281[6].sig_006.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[5].sig_005.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_281[6] ), .D0(\gravity_1.dt_21__N_281[5] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[5] ), .Q1(\gravity_1.dt[6] ), 
    .F0(\gravity_1.dt_21__N_281[5].sig_005.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[6].sig_006.FeedThruLUT ));
  gravity_1_SLICE_197 \gravity_1.SLICE_197 ( 
    .DI1(\gravity_1.dt_21__N_281[8].sig_008.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[7].sig_007.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_281[8] ), .D0(\gravity_1.dt_21__N_281[7] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[7] ), .Q1(\gravity_1.dt[8] ), 
    .F0(\gravity_1.dt_21__N_281[7].sig_007.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[8].sig_008.FeedThruLUT ));
  gravity_1_SLICE_199 \gravity_1.SLICE_199 ( 
    .DI1(\gravity_1.dt_21__N_281[10].sig_010.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[9].sig_009.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_281[10] ), .D0(\gravity_1.dt_21__N_281[9] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[9] ), .Q1(\gravity_1.dt[10] ), 
    .F0(\gravity_1.dt_21__N_281[9].sig_009.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[10].sig_010.FeedThruLUT ));
  gravity_1_SLICE_201 \gravity_1.SLICE_201 ( 
    .DI1(\gravity_1.dt_21__N_281[12].sig_012.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[11].sig_011.FeedThruLUT ), 
    .C1(\gravity_1.dt_21__N_281[12] ), .D0(\gravity_1.dt_21__N_281[11] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[11] ), .Q1(\gravity_1.dt[12] ), 
    .F0(\gravity_1.dt_21__N_281[11].sig_011.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[12].sig_012.FeedThruLUT ));
  gravity_1_SLICE_203 \gravity_1.SLICE_203 ( 
    .DI1(\gravity_1.dt_21__N_281[14].sig_014.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[13].sig_013.FeedThruLUT ), 
    .C1(\gravity_1.dt_21__N_281[14] ), .D0(\gravity_1.dt_21__N_281[13] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[13] ), .Q1(\gravity_1.dt[14] ), 
    .F0(\gravity_1.dt_21__N_281[13].sig_013.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[14].sig_014.FeedThruLUT ));
  gravity_1_SLICE_205 \gravity_1.SLICE_205 ( 
    .DI1(\gravity_1.dt_21__N_281[16].sig_016.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[15].sig_015.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_281[16] ), .D0(\gravity_1.dt_21__N_281[15] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[15] ), .Q1(\gravity_1.dt[16] ), 
    .F0(\gravity_1.dt_21__N_281[15].sig_015.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[16].sig_016.FeedThruLUT ));
  gravity_1_SLICE_207 \gravity_1.SLICE_207 ( 
    .DI1(\gravity_1.dt_21__N_281[18].sig_018.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[17].sig_017.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_281[18] ), .D0(\gravity_1.dt_21__N_281[17] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[17] ), .Q1(\gravity_1.dt[18] ), 
    .F0(\gravity_1.dt_21__N_281[17].sig_017.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[18].sig_018.FeedThruLUT ));
  gravity_1_SLICE_209 \gravity_1.SLICE_209 ( 
    .DI1(\gravity_1.dt_21__N_281[20].sig_020.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_281[19].sig_019.FeedThruLUT ), 
    .C1(\gravity_1.dt_21__N_281[20] ), .D0(\gravity_1.dt_21__N_281[19] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[19] ), .Q1(\gravity_1.dt[20] ), 
    .F0(\gravity_1.dt_21__N_281[19].sig_019.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_281[20].sig_020.FeedThruLUT ));
  gravity_1_SLICE_211 \gravity_1.SLICE_211 ( 
    .DI0(\gravity_1.dt_21__N_281[21].sig_021.FeedThruLUT ), 
    .D0(\gravity_1.dt_21__N_281[21] ), .CLK(VSYNC_c), .Q0(\gravity_1.dt[21] ), 
    .F0(\gravity_1.dt_21__N_281[21].sig_021.FeedThruLUT ));
  gravity_1_SLICE_212 \gravity_1.SLICE_212 ( .DI0(\gravity_1.was_jump_N_420 ), 
    .D0(leds_c_7), .C0(\gravity_1.was_jump ), .LSR(\gravity_1.was_jump_N_421 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.was_jump ), .F0(\gravity_1.was_jump_N_420 ));
  nes_1_SLICE_215 \nes_1.SLICE_215 ( .DI1(\nes_1.shiftReg_0__N_371 ), 
    .DI0(\nes_1.shiftReg[0].sig_022.FeedThruLUT ), .D1(nes_data_c), 
    .D0(\nes_1.shiftReg[0] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[1] ), 
    .Q1(\nes_1.shiftReg[0] ), .F0(\nes_1.shiftReg[0].sig_022.FeedThruLUT ), 
    .F1(\nes_1.shiftReg_0__N_371 ));
  nes_1_SLICE_216 \nes_1.SLICE_216 ( 
    .DI1(\nes_1.shiftReg[2].sig_024.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[1].sig_023.FeedThruLUT ), .D1(\nes_1.shiftReg[2] ), 
    .D0(\nes_1.shiftReg[1] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[2] ), 
    .Q1(\nes_1.shiftReg[3] ), .F0(\nes_1.shiftReg[1].sig_023.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[2].sig_024.FeedThruLUT ));
  nes_1_SLICE_218 \nes_1.SLICE_218 ( 
    .DI1(\nes_1.shiftReg[4].sig_026.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[3].sig_025.FeedThruLUT ), .D1(\nes_1.shiftReg[4] ), 
    .D0(\nes_1.shiftReg[3] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[4] ), 
    .Q1(\nes_1.shiftReg[5] ), .F0(\nes_1.shiftReg[3].sig_025.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[4].sig_026.FeedThruLUT ));
  nes_1_SLICE_220 \nes_1.SLICE_220 ( 
    .DI1(\nes_1.shiftReg[6].sig_028.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[5].sig_027.FeedThruLUT ), .D1(\nes_1.shiftReg[6] ), 
    .D0(\nes_1.shiftReg[5] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[6] ), 
    .Q1(\nes_1.shiftReg[7] ), .F0(\nes_1.shiftReg[5].sig_027.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[6].sig_028.FeedThruLUT ));
  gravity_1_SLICE_224 \gravity_1.SLICE_224 ( .D0(leds_c_7), 
    .C0(\gravity_1.was_jump ), .F0(\gravity_1.was_jump_N_421 ));
  nes_1_SLICE_225 \nes_1.SLICE_225 ( .D1(\nes_1.shiftReg[7] ), 
    .C1(nes_latch_c), .A1(leds_c_7), .D0(\nes_1.NEScount[0] ), 
    .C0(\nes_1.nes_latch_c_N_386 ), .B0(\nes_1.NEScount[3] ), 
    .A0(\nes_1.NEScount[2] ), .F0(nes_latch_c), .F1(leds_c_7));
  pattern_gen_1_SLICE_226 \pattern_gen_1.SLICE_226 ( .D1(\tower1ypos[9] ), 
    .C1(\pattern_gen_1.n91 ), .B1(\column[9] ), 
    .A1(\pattern_gen_1.n18_adj_567 ), .C0(\pattern_gen_1.n18_adj_564 ), 
    .B0(n43_adj_682), .A0(\column[9] ), .F0(\pattern_gen_1.n91 ), 
    .F1(\pattern_gen_1.n92 ));
  pattern_gen_1_SLICE_228 \pattern_gen_1.SLICE_228 ( .D1(\tower2ypos[9] ), 
    .C1(\pattern_gen_1.n128 ), .B1(\column[9] ), 
    .A1(\pattern_gen_1.n18_adj_576 ), .D0(n43), .C0(\pattern_gen_1.n18_c ), 
    .A0(\column[9] ), .F0(\pattern_gen_1.n128 ), .F1(\pattern_gen_1.n129 ));
  pattern_gen_1_SLICE_230 \pattern_gen_1.SLICE_230 ( 
    .D1(\pattern_gen_1.n18_adj_587 ), .C1(\pattern_gen_1.n165 ), 
    .B1(\column[9] ), .A1(\tower3ypos[9] ), .D0(n43_adj_673), 
    .C0(\pattern_gen_1.n18_adj_532 ), .A0(\column[9] ), 
    .F0(\pattern_gen_1.n165 ), .F1(\pattern_gen_1.n166 ));
  tower_2_SLICE_232 \tower_2.SLICE_232 ( .D1(\tower_2.n459 ), 
    .C1(\tower_2.n461 ), .A1(\tower_2.counter[3] ), .D0(\tower_2.counter[4] ), 
    .C0(\tower_2.n5762 ), .B0(\tower_2.counter[9] ), .A0(\tower_2.n445[4] ), 
    .F0(\tower_2.n461 ), .F1(\tower_2.n5 ));
  tower_2_SLICE_233 \tower_2.SLICE_233 ( .D1(\tower_2.counter[5] ), 
    .C1(\tower_2.n6_adj_500 ), .B1(\tower_2.counter[7] ), 
    .A1(\tower_2.counter[4] ), .D0(\tower_2.counter[6] ), 
    .B0(\tower_2.counter[8] ), .F0(\tower_2.n6_adj_500 ), .F1(\tower_2.n5762 ));
  tower_3_SLICE_234 \tower_3.SLICE_234 ( .D1(\tower_3.n459 ), 
    .C1(\tower_3.n461 ), .A1(\tower_3.counter[3] ), .D0(\tower_3.counter[4] ), 
    .C0(\tower_3.n5758 ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n445[4] ), 
    .F0(\tower_3.n461 ), .F1(\tower_3.n5 ));
  tower_3_SLICE_235 \tower_3.SLICE_235 ( .D1(\tower_3.counter[7] ), 
    .C1(\tower_3.n6_adj_496 ), .B1(\tower_3.counter[5] ), 
    .A1(\tower_3.counter[4] ), .D0(\tower_3.counter[6] ), 
    .C0(\tower_3.counter[8] ), .F0(\tower_3.n6_adj_496 ), .F1(\tower_3.n5758 ));
  tower_1_SLICE_236 \tower_1.SLICE_236 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n458 ), .B1(\tower_1.n1912[7] ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.counter[7] ), .B0(\tower_1.n5846 ), .A0(\tower_1.n445[7] ), 
    .F0(\tower_1.n458 ), .F1(\tower_1.tower1ypos_9__N_73[7] ));
  tower_1_SLICE_237 \tower_1.SLICE_237 ( .D1(\tower_1.counter[4] ), 
    .C1(\tower_1.n6 ), .B1(\tower_1.counter[5] ), .A1(\tower_1.counter[7] ), 
    .D0(\tower_1.counter[6] ), .C0(\tower_1.counter[8] ), .F0(\tower_1.n6 ), 
    .F1(\tower_1.n5846 ));
  gravity_1_SLICE_238 \gravity_1.SLICE_238 ( .D1(\birdpos[8] ), 
    .C1(\birdpos[7] ), .B1(\birdpos[6] ), .D0(\birdpos[7] ), .C0(\birdpos[8] ), 
    .F0(n14649), .F1(\gravity_1.n6_adj_663 ));
  gamestate_1_SLICE_239 \gamestate_1.SLICE_239 ( .D1(n14649), 
    .C1(\gamestate_1.n4188 ), .B1(\birdpos[6] ), .A1(\birdpos[5] ), .D0(n4), 
    .C0(\birdpos[3] ), .B0(\birdpos[2] ), .A0(\birdpos[4] ), 
    .F0(\gamestate_1.n4188 ), .F1(\gamestate_1.n4173 ));
  gravity_1_SLICE_241 \gravity_1.SLICE_241 ( .D1(\gravity_1.was_jump ), 
    .C1(\gravity_1.n5 ), .B1(\gravity_1.n6 ), .A1(leds_c_7), .D0(\birdpos[5] ), 
    .C0(\gravity_1.n10420 ), .B0(\gravity_1.n6_adj_663 ), .A0(\birdpos[9] ), 
    .F0(\gravity_1.n5 ), .F1(\gravity_1.velocity_5__N_280 ));
  gravity_1_SLICE_242 \gravity_1.SLICE_242 ( .D1(\birdpos[3] ), .C1(n4), 
    .B1(\birdpos[2] ), .A1(\birdpos[4] ), .D0(\birdpos[1] ), .B0(\birdpos[0] ), 
    .F0(n4), .F1(\gravity_1.n10420 ));
  gravity_1_SLICE_244 \gravity_1.SLICE_244 ( .D1(\gravity_1.velocity[5] ), 
    .C1(\gravity_1.n8 ), .B1(\gravity_1.velocity[10] ), 
    .A1(\gravity_1.velocity[7] ), .D0(\gravity_1.velocity[6] ), 
    .C0(\gravity_1.velocity[8] ), .B0(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.n8 ), .F1(\gravity_1.n22 ));
  gravity_1_SLICE_246 \gravity_1.SLICE_246 ( .D1(\gravity_1.n22 ), 
    .C1(\gravity_1.n8_adj_664 ), .B1(\gravity_1.velocity[12] ), 
    .A1(\gravity_1.velocity[15] ), .D0(\gravity_1.velocity[13] ), 
    .C0(\gravity_1.velocity[11] ), .A0(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.n8_adj_664 ), .F1(\gravity_1.n6 ));
  vga_1_SLICE_248 \vga_1.SLICE_248 ( .D0(\column[4] ), .C0(\column[3] ), 
    .F0(\vga_1.n11504 ));
  vga_1_SLICE_249 \vga_1.SLICE_249 ( .D1(\column[2] ), .C1(\vga_1.n10_c ), 
    .B1(\column[9] ), .D0(\vga_1.n11504 ), .C0(\vga_1.n12167 ), 
    .B0(\column[6] ), .A0(\column[7] ), .F0(\vga_1.n10_c ), 
    .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_250 \vga_1.SLICE_250 ( .D1(n4_adj_666), 
    .C1(\vga_1.column_0__N_49 ), .B1(\column[5] ), .A1(\column[8] ), 
    .D0(\row[2] ), .C0(\vga_1.n7 ), .B0(\row[9] ), .A0(\vga_1.n8 ), 
    .F0(\vga_1.column_0__N_49 ), .F1(\vga_1.n12167 ));
  pattern_gen_1_SLICE_251 \pattern_gen_1.SLICE_251 ( .D0(\column[0] ), 
    .C0(\column[1] ), .F0(n4_adj_666));
  vga_1_SLICE_252 \vga_1.SLICE_252 ( .D1(\row[3] ), .C1(\vga_1.n12 ), 
    .B1(\row[7] ), .A1(\row[1] ), .D0(\row[5] ), .C0(\row[6] ), .B0(\row[0] ), 
    .F0(\vga_1.n12 ), .F1(\vga_1.n7 ));
  vga_1_SLICE_254 \vga_1.SLICE_254 ( .D1(\row[4] ), .D0(\row[8] ), 
    .C0(\row[4] ), .F0(\vga_1.n8 ), .F1(\pattern_gen_1.n1[4] ));
  vga_1_SLICE_256 \vga_1.SLICE_256 ( .D1(\row[6] ), .C1(\vga_1.n8_adj_660 ), 
    .B1(\row[5] ), .A1(\row[4] ), .D0(\row[2] ), .B0(\row[3] ), 
    .F0(\vga_1.n8_adj_660 ), .F1(\vga_1.n17 ));
  vga_1_SLICE_258 \vga_1.SLICE_258 ( .D1(\column[3] ), .C1(\column[4] ), 
    .B1(\column[5] ), .A1(\column[6] ), .D0(\column[4] ), .C0(\column[3] ), 
    .F0(\vga_1.n11507 ), .F1(\vga_1.n12107 ));
  vga_1_SLICE_259 \vga_1.SLICE_259 ( .D1(\vga_1.n11507 ), .C1(\vga_1.n12783 ), 
    .B1(\column[6] ), .A1(\column[5] ), .D0(\column[0] ), .C0(\column[2] ), 
    .B0(\column[1] ), .F0(\vga_1.n12783 ), .F1(\vga_1.n12780 ));
  vga_1_SLICE_260 \vga_1.SLICE_260 ( .D0(n48_adj_696), .C0(cout), 
    .B0(n47_adj_695), .F0(\vga_1.n77 ));
  vga_1_SLICE_261 \vga_1.SLICE_261 ( .D1(n5), .C1(\vga_1.n6 ), .B1(\row[8] ), 
    .A1(\row[7] ), .D0(\vga_1.n77 ), .C0(n18_adj_694), .B0(\row[9] ), 
    .A0(n49_adj_697), .F0(\vga_1.n6 ), .F1(\vga_1.n105 ));
  vga_1_SLICE_262 \vga_1.SLICE_262 ( .D1(\vga_1.n10_adj_662 ), 
    .C1(\vga_1.n12137 ), .B1(\column[8] ), .A1(\vga_1.n105 ), 
    .D0(\vga_1.n12107 ), .C0(\vga_1.n12780 ), .B0(\column[7] ), 
    .A0(\column[9] ), .F0(\vga_1.n12137 ), .F1(rgb_c_2_N_379));
  pattern_gen_1_SLICE_265 \pattern_gen_1.SLICE_265 ( .D1(\row[5] ), 
    .D0(\row[9] ), .C0(\pattern_gen_1.n10411 ), .B0(\row[6] ), .A0(\row[5] ), 
    .F0(n5), .F1(\pattern_gen_1.n1[5] ));
  vga_1_SLICE_266 \vga_1.SLICE_266 ( .DI1(\gamestate_1.nextstate ), 
    .D1(\gamestate_1.nextstate_N_422 ), .C1(\gamestate_1.nextstate_N_423 ), 
    .B1(leds_c_4), .A1(gameover), .D0(\column[9] ), .C0(\row[0] ), 
    .B0(gameover), .A0(\row[1] ), .CLK(VSYNC_c), .Q1(gameover), 
    .F0(\vga_1.n10_adj_662 ), .F1(\gamestate_1.nextstate ));
  SLICE_268 SLICE_268( .D1(\pattern_gen_1.rgb_c_0_N_383 ), .C1(rgb_c_0_N_384), 
    .B1(valid), .A1(\pattern_gen_1.rgb_c_0_N_385 ), .D0(rgb_c_2_N_378), 
    .C0(gameover), .F0(rgb_c_0_N_384), .F1(rgb_c_1));
  pattern_gen_1_SLICE_269 \pattern_gen_1.SLICE_269 ( 
    .D1(\pattern_gen_1.n52_adj_651 ), .C1(\pattern_gen_1.n5824 ), 
    .B1(\row[9] ), .A1(\pattern_gen_1.n5_adj_652 ), .D0(\row[8] ), 
    .C0(\pattern_gen_1.n5818 ), .B0(\row[7] ), .A0(\row[6] ), 
    .F0(\pattern_gen_1.n5824 ), .F1(rgb_c_2_N_378));
  pattern_gen_1_SLICE_270 \pattern_gen_1.SLICE_270 ( .D1(n50), 
    .C1(\pattern_gen_1.n4_c ), .B1(\column[2] ), .D0(\counter_adj_700[0] ), 
    .C0(n51), .B0(\column[0] ), .A0(\column[1] ), .F0(\pattern_gen_1.n4_c ), 
    .F1(\pattern_gen_1.n6 ));
  pattern_gen_1_SLICE_272 \pattern_gen_1.SLICE_272 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8 ), .B1(n48), .D0(n49), .C0(\pattern_gen_1.n6 ), 
    .B0(\column[3] ), .F0(\pattern_gen_1.n8 ), .F1(\pattern_gen_1.n10_c ));
  pattern_gen_1_SLICE_274 \pattern_gen_1.SLICE_274 ( .D1(n46), 
    .C1(\pattern_gen_1.n12_c ), .B1(\column[6] ), .D0(n47), 
    .C0(\pattern_gen_1.n10_c ), .B0(\column[5] ), .F0(\pattern_gen_1.n12_c ), 
    .F1(\pattern_gen_1.n14_c ));
  pattern_gen_1_SLICE_276 \pattern_gen_1.SLICE_276 ( .D1(n44), 
    .C1(\pattern_gen_1.n16_c ), .B1(\column[8] ), .D0(n45), 
    .C0(\pattern_gen_1.n14_c ), .B0(\column[7] ), .F0(\pattern_gen_1.n16_c ), 
    .F1(\pattern_gen_1.n18_c ));
  pattern_gen_1_SLICE_278 \pattern_gen_1.SLICE_278 ( .D1(\tower1xpos[9] ), 
    .C1(\pattern_gen_1.n10374 ), .B1(n4198), .A1(\tower1xpos[8] ), .D0(n4192), 
    .C0(\tower1xpos[4] ), .B0(\tower1xpos[1] ), .A0(\tower1xpos[5] ), 
    .F0(\pattern_gen_1.n10374 ), .F1(\pattern_gen_1.n10448 ));
  pattern_gen_1_SLICE_279 \pattern_gen_1.SLICE_279 ( .D1(n4216), .C1(n4192), 
    .B1(\tower1xpos[9] ), .A1(\tower1xpos[8] ), .D0(\tower1xpos[3] ), 
    .C0(\tower1xpos[2] ), .F0(n4192), .F1(\tower_1.n10 ));
  pattern_gen_1_SLICE_280 \pattern_gen_1.SLICE_280 ( .D1(\tower1xpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_501 ), .B1(\row[2] ), .D0(\tower1xpos[0] ), 
    .C0(\tower1xpos[1] ), .B0(\row[0] ), .A0(\row[1] ), 
    .F0(\pattern_gen_1.n4_adj_501 ), .F1(\pattern_gen_1.n6_adj_502 ));
  pattern_gen_1_SLICE_282 \pattern_gen_1.SLICE_282 ( .D1(\tower1xpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_503 ), .B1(\row[4] ), .D0(\tower1xpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_502 ), .B0(\row[3] ), 
    .F0(\pattern_gen_1.n8_adj_503 ), .F1(\pattern_gen_1.n10_adj_504 ));
  pattern_gen_1_SLICE_284 \pattern_gen_1.SLICE_284 ( .D1(\tower1xpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_505 ), .B1(\row[6] ), .D0(\row[5] ), 
    .C0(\pattern_gen_1.n10_adj_504 ), .B0(\tower1xpos[5] ), 
    .F0(\pattern_gen_1.n12_adj_505 ), .F1(\pattern_gen_1.n14_adj_506 ));
  pattern_gen_1_SLICE_286 \pattern_gen_1.SLICE_286 ( .D1(\tower1xpos[8] ), 
    .C1(\pattern_gen_1.n16_adj_507 ), .B1(\row[8] ), .D0(\tower1xpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_506 ), .B0(\row[7] ), 
    .F0(\pattern_gen_1.n16_adj_507 ), .F1(\pattern_gen_1.n18_adj_508 ));
  pattern_gen_1_SLICE_288 \pattern_gen_1.SLICE_288 ( .D1(\tower2xpos[6] ), 
    .C1(\tower2xpos[3] ), .B1(\tower2xpos[4] ), .A1(\tower2xpos[5] ), 
    .D0(n4195), .C0(\tower2xpos[1] ), .B0(\tower2xpos[5] ), 
    .A0(\tower2xpos[4] ), .F0(\pattern_gen_1.n10399 ), 
    .F1(\gamestate_1.n12119 ));
  pattern_gen_1_SLICE_289 \pattern_gen_1.SLICE_289 ( .D1(\tower2xpos[8] ), 
    .C1(n4195), .B1(\tower2xpos[4] ), .A1(\tower2xpos[7] ), 
    .D0(\tower2xpos[3] ), .C0(\tower2xpos[2] ), .F0(n4195), .F1(\tower_2.n8 ));
  pattern_gen_1_SLICE_290 \pattern_gen_1.SLICE_290 ( .D1(\tower2xpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_509 ), .B1(\row[2] ), .D0(\tower2xpos[0] ), 
    .C0(\tower2xpos[1] ), .B0(\row[0] ), .A0(\row[1] ), 
    .F0(\pattern_gen_1.n4_adj_509 ), .F1(\pattern_gen_1.n6_adj_510 ));
  pattern_gen_1_SLICE_292 \pattern_gen_1.SLICE_292 ( .D1(\tower2xpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_511 ), .A1(\row[4] ), .D0(\tower2xpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_510 ), .B0(\row[3] ), 
    .F0(\pattern_gen_1.n8_adj_511 ), .F1(\pattern_gen_1.n10_adj_512 ));
  pattern_gen_1_SLICE_294 \pattern_gen_1.SLICE_294 ( .D1(\tower2xpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_513 ), .B1(\row[6] ), .D0(\tower2xpos[5] ), 
    .C0(\pattern_gen_1.n10_adj_512 ), .B0(\row[5] ), 
    .F0(\pattern_gen_1.n12_adj_513 ), .F1(\pattern_gen_1.n14_adj_514 ));
  pattern_gen_1_SLICE_296 \pattern_gen_1.SLICE_296 ( .D1(\tower2xpos[8] ), 
    .C1(\pattern_gen_1.n16_adj_515 ), .B1(\row[8] ), .D0(\tower2xpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_514 ), .B0(\row[7] ), 
    .F0(\pattern_gen_1.n16_adj_515 ), .F1(\pattern_gen_1.n18_adj_516 ));
  pattern_gen_1_SLICE_298 \pattern_gen_1.SLICE_298 ( .D1(n50_adj_680), 
    .C1(\pattern_gen_1.n4_adj_518 ), .B1(\column[2] ), 
    .D0(\counter_adj_701[0] ), .C0(n51_adj_681), .B0(\column[0] ), 
    .A0(\column[1] ), .F0(\pattern_gen_1.n4_adj_518 ), 
    .F1(\pattern_gen_1.n6_adj_520 ));
  pattern_gen_1_SLICE_300 \pattern_gen_1.SLICE_300 ( .D1(n48_adj_678), 
    .C1(\pattern_gen_1.n8_adj_522 ), .B1(\column[4] ), .D0(n49_adj_679), 
    .C0(\pattern_gen_1.n6_adj_520 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_522 ), .F1(\pattern_gen_1.n10_adj_524 ));
  pattern_gen_1_SLICE_302 \pattern_gen_1.SLICE_302 ( .D1(n46_adj_676), 
    .C1(\pattern_gen_1.n12_adj_526 ), .B1(\column[6] ), .D0(n47_adj_677), 
    .C0(\pattern_gen_1.n10_adj_524 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_526 ), .F1(\pattern_gen_1.n14_adj_528 ));
  pattern_gen_1_SLICE_304 \pattern_gen_1.SLICE_304 ( .D1(n44_adj_674), 
    .C1(\pattern_gen_1.n16_adj_530 ), .A1(\column[8] ), .D0(n45_adj_675), 
    .C0(\pattern_gen_1.n14_adj_528 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_530 ), .F1(\pattern_gen_1.n18_adj_532 ));
  pattern_gen_1_SLICE_306 \pattern_gen_1.SLICE_306 ( .D1(\tower3xpos[3] ), 
    .C1(\tower3xpos[6] ), .B1(\tower3xpos[4] ), .A1(\tower3xpos[5] ), 
    .D0(n4180), .C0(\tower3xpos[1] ), .B0(\tower3xpos[5] ), 
    .A0(\tower3xpos[4] ), .F0(\pattern_gen_1.n10398 ), 
    .F1(\gamestate_1.n12115 ));
  tower_3_SLICE_307 \tower_3.SLICE_307 ( .D1(\tower3xpos[7] ), .C1(n4180), 
    .B1(\tower3xpos[4] ), .A1(\tower3xpos[8] ), .D0(\tower3xpos[2] ), 
    .C0(\tower3xpos[3] ), .F0(n4180), .F1(\tower_3.n8 ));
  pattern_gen_1_SLICE_308 \pattern_gen_1.SLICE_308 ( .D1(\row[2] ), 
    .C1(\pattern_gen_1.n4_adj_533 ), .A1(\tower3xpos[2] ), 
    .D0(\tower3xpos[1] ), .C0(\tower3xpos[0] ), .B0(\row[1] ), .A0(\row[0] ), 
    .F0(\pattern_gen_1.n4_adj_533 ), .F1(\pattern_gen_1.n6_adj_534 ));
  pattern_gen_1_SLICE_310 \pattern_gen_1.SLICE_310 ( .D1(\tower3xpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_535 ), .B1(\row[4] ), .D0(\tower3xpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_534 ), .A0(\row[3] ), 
    .F0(\pattern_gen_1.n8_adj_535 ), .F1(\pattern_gen_1.n10_adj_537 ));
  pattern_gen_1_SLICE_312 \pattern_gen_1.SLICE_312 ( .D1(\tower3xpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_538 ), .B1(\row[6] ), .D0(\tower3xpos[5] ), 
    .C0(\pattern_gen_1.n10_adj_537 ), .B0(\row[5] ), 
    .F0(\pattern_gen_1.n12_adj_538 ), .F1(\pattern_gen_1.n14_adj_539 ));
  pattern_gen_1_SLICE_314 \pattern_gen_1.SLICE_314 ( .D1(\tower3xpos[8] ), 
    .C1(\pattern_gen_1.n16_adj_540 ), .B1(\row[8] ), .D0(\tower3xpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_539 ), .B0(\row[7] ), 
    .F0(\pattern_gen_1.n16_adj_540 ), .F1(\pattern_gen_1.n18_adj_541 ));
  pattern_gen_1_SLICE_316 \pattern_gen_1.SLICE_316 ( .D1(\tower1ypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_542 ), .B1(\column[2] ), .D0(\counter[0] ), 
    .C0(\tower1ypos[1] ), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_542 ), .F1(\pattern_gen_1.n6_adj_543 ));
  pattern_gen_1_SLICE_318 \pattern_gen_1.SLICE_318 ( .D1(\tower1ypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_544 ), .B1(\column[4] ), .D0(\tower1ypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_543 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_544 ), .F1(\pattern_gen_1.n10_adj_545 ));
  pattern_gen_1_SLICE_320 \pattern_gen_1.SLICE_320 ( .D1(\tower1ypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_546 ), .B1(\column[6] ), .D0(\tower1ypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_545 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_546 ), .F1(\pattern_gen_1.n14_adj_547 ));
  pattern_gen_1_SLICE_322 \pattern_gen_1.SLICE_322 ( .D1(n50_adj_689), 
    .C1(\pattern_gen_1.n4_adj_548 ), .B1(\column[2] ), .D0(\counter[0] ), 
    .C0(n51_adj_690), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_548 ), .F1(\pattern_gen_1.n6_adj_550 ));
  pattern_gen_1_SLICE_324 \pattern_gen_1.SLICE_324 ( .D1(n48_adj_687), 
    .C1(\pattern_gen_1.n8_adj_552 ), .B1(\column[4] ), .D0(n49_adj_688), 
    .C0(\pattern_gen_1.n6_adj_550 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_552 ), .F1(\pattern_gen_1.n10_adj_554 ));
  pattern_gen_1_SLICE_326 \pattern_gen_1.SLICE_326 ( .D1(n46_adj_685), 
    .C1(\pattern_gen_1.n12_adj_556 ), .B1(\column[6] ), .D0(n47_adj_686), 
    .C0(\pattern_gen_1.n10_adj_554 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_556 ), .F1(\pattern_gen_1.n14_adj_558 ));
  pattern_gen_1_SLICE_328 \pattern_gen_1.SLICE_328 ( .D1(n44_adj_683), 
    .C1(\pattern_gen_1.n16_adj_562 ), .B1(\column[8] ), .D0(n45_adj_684), 
    .C0(\pattern_gen_1.n14_adj_558 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_562 ), .F1(\pattern_gen_1.n18_adj_564 ));
  pattern_gen_1_SLICE_330 \pattern_gen_1.SLICE_330 ( .D1(\tower1ypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_565 ), .A1(\column[8] ), .D0(\tower1ypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_547 ), .A0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_565 ), .F1(\pattern_gen_1.n18_adj_567 ));
  pattern_gen_1_SLICE_332 \pattern_gen_1.SLICE_332 ( .D1(\tower2ypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_568 ), .B1(\column[2] ), 
    .D0(\counter_adj_700[0] ), .C0(\tower2ypos[1] ), .B0(\column[0] ), 
    .A0(\column[1] ), .F0(\pattern_gen_1.n4_adj_568 ), 
    .F1(\pattern_gen_1.n6_adj_569 ));
  pattern_gen_1_SLICE_334 \pattern_gen_1.SLICE_334 ( .D1(\tower2ypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_570 ), .A1(\column[4] ), .D0(\tower2ypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_569 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_570 ), .F1(\pattern_gen_1.n10_adj_571 ));
  pattern_gen_1_SLICE_336 \pattern_gen_1.SLICE_336 ( .D1(\tower2ypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_572 ), .A1(\column[6] ), .D0(\tower2ypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_571 ), .A0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_572 ), .F1(\pattern_gen_1.n14_adj_573 ));
  pattern_gen_1_SLICE_338 \pattern_gen_1.SLICE_338 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_574 ), .A1(\tower2ypos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14_adj_573 ), .A0(\tower2ypos[7] ), 
    .F0(\pattern_gen_1.n16_adj_574 ), .F1(\pattern_gen_1.n18_adj_576 ));
  gamestate_1_SLICE_341 \gamestate_1.SLICE_341 ( .D0(\tower1xpos[7] ), 
    .C0(\tower1xpos[6] ), .F0(n4198));
  pattern_gen_1_SLICE_342 \pattern_gen_1.SLICE_342 ( .D1(\row[9] ), 
    .D0(\tower1xpos[9] ), .C0(\pattern_gen_1.n18_adj_508 ), .A0(\row[9] ), 
    .F0(\pattern_gen_1.n57_c ), .F1(\pattern_gen_1.n1[9] ));
  pattern_gen_1_SLICE_343 \pattern_gen_1.SLICE_343 ( 
    .D0(\pattern_gen_1.cout_adj_579 ), .C0(\pattern_gen_1.n92 ), 
    .B0(\pattern_gen_1.n10448 ), .A0(\pattern_gen_1.n57_c ), 
    .F0(\pattern_gen_1.n10400 ));
  pattern_gen_1_SLICE_344 \pattern_gen_1.SLICE_344 ( 
    .D0(\pattern_gen_1.cout_c ), .C0(n4213), .B0(\pattern_gen_1.n10399 ), 
    .A0(n4174), .F0(\pattern_gen_1.n5652 ));
  gamestate_1_SLICE_345 \gamestate_1.SLICE_345 ( .D1(\tower2xpos[3] ), 
    .C1(n4213), .B1(\tower2xpos[2] ), .A1(\tower2xpos[4] ), 
    .D0(\tower2xpos[9] ), .C0(\tower2xpos[7] ), .F0(n4213), .F1(n4117));
  pattern_gen_1_SLICE_346 \pattern_gen_1.SLICE_346 ( .D1(\pattern_gen_1.n129 ), 
    .C1(\pattern_gen_1.n94 ), .B1(\pattern_gen_1.n5652 ), 
    .A1(\pattern_gen_1.n10400 ), .D0(\tower2xpos[9] ), 
    .C0(\pattern_gen_1.n18_adj_516 ), .A0(\row[9] ), .F0(\pattern_gen_1.n94 ), 
    .F1(\pattern_gen_1.n609 ));
  pattern_gen_1_SLICE_348 \pattern_gen_1.SLICE_348 ( 
    .C1(\pattern_gen_1.n4_adj_580 ), .B1(\tower3ypos[2] ), .A1(\column[2] ), 
    .D0(\counter_adj_701[0] ), .C0(\tower3ypos[1] ), .B0(\column[0] ), 
    .A0(\column[1] ), .F0(\pattern_gen_1.n4_adj_580 ), 
    .F1(\pattern_gen_1.n6_adj_581 ));
  pattern_gen_1_SLICE_350 \pattern_gen_1.SLICE_350 ( .D1(\tower3ypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_582 ), .A1(\column[4] ), .D0(\tower3ypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_581 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_582 ), .F1(\pattern_gen_1.n10_adj_583 ));
  pattern_gen_1_SLICE_352 \pattern_gen_1.SLICE_352 ( .D1(\tower3ypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_584 ), .B1(\column[6] ), .D0(\tower3ypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_583 ), .A0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_584 ), .F1(\pattern_gen_1.n14_adj_585 ));
  pattern_gen_1_SLICE_354 \pattern_gen_1.SLICE_354 ( .D1(\tower3ypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_586 ), .B1(\column[8] ), .D0(\tower3ypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_585 ), .A0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_586 ), .F1(\pattern_gen_1.n18_adj_587 ));
  pattern_gen_1_SLICE_356 \pattern_gen_1.SLICE_356 ( 
    .D0(\pattern_gen_1.cout_adj_588 ), .C0(n4204), .B0(\pattern_gen_1.n10398 ), 
    .A0(n4177), .F0(\pattern_gen_1.n12125 ));
  gamestate_1_SLICE_357 \gamestate_1.SLICE_357 ( .D0(\tower3xpos[6] ), 
    .B0(\tower3xpos[8] ), .F0(n4177));
  pattern_gen_1_SLICE_358 \pattern_gen_1.SLICE_358 ( .D1(\pattern_gen_1.n166 ), 
    .C1(\pattern_gen_1.n131 ), .B1(\pattern_gen_1.n12125 ), 
    .A1(\pattern_gen_1.n609 ), .D0(\tower3xpos[9] ), 
    .C0(\pattern_gen_1.n18_adj_541 ), .B0(\row[9] ), .F0(\pattern_gen_1.n131 ), 
    .F1(\pattern_gen_1.rgb_c_0_N_385 ));
  pattern_gen_1_SLICE_360 \pattern_gen_1.SLICE_360 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_adj_591 ), .B1(\column[3] ), .A1(\column[4] ), 
    .D0(\column[1] ), .C0(\column[0] ), .F0(\pattern_gen_1.n4_adj_591 ), 
    .F1(\pattern_gen_1.n10_adj_592 ));
  pattern_gen_1_SLICE_362 \pattern_gen_1.SLICE_362 ( .D1(rgb_c_2_N_378), 
    .C1(\pattern_gen_1.rgb_c_0_N_383 ), .B1(valid), .A1(gameover), .D0(n11482), 
    .C0(\pattern_gen_1.n10_adj_592 ), .B0(\column[9] ), .A0(\column[5] ), 
    .F0(\pattern_gen_1.rgb_c_0_N_383 ), .F1(rgb_c_5));
  pattern_gen_1_SLICE_364 \pattern_gen_1.SLICE_364 ( .D1(rgb_c_2_N_379), 
    .C1(\pattern_gen_1.rgb_c_4_N_376[4] ), .B1(valid), .A1(gameover), 
    .D0(\pattern_gen_1.rgb_c_0_N_383 ), .C0(rgb_c_2_N_378), 
    .F0(\pattern_gen_1.rgb_c_4_N_376[4] ), .F1(rgb_c_4));
  pattern_gen_1_SLICE_366 \pattern_gen_1.SLICE_366 ( .D1(\row[2] ), 
    .C1(\pattern_gen_1.n4_adj_632 ), .B1(\row[4] ), .A1(\row[3] ), 
    .D0(\row[0] ), .C0(\row[1] ), .F0(\pattern_gen_1.n4_adj_632 ), 
    .F1(\pattern_gen_1.n10411 ));
  pattern_gen_1_SLICE_368 \pattern_gen_1.SLICE_368 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_adj_633 ), .B1(\birdpos[2] ), .D0(\column[1] ), 
    .C0(\column[0] ), .B0(\birdpos[1] ), .A0(\birdpos[0] ), 
    .F0(\pattern_gen_1.n4_adj_633 ), .F1(\pattern_gen_1.n6_adj_634 ));
  pattern_gen_1_SLICE_370 \pattern_gen_1.SLICE_370 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_635 ), .B1(\birdpos[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_634 ), .B0(\birdpos[3] ), 
    .F0(\pattern_gen_1.n8_adj_635 ), .F1(\pattern_gen_1.n10_adj_636 ));
  pattern_gen_1_SLICE_372 \pattern_gen_1.SLICE_372 ( .D1(\birdpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_637 ), .A1(\column[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_636 ), .A0(\birdpos[5] ), 
    .F0(\pattern_gen_1.n12_adj_637 ), .F1(\pattern_gen_1.n14_adj_638 ));
  pattern_gen_1_SLICE_374 \pattern_gen_1.SLICE_374 ( .D1(\birdpos[8] ), 
    .C1(\pattern_gen_1.n16_adj_639 ), .A1(\column[8] ), .D0(\birdpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_638 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_639 ), .F1(\pattern_gen_1.n18_adj_649 ));
  pattern_gen_1_SLICE_376 \pattern_gen_1.SLICE_376 ( .D1(\row[4] ), 
    .C1(\pattern_gen_1.n10414 ), .B1(\row[3] ), .A1(\row[5] ), .D0(\row[2] ), 
    .C0(\row[1] ), .B0(\row[0] ), .F0(\pattern_gen_1.n10414 ), 
    .F1(\pattern_gen_1.n5818 ));
  pattern_gen_1_SLICE_378 \pattern_gen_1.SLICE_378 ( .D1(n17), 
    .C1(\pattern_gen_1.n4_adj_640 ), .B1(\column[2] ), .D0(n18), 
    .C0(\column[1] ), .B0(\column[0] ), .A0(\birdpos[0] ), 
    .F0(\pattern_gen_1.n4_adj_640 ), .F1(\pattern_gen_1.n6_adj_641 ));
  pattern_gen_1_SLICE_380 \pattern_gen_1.SLICE_380 ( .D1(n15_adj_671), 
    .C1(\pattern_gen_1.n8_adj_642 ), .B1(\column[4] ), .D0(n16), 
    .C0(\pattern_gen_1.n6_adj_641 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_642 ), .F1(\pattern_gen_1.n10_adj_643 ));
  pattern_gen_1_SLICE_382 \pattern_gen_1.SLICE_382 ( .D1(n13_adj_670), 
    .C1(\pattern_gen_1.n12_adj_644 ), .B1(\column[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_643 ), .A0(n14), 
    .F0(\pattern_gen_1.n12_adj_644 ), .F1(\pattern_gen_1.n14_adj_645 ));
  pattern_gen_1_SLICE_384 \pattern_gen_1.SLICE_384 ( 
    .C1(\pattern_gen_1.n16_adj_646 ), .B1(n11), .A1(\column[8] ), .D0(n12), 
    .C0(\pattern_gen_1.n14_adj_645 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_646 ), .F1(\pattern_gen_1.n18_adj_647 ));
  pattern_gen_1_SLICE_386 \pattern_gen_1.SLICE_386 ( .D1(\row[8] ), 
    .C1(\pattern_gen_1.n12_adj_648 ), .B1(\row[7] ), .A1(\row[6] ), 
    .D0(\row[5] ), .C0(\row[4] ), .B0(\row[3] ), 
    .F0(\pattern_gen_1.n12_adj_648 ), .F1(\pattern_gen_1.n18_adj_650 ));
  tower_2_SLICE_388 \tower_2.SLICE_388 ( .D1(\tower_2.n2103[5] ), 
    .C1(\tower_2.n460 ), .B1(\tower_2.n467 ), .D0(\tower_2.counter[5] ), 
    .C0(\tower_2.n445[5] ), .B0(\tower_2.counter[9] ), .A0(\tower_2.n5762 ), 
    .F0(\tower_2.n460 ), .F1(\tower_2.tower2ypos_9__N_139[5] ));
  tower_2_SLICE_389 \tower_2.SLICE_389 ( .D1(\tower_2.n445[9] ), 
    .C1(\tower_2.n5776 ), .B1(\tower_2.n5762 ), .A1(\tower_2.counter[9] ), 
    .D0(\tower_2.n458 ), .C0(\tower_2.n5 ), .B0(\tower_2.n460 ), 
    .A0(\tower_2.n457 ), .F0(\tower_2.n5776 ), .F1(\tower_2.n467 ));
  tower_2_SLICE_390 \tower_2.SLICE_390 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n459 ), .B1(\tower_2.n2103[6] ), .D0(\tower_2.counter[6] ), 
    .C0(\tower_2.n445[6] ), .B0(\tower_2.counter[9] ), .A0(\tower_2.n5762 ), 
    .F0(\tower_2.n459 ), .F1(\tower_2.tower2ypos_9__N_139[6] ));
  tower_2_SLICE_392 \tower_2.SLICE_392 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n457 ), .A1(\tower_2.n2103[8] ), .D0(\tower_2.counter[8] ), 
    .C0(\tower_2.n445[8] ), .B0(\tower_2.counter[9] ), .A0(\tower_2.n5762 ), 
    .F0(\tower_2.n457 ), .F1(\tower_2.tower2ypos_9__N_139[8] ));
  tower_2_SLICE_394 \tower_2.SLICE_394 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n458 ), .B1(\tower_2.n2103[7] ), .D0(\tower_2.n445[7] ), 
    .C0(\tower_2.counter[7] ), .B0(\tower_2.n5762 ), .A0(\tower_2.counter[9] ), 
    .F0(\tower_2.n458 ), .F1(\tower_2.tower2ypos_9__N_139[7] ));
  tower_2_SLICE_396 \tower_2.SLICE_396 ( .D1(gameover), 
    .C1(\tower_2.startcount_1__N_335 ), .D0(\tower_2.n6_adj_499 ), .C0(n4117), 
    .B0(\tower2xpos[0] ), .A0(\tower2xpos[5] ), 
    .F0(\tower_2.startcount_1__N_335 ), .F1(\tower_2.startcount_1__N_336 ));
  tower_2_SLICE_399 \tower_2.SLICE_399 ( .D1(\tower_2.n8 ), .C1(n4207), 
    .B1(\tower2xpos[9] ), .D0(\tower2xpos[6] ), .C0(\tower2xpos[0] ), 
    .B0(\tower2xpos[1] ), .A0(\tower2xpos[5] ), .F0(n4207), .F1(n118));
  tower_2_SLICE_400 \tower_2.SLICE_400 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n2103[4] ), .B1(\tower_2.n461 ), .D0(\tower_2.n2103[3] ), 
    .C0(\tower_2.n467 ), .B0(\tower_2.counter[3] ), 
    .F0(\tower_2.tower2ypos_9__N_139[3] ), 
    .F1(\tower_2.tower2ypos_9__N_139[4] ));
  tower_2_SLICE_402 \tower_2.SLICE_402 ( .D1(\tower_2.startcount[5] ), 
    .C1(\tower_2.n4 ), .B1(\tower_2.startcount[3] ), 
    .A1(\tower_2.startcount[4] ), .D0(\tower_2.startcount[1] ), 
    .C0(\tower_2.startcount[2] ), .F0(\tower_2.n4 ), .F1(\tower_2.n5812 ));
  SLICE_404 SLICE_404( .D1(n54), .C1(n8), .B1(\row[4] ), .D0(n56), 
    .C0(\row[2] ), .B0(n55), .A0(\row[3] ), .F0(n8), .F1(n10));
  SLICE_406 SLICE_406( .D1(n52_2), .C1(n12_adj_691), .B1(\row[6] ), .D0(n53), 
    .C0(n10), .B0(\row[5] ), .F0(n12_adj_691), .F1(n14_adj_692));
  SLICE_408 SLICE_408( .D1(n50_adj_698), .C1(n16_adj_693), .B1(\row[8] ), 
    .D0(n51_adj_699), .C0(n14_adj_692), .B0(\row[7] ), .F0(n16_adj_693), 
    .F1(n18_adj_694));
  nes_1_SLICE_410 \nes_1.SLICE_410 ( .D1(\nes_1.NEScount[1] ), 
    .C1(\nes_1.nes_clk_c_N_387 ), .D0(\nes_1.NEScount[4] ), 
    .C0(\nes_1.NEScount[5] ), .B0(\nes_1.NEScount[6] ), 
    .A0(\nes_1.NEScount[7] ), .F0(\nes_1.nes_clk_c_N_387 ), 
    .F1(\nes_1.nes_latch_c_N_386 ));
  nes_1_SLICE_413 \nes_1.SLICE_413 ( .D0(leds_c_4), .C0(\nes_1.shiftReg[4] ), 
    .B0(nes_latch_c), .F0(leds_c_4));
  score_1_SLICE_414 \score_1.SLICE_414 ( .D1(n83), .C1(\score_1.n10 ), 
    .B1(n118), .A1(n118_adj_668), .D0(n4122), .C0(\score_1.n4 ), .B0(gameover), 
    .A0(\score_1.n4_adj_498 ), .F0(\score_1.n10 ), 
    .F1(\score_1.scoreout_c_0_N_417 ));
  tower_1_SLICE_415 \tower_1.SLICE_415 ( .D1(\score_1.n10 ), .C1(n83), 
    .B1(n118), .A1(n118_adj_668), .D0(\tower1xpos[7] ), .C0(\tower_1.n10 ), 
    .A0(\tower1xpos[4] ), .F0(n83), .F1(\score_1.scoreout_c_0_N_416 ));
  tower_3_SLICE_417 \tower_3.SLICE_417 ( .D0(n4201), .C0(\tower_3.n8 ), 
    .A0(\tower3xpos[9] ), .F0(n118_adj_668));
  score_1_SLICE_418 \score_1.SLICE_418 ( .C1(n4201), .A1(\tower3xpos[8] ), 
    .D0(\tower3xpos[0] ), .C0(\tower3xpos[1] ), .B0(\tower3xpos[6] ), 
    .A0(\tower3xpos[5] ), .F0(n4201), .F1(\score_1.n4 ));
  score_1_SLICE_421 \score_1.SLICE_421 ( .D1(n4207), .C1(\score_1.n11493 ), 
    .B1(n4117), .A1(\tower2xpos[8] ), .D0(n4216), .C0(n4112), 
    .B0(\tower1xpos[8] ), .F0(\score_1.n11493 ), .F1(\score_1.n4_adj_498 ));
  score_1_SLICE_422 \score_1.SLICE_422 ( .D1(\tower1xpos[9] ), 
    .C1(\score_1.n12 ), .B1(\tower1xpos[7] ), .A1(\tower1xpos[2] ), 
    .D0(\tower1xpos[3] ), .C0(\tower1xpos[4] ), .F0(\score_1.n12 ), .F1(n4112));
  score_1_SLICE_425 \score_1.SLICE_425 ( .D1(\tower1xpos[0] ), 
    .C1(\tower1xpos[3] ), .B1(\tower1xpos[2] ), .A1(\tower1xpos[1] ), 
    .D0(\tower1xpos[6] ), .C0(\tower1xpos[0] ), .B0(\tower1xpos[1] ), 
    .A0(\tower1xpos[5] ), .F0(n4216), .F1(\gamestate_1.n5784 ));
  tower_3_SLICE_427 \tower_3.SLICE_427 ( .D1(\tower3xpos[3] ), .C1(n4204), 
    .B1(\tower3xpos[4] ), .A1(\tower3xpos[2] ), .D0(\tower3xpos[9] ), 
    .C0(\tower3xpos[7] ), .F0(n4204), .F1(n4122));
  tower_3_SLICE_428 \tower_3.SLICE_428 ( .D1(\tower_3.n2261[8] ), 
    .C1(\tower_3.n457 ), .B1(\tower_3.n467 ), .D0(\tower_3.n445[8] ), 
    .C0(\tower_3.counter[9] ), .B0(\tower_3.counter[8] ), .A0(\tower_3.n5758 ), 
    .F0(\tower_3.n457 ), .F1(\tower_3.tower3ypos_9__N_205[8] ));
  tower_3_SLICE_430 \tower_3.SLICE_430 ( .D1(\tower_3.n2261[6] ), 
    .C1(\tower_3.n459 ), .A1(\tower_3.n467 ), .D0(\tower_3.counter[6] ), 
    .C0(\tower_3.n445[6] ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n5758 ), 
    .F0(\tower_3.n459 ), .F1(\tower_3.tower3ypos_9__N_205[6] ));
  tower_3_SLICE_432 \tower_3.SLICE_432 ( .D1(\tower_3.n2261[5] ), 
    .C1(\tower_3.n460 ), .A1(\tower_3.n467 ), .D0(\tower_3.n445[5] ), 
    .C0(\tower_3.counter[5] ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n5758 ), 
    .F0(\tower_3.n460 ), .F1(\tower_3.tower3ypos_9__N_205[5] ));
  tower_3_SLICE_434 \tower_3.SLICE_434 ( .D1(\tower_3.n2261[7] ), 
    .C1(\tower_3.n458 ), .A1(\tower_3.n467 ), .D0(\tower_3.counter[9] ), 
    .C0(\tower_3.n5758 ), .B0(\tower_3.n445[7] ), .A0(\tower_3.counter[7] ), 
    .F0(\tower_3.n458 ), .F1(\tower_3.tower3ypos_9__N_205[7] ));
  tower_3_SLICE_436 \tower_3.SLICE_436 ( .C0(\tower_3.startcount_2__N_360 ), 
    .A0(gameover), .F0(\tower_3.startcount_2__N_361 ));
  tower_3_SLICE_437 \tower_3.SLICE_437 ( .D1(\tower3xpos[0] ), 
    .C1(\tower_3.n6 ), .B1(n4177), .A1(\tower3xpos[1] ), .C0(n4122), 
    .A0(\tower3xpos[5] ), .F0(\tower_3.n6 ), 
    .F1(\tower_3.startcount_2__N_360 ));
  tower_3_SLICE_438 \tower_3.SLICE_438 ( .D1(\tower_3.startcount[4] ), 
    .C1(\tower_3.n4 ), .B1(\tower_3.startcount[6] ), 
    .A1(\tower_3.startcount[5] ), .D0(\tower_3.startcount[3] ), 
    .C0(\tower_3.startcount[2] ), .F0(\tower_3.n4 ), .F1(\tower_3.n5850 ));
  tower_3_SLICE_440 \tower_3.SLICE_440 ( .D1(\tower_3.n2261[4] ), 
    .C1(\tower_3.n467 ), .B1(\tower_3.n461 ), .D0(\tower_3.n2261[3] ), 
    .C0(\tower_3.n467 ), .B0(\tower_3.counter[3] ), 
    .F0(\tower_3.tower3ypos_9__N_205[3] ), 
    .F1(\tower_3.tower3ypos_9__N_205[4] ));
  tower_3_SLICE_441 \tower_3.SLICE_441 ( .D1(\tower_3.n445[9] ), 
    .C1(\tower_3.n5866 ), .B1(\tower_3.n5758 ), .A1(\tower_3.counter[9] ), 
    .D0(\tower_3.n458 ), .C0(\tower_3.n5 ), .B0(\tower_3.n460 ), 
    .A0(\tower_3.n457 ), .F0(\tower_3.n5866 ), .F1(\tower_3.n467 ));
  tower_1_SLICE_444 \tower_1.SLICE_444 ( .D1(\tower_1.counter[3] ), 
    .C1(\tower_1.n461 ), .B1(\tower_1.n459 ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.n5846 ), .B0(\tower_1.n445[4] ), .A0(\tower_1.counter[4] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  tower_1_SLICE_446 \tower_1.SLICE_446 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n459 ), .A1(\tower_1.n1912[6] ), .D0(\tower_1.n445[6] ), 
    .C0(\tower_1.n5846 ), .B0(\tower_1.counter[6] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n459 ), .F1(\tower_1.tower1ypos_9__N_73[6] ));
  tower_1_SLICE_448 \tower_1.SLICE_448 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n457 ), .B1(\tower_1.n1912[8] ), .D0(\tower_1.n445[8] ), 
    .C0(\tower_1.n5846 ), .B0(\tower_1.counter[9] ), .A0(\tower_1.counter[8] ), 
    .F0(\tower_1.n457 ), .F1(\tower_1.tower1ypos_9__N_73[8] ));
  tower_1_SLICE_450 \tower_1.SLICE_450 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n460 ), .B1(\tower_1.n1912[5] ), .D0(\tower_1.n445[5] ), 
    .C0(\tower_1.n5846 ), .B0(\tower_1.counter[5] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n460 ), .F1(\tower_1.tower1ypos_9__N_73[5] ));
  tower_1_SLICE_451 \tower_1.SLICE_451 ( .D1(\tower_1.n445[9] ), 
    .C1(\tower_1.n5848 ), .B1(\tower_1.n5846 ), .A1(\tower_1.counter[9] ), 
    .D0(\tower_1.n458 ), .C0(\tower_1.n5 ), .B0(\tower_1.n457 ), 
    .A0(\tower_1.n460 ), .F0(\tower_1.n5848 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_452 \tower_1.SLICE_452 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n1912[4] ), .B1(\tower_1.n461 ), .D0(\tower_1.n1912[3] ), 
    .C0(\tower_1.n467 ), .A0(\tower_1.counter[3] ), 
    .F0(\tower_1.tower1ypos_9__N_73[3] ), .F1(\tower_1.tower1ypos_9__N_73[4] ));
  tower_1_SLICE_454 \tower_1.SLICE_454 ( .D1(n4112), .C1(\tower_1.n8 ), 
    .B1(\tower1xpos[0] ), .A1(gameover), .D0(\tower1xpos[8] ), 
    .C0(\tower1xpos[6] ), .B0(\tower1xpos[1] ), .A0(\tower1xpos[5] ), 
    .F0(\tower_1.n8 ), .F1(\tower_1.tower1xpos_0__N_70 ));
  gamestate_1_SLICE_456 \gamestate_1.SLICE_456 ( .D1(n17), 
    .C1(\gamestate_1.n4_adj_424 ), .B1(n50_adj_689), .D0(n18), 
    .C0(\counter[0] ), .B0(n51_adj_690), .A0(\birdpos[0] ), 
    .F0(\gamestate_1.n4_adj_424 ), .F1(\gamestate_1.n6 ));
  gamestate_1_SLICE_458 \gamestate_1.SLICE_458 ( .D1(n15_adj_671), 
    .C1(\gamestate_1.n8 ), .B1(n48_adj_687), .D0(n16), .C0(\gamestate_1.n6 ), 
    .B0(n49_adj_688), .F0(\gamestate_1.n8 ), .F1(\gamestate_1.n10_c ));
  gamestate_1_SLICE_460 \gamestate_1.SLICE_460 ( .D1(n13_adj_670), 
    .C1(\gamestate_1.n12_c ), .B1(n46_adj_685), .D0(n14), 
    .C0(\gamestate_1.n10_c ), .A0(n47_adj_686), .F0(\gamestate_1.n12_c ), 
    .F1(\gamestate_1.n14_adj_425 ));
  gamestate_1_SLICE_462 \gamestate_1.SLICE_462 ( .D1(n11), 
    .C1(\gamestate_1.n16_adj_427 ), .B1(n44_adj_683), .D0(n12), 
    .C0(\gamestate_1.n14_adj_425 ), .A0(n45_adj_684), 
    .F0(\gamestate_1.n16_adj_427 ), .F1(\gamestate_1.n18_adj_435 ));
  gamestate_1_SLICE_464 \gamestate_1.SLICE_464 ( .D1(\tower1ypos[2] ), 
    .C1(\gamestate_1.n4_adj_428 ), .B1(\birdpos[2] ), .D0(\birdpos[1] ), 
    .C0(\counter[0] ), .B0(\birdpos[0] ), .A0(\tower1ypos[1] ), 
    .F0(\gamestate_1.n4_adj_428 ), .F1(\gamestate_1.n6_adj_429 ));
  gamestate_1_SLICE_466 \gamestate_1.SLICE_466 ( .D1(\birdpos[4] ), 
    .C1(\gamestate_1.n8_adj_430 ), .A1(\tower1ypos[4] ), .D0(\birdpos[3] ), 
    .C0(\gamestate_1.n6_adj_429 ), .A0(\tower1ypos[3] ), 
    .F0(\gamestate_1.n8_adj_430 ), .F1(\gamestate_1.n10_adj_431 ));
  gamestate_1_SLICE_468 \gamestate_1.SLICE_468 ( .D1(\birdpos[6] ), 
    .C1(\gamestate_1.n12_adj_432 ), .A1(\tower1ypos[6] ), .D0(\tower1ypos[5] ), 
    .C0(\gamestate_1.n10_adj_431 ), .A0(\birdpos[5] ), 
    .F0(\gamestate_1.n12_adj_432 ), .F1(\gamestate_1.n14_adj_433 ));
  gamestate_1_SLICE_470 \gamestate_1.SLICE_470 ( .D1(\birdpos[8] ), 
    .C1(\gamestate_1.n16_adj_434 ), .B1(\tower1ypos[8] ), .D0(\tower1ypos[7] ), 
    .C0(\gamestate_1.n14_adj_433 ), .B0(\birdpos[7] ), 
    .F0(\gamestate_1.n16_adj_434 ), .F1(\gamestate_1.n18_adj_437 ));
  gamestate_1_SLICE_472 \gamestate_1.SLICE_472 ( 
    .D1(\gamestate_1.n18_adj_437 ), .C1(\gamestate_1.n34 ), 
    .B1(\tower1ypos[9] ), .A1(\birdpos[9] ), .D0(n10_adj_669), 
    .C0(\gamestate_1.n18_adj_435 ), .B0(n43_adj_682), .F0(\gamestate_1.n34 ), 
    .F1(\gamestate_1.n19 ));
  gamestate_1_SLICE_475 \gamestate_1.SLICE_475 ( .D1(\gamestate_1.n5784 ), 
    .C1(\gamestate_1.n4210 ), .B1(\tower1xpos[4] ), .A1(\tower1xpos[7] ), 
    .D0(\tower1xpos[5] ), .C0(\tower1xpos[6] ), .F0(\gamestate_1.n4210 ), 
    .F1(\gamestate_1.n12169 ));
  gamestate_1_SLICE_476 \gamestate_1.SLICE_476 ( .D0(\tower1xpos[5] ), 
    .C0(\tower1xpos[3] ), .A0(\tower1xpos[4] ), .F0(\gamestate_1.n12_adj_438 ));
  gamestate_1_SLICE_477 \gamestate_1.SLICE_477 ( .D1(\gamestate_1.n4173 ), 
    .C1(\gamestate_1.n11498 ), .B1(\tower1xpos[9] ), .A1(\tower1xpos[8] ), 
    .D0(\gamestate_1.n12_adj_438 ), .C0(\gamestate_1.n12169 ), .B0(n4198), 
    .A0(\gamestate_1.n19 ), .F0(\gamestate_1.n11498 ), 
    .F1(\gamestate_1.n6_adj_473 ));
  gamestate_1_SLICE_478 \gamestate_1.SLICE_478 ( .D1(\tower2xpos[4] ), 
    .C1(\gamestate_1.n12776 ), .B1(\tower2xpos[5] ), .A1(\tower2xpos[6] ), 
    .D0(\tower2xpos[0] ), .C0(\tower2xpos[3] ), .B0(\tower2xpos[1] ), 
    .A0(\tower2xpos[2] ), .F0(\gamestate_1.n12776 ), .F1(\gamestate_1.n12774 ));
  gamestate_1_SLICE_480 \gamestate_1.SLICE_480 ( .D1(\tower3ypos[2] ), 
    .C1(\gamestate_1.n4_adj_439 ), .B1(\birdpos[2] ), 
    .D0(\counter_adj_701[0] ), .C0(\tower3ypos[1] ), .B0(\birdpos[1] ), 
    .A0(\birdpos[0] ), .F0(\gamestate_1.n4_adj_439 ), 
    .F1(\gamestate_1.n6_adj_440 ));
  gamestate_1_SLICE_482 \gamestate_1.SLICE_482 ( .D1(\tower3ypos[4] ), 
    .C1(\gamestate_1.n8_adj_441 ), .A1(\birdpos[4] ), .D0(\tower3ypos[3] ), 
    .C0(\gamestate_1.n6_adj_440 ), .B0(\birdpos[3] ), 
    .F0(\gamestate_1.n8_adj_441 ), .F1(\gamestate_1.n10_adj_442 ));
  gamestate_1_SLICE_484 \gamestate_1.SLICE_484 ( .D1(\tower3ypos[6] ), 
    .C1(\gamestate_1.n12_adj_443 ), .B1(\birdpos[6] ), .D0(\tower3ypos[5] ), 
    .C0(\gamestate_1.n10_adj_442 ), .B0(\birdpos[5] ), 
    .F0(\gamestate_1.n12_adj_443 ), .F1(\gamestate_1.n14_adj_444 ));
  gamestate_1_SLICE_486 \gamestate_1.SLICE_486 ( .D1(\tower3ypos[8] ), 
    .C1(\gamestate_1.n16_adj_445 ), .B1(\birdpos[8] ), .D0(\birdpos[7] ), 
    .C0(\gamestate_1.n14_adj_444 ), .A0(\tower3ypos[7] ), 
    .F0(\gamestate_1.n16_adj_445 ), .F1(\gamestate_1.n18_adj_446 ));
  gamestate_1_SLICE_488 \gamestate_1.SLICE_488 ( .D1(\tower3xpos[6] ), 
    .C1(\gamestate_1.n12771 ), .B1(\tower3xpos[5] ), .A1(\tower3xpos[4] ), 
    .D0(\tower3xpos[0] ), .C0(\tower3xpos[3] ), .B0(\tower3xpos[2] ), 
    .A0(\tower3xpos[1] ), .F0(\gamestate_1.n12771 ), .F1(\gamestate_1.n12769 ));
  gamestate_1_SLICE_490 \gamestate_1.SLICE_490 ( .D1(\tower2ypos[2] ), 
    .C1(\gamestate_1.n4_adj_447 ), .A1(\birdpos[2] ), 
    .D0(\counter_adj_700[0] ), .C0(\birdpos[1] ), .B0(\tower2ypos[1] ), 
    .A0(\birdpos[0] ), .F0(\gamestate_1.n4_adj_447 ), 
    .F1(\gamestate_1.n6_adj_448 ));
  gamestate_1_SLICE_492 \gamestate_1.SLICE_492 ( .D1(\tower2ypos[4] ), 
    .C1(\gamestate_1.n8_adj_449 ), .B1(\birdpos[4] ), .D0(\birdpos[3] ), 
    .C0(\gamestate_1.n6_adj_448 ), .A0(\tower2ypos[3] ), 
    .F0(\gamestate_1.n8_adj_449 ), .F1(\gamestate_1.n10_adj_450 ));
  gamestate_1_SLICE_494 \gamestate_1.SLICE_494 ( .D1(\tower2ypos[6] ), 
    .C1(\gamestate_1.n12_adj_451 ), .B1(\birdpos[6] ), .D0(\tower2ypos[5] ), 
    .C0(\gamestate_1.n10_adj_450 ), .A0(\birdpos[5] ), 
    .F0(\gamestate_1.n12_adj_451 ), .F1(\gamestate_1.n14_adj_452 ));
  gamestate_1_SLICE_496 \gamestate_1.SLICE_496 ( .D1(\birdpos[8] ), 
    .C1(\gamestate_1.n16_adj_453 ), .B1(\tower2ypos[8] ), .D0(\tower2ypos[7] ), 
    .C0(\gamestate_1.n14_adj_452 ), .B0(\birdpos[7] ), 
    .F0(\gamestate_1.n16_adj_453 ), .F1(\gamestate_1.n18_adj_469 ));
  gamestate_1_SLICE_498 \gamestate_1.SLICE_498 ( .D1(n17), 
    .C1(\gamestate_1.n4_adj_456 ), .A1(n50), .D0(\counter_adj_700[0] ), 
    .C0(n18), .B0(n51), .A0(\birdpos[0] ), .F0(\gamestate_1.n4_adj_456 ), 
    .F1(\gamestate_1.n6_adj_458 ));
  gamestate_1_SLICE_500 \gamestate_1.SLICE_500 ( .D1(n15_adj_671), 
    .C1(\gamestate_1.n8_adj_460 ), .B1(n48), .D0(n16), 
    .C0(\gamestate_1.n6_adj_458 ), .A0(n49), .F0(\gamestate_1.n8_adj_460 ), 
    .F1(\gamestate_1.n10_adj_462 ));
  gamestate_1_SLICE_502 \gamestate_1.SLICE_502 ( .D1(n13_adj_670), 
    .C1(\gamestate_1.n12_adj_464 ), .A1(n46), .D0(n14), 
    .C0(\gamestate_1.n10_adj_462 ), .A0(n47), .F0(\gamestate_1.n12_adj_464 ), 
    .F1(\gamestate_1.n14_adj_466 ));
  gamestate_1_SLICE_504 \gamestate_1.SLICE_504 ( .D1(n11), 
    .C1(\gamestate_1.n16_adj_468 ), .B1(n44), .D0(n12), 
    .C0(\gamestate_1.n14_adj_466 ), .A0(n45), .F0(\gamestate_1.n16_adj_468 ), 
    .F1(\gamestate_1.n18_adj_471 ));
  gamestate_1_SLICE_506 \gamestate_1.SLICE_506 ( 
    .D1(\gamestate_1.n18_adj_471 ), .C1(\gamestate_1.n27 ), .B1(n10_adj_669), 
    .A1(n43), .D0(\tower2ypos[9] ), .C0(\gamestate_1.n18_adj_469 ), 
    .B0(\birdpos[9] ), .F0(\gamestate_1.n27 ), .F1(\gamestate_1.n12121 ));
  gamestate_1_SLICE_509 \gamestate_1.SLICE_509 ( .D1(\gamestate_1.n6_adj_473 ), 
    .C1(\gamestate_1.n12131 ), .B1(\tower2xpos[9] ), .A1(\tower2xpos[8] ), 
    .D0(\gamestate_1.n12121 ), .C0(\gamestate_1.n12774 ), .B0(\tower2xpos[7] ), 
    .A0(\gamestate_1.n12119 ), .F0(\gamestate_1.n12131 ), 
    .F1(\gamestate_1.nextstate_N_423 ));
  gamestate_1_SLICE_512 \gamestate_1.SLICE_512 ( .D1(n17), 
    .C1(\gamestate_1.n4_adj_476 ), .A1(n50_adj_680), .D0(\counter_adj_701[0] ), 
    .C0(n18), .B0(n51_adj_681), .A0(\birdpos[0] ), 
    .F0(\gamestate_1.n4_adj_476 ), .F1(\gamestate_1.n6_adj_478 ));
  gamestate_1_SLICE_514 \gamestate_1.SLICE_514 ( .D1(n15_adj_671), 
    .C1(\gamestate_1.n8_adj_480 ), .A1(n48_adj_678), .D0(n16), 
    .C0(\gamestate_1.n6_adj_478 ), .B0(n49_adj_679), 
    .F0(\gamestate_1.n8_adj_480 ), .F1(\gamestate_1.n10_adj_482 ));
  gamestate_1_SLICE_516 \gamestate_1.SLICE_516 ( .D1(n13_adj_670), 
    .C1(\gamestate_1.n12_adj_484 ), .B1(n46_adj_676), .D0(n14), 
    .C0(\gamestate_1.n10_adj_482 ), .A0(n47_adj_677), 
    .F0(\gamestate_1.n12_adj_484 ), .F1(\gamestate_1.n14_adj_486 ));
  gamestate_1_SLICE_518 \gamestate_1.SLICE_518 ( .D1(n11), 
    .C1(\gamestate_1.n16_adj_488 ), .A1(n44_adj_674), .D0(n45_adj_675), 
    .C0(\gamestate_1.n14_adj_486 ), .A0(n12), .F0(\gamestate_1.n16_adj_488 ), 
    .F1(\gamestate_1.n18_adj_491 ));
  gamestate_1_SLICE_520 \gamestate_1.SLICE_520 ( 
    .D1(\gamestate_1.n18_adj_491 ), .C1(\gamestate_1.n27_adj_489 ), 
    .B1(n10_adj_669), .A1(n43_adj_673), .D0(\birdpos[9] ), 
    .C0(\gamestate_1.n18_adj_446 ), .B0(\tower3ypos[9] ), 
    .F0(\gamestate_1.n27_adj_489 ), .F1(\gamestate_1.n12117 ));
  gamestate_1_SLICE_523 \gamestate_1.SLICE_523 ( .D1(\tower3xpos[8] ), 
    .C1(\gamestate_1.n12129 ), .B1(\birdpos[9] ), .A1(\tower3xpos[9] ), 
    .D0(\gamestate_1.n12117 ), .C0(\gamestate_1.n12769 ), .B0(\tower3xpos[7] ), 
    .A0(\gamestate_1.n12115 ), .F0(\gamestate_1.n12129 ), 
    .F1(\gamestate_1.nextstate_N_422 ));
  pattern_gen_1_SLICE_524 \pattern_gen_1.SLICE_524 ( 
    .D0(\pattern_gen_1.rgb_c_0_N_385 ), .C0(\pattern_gen_1.rgb_c_0_N_383 ), 
    .B0(rgb_c_0_N_384), .A0(valid), .F0(rgb_c_0));
  vga_1_SLICE_526 \vga_1.SLICE_526 ( .D1(\vga_1.n17 ), .C1(\row[9] ), 
    .B1(\row[8] ), .A1(\row[7] ), .D0(\row[7] ), .C0(\row[8] ), .B0(\row[9] ), 
    .A0(\column[9] ), .F0(\vga_1.valid_N_419 ), .F1(\vga_1.HSYNC_c_N_372 ));
  vga_1_SLICE_529 \vga_1.SLICE_529 ( .DI1(\vga_1.VSYNC_c_N_373 ), .D1(n11482), 
    .C1(\vga_1.n11502 ), .B1(\vga_1.n11504 ), .A1(\column[9] ), 
    .D0(\column[0] ), .C0(\column[2] ), .B0(\column[5] ), .A0(\column[1] ), 
    .CLK(vga_clk), .Q1(VSYNC_c), .F0(\vga_1.n11502 ), 
    .F1(\vga_1.VSYNC_c_N_373 ));
  nes_1_SLICE_530 \nes_1.SLICE_530 ( .D0(\nes_1.counter[8] ), 
    .C0(\nes_1.NEScount[3] ), .B0(\nes_1.nes_clk_c_N_387 ), .F0(nes_clk_c));
  nes_1_SLICE_531 \nes_1.SLICE_531 ( .D1(leds_c_0), .C1(nes_latch_c), 
    .A1(\nes_1.shiftReg[0] ), .D0(leds_c_6), .C0(\nes_1.shiftReg[6] ), 
    .B0(nes_latch_c), .F0(leds_c_6), .F1(leds_c_0));
  tower_2_SLICE_537 \tower_2.SLICE_537 ( .C1(\tower2xpos[8] ), 
    .A1(\tower2xpos[6] ), .D0(\tower2xpos[8] ), .C0(\tower2xpos[1] ), 
    .B0(\tower2xpos[6] ), .F0(\tower_2.n6_adj_499 ), .F1(n4174));
  SLICE_544 SLICE_544( .F0(VCC_net));
  vga_1_SLICE_547 \vga_1.SLICE_547 ( .D1(\row[6] ), .C0(\row[1] ), 
    .F0(n10_adj_672), .F1(n13));
  vga_1_SLICE_548 \vga_1.SLICE_548 ( .D0(\row[7] ), .F0(n15));
  pattern_gen_1_SLICE_550 \pattern_gen_1.SLICE_550 ( .D0(\row[0] ), 
    .F0(\pattern_gen_1.n1[0] ));
  pattern_gen_1_SLICE_551 \pattern_gen_1.SLICE_551 ( .D0(\row[3] ), 
    .F0(\pattern_gen_1.n1[3] ));
  pattern_gen_1_SLICE_552 \pattern_gen_1.SLICE_552 ( .C1(\row[8] ), 
    .D0(\row[2] ), .F0(\pattern_gen_1.n1[2] ), .F1(\pattern_gen_1.n1[8] ));
  pattern_gen_1_SLICE_557 \pattern_gen_1.SLICE_557 ( .D0(rgb_c_2_N_378), 
    .C0(rgb_c_2_N_379), .B0(valid), .A0(gameover), .F0(rgb_c_2));
  pattern_gen_1_SLICE_558 \pattern_gen_1.SLICE_558 ( .DI1(\vga_1.valid_N_418 ), 
    .D1(\column[6] ), .C1(\column[5] ), .B1(\column[7] ), .A1(\column[8] ), 
    .D0(\column[8] ), .C0(\column[6] ), .A0(\column[7] ), 
    .LSR(\vga_1.valid_N_419 ), .CLK(vga_clk), .Q1(valid), .F0(n11482), 
    .F1(\vga_1.valid_N_418 ));
  pattern_gen_1_SLICE_560 \pattern_gen_1.SLICE_560 ( .D0(\column[9] ), 
    .C0(\pattern_gen_1.n18_adj_647 ), .A0(n10_adj_669), 
    .F0(\pattern_gen_1.n52_adj_651 ));
  pattern_gen_1_SLICE_561 \pattern_gen_1.SLICE_561 ( 
    .D0(\pattern_gen_1.n18_adj_650 ), .C0(\pattern_gen_1.n18_adj_649 ), 
    .B0(\column[9] ), .A0(\birdpos[9] ), .F0(\pattern_gen_1.n5_adj_652 ));
  tower_2_SLICE_562 \tower_2.SLICE_562 ( .D0(\tower_2.startcount_1__N_335 ), 
    .C0(\tower_2.n5812 ), .B0(gameover), .F0(\tower_2.tower2xpos_0__N_136 ));
  nes_1_SLICE_564 \nes_1.SLICE_564 ( .D1(nes_latch_c), .C1(leds_c_2), 
    .B1(\nes_1.shiftReg[2] ), .D0(leds_c_1), .C0(nes_latch_c), 
    .B0(\nes_1.shiftReg[1] ), .F0(leds_c_1), .F1(leds_c_2));
  nes_1_SLICE_566 \nes_1.SLICE_566 ( .D1(leds_c_5), .C1(\nes_1.shiftReg[5] ), 
    .B1(nes_latch_c), .D0(leds_c_3), .C0(\nes_1.shiftReg[3] ), 
    .A0(nes_latch_c), .F0(leds_c_3), .F1(leds_c_5));
  tower_3_SLICE_568 \tower_3.SLICE_568 ( .D0(\tower_3.startcount_2__N_360 ), 
    .C0(\tower_3.n5850 ), .B0(gameover), .F0(\tower_3.tower3xpos_0__N_202 ));
  gravity_1_mult_661 \gravity_1.mult_661 ( .A15(\gravity_1.velocity[15] ), 
    .A14(\gravity_1.velocity[14] ), .A13(\gravity_1.velocity[13] ), 
    .A12(\gravity_1.velocity[12] ), .A11(\gravity_1.velocity[11] ), 
    .A10(\gravity_1.velocity[10] ), .A9(\gravity_1.velocity[9] ), 
    .A8(\gravity_1.velocity[8] ), .A7(\gravity_1.velocity[7] ), 
    .A6(\gravity_1.velocity[6] ), .A5(\gravity_1.velocity[5] ), .B4(VCC_net), 
    .B3(VCC_net), .B0(VCC_net), .O20(\gravity_1.dt_21__N_281[21] ), 
    .O19(\gravity_1.dt_21__N_281[20] ), .O18(\gravity_1.dt_21__N_281[19] ), 
    .O17(\gravity_1.dt_21__N_281[18] ), .O16(\gravity_1.dt_21__N_281[17] ), 
    .O15(\gravity_1.dt_21__N_281[16] ), .O14(\gravity_1.dt_21__N_281[15] ), 
    .O13(\gravity_1.dt_21__N_281[14] ), .O12(\gravity_1.dt_21__N_281[13] ), 
    .O11(\gravity_1.dt_21__N_281[12] ), .O10(\gravity_1.dt_21__N_281[11] ), 
    .O9(\gravity_1.dt_21__N_281[10] ), .O8(\gravity_1.dt_21__N_281[9] ), 
    .O7(\gravity_1.dt_21__N_281[8] ), .O6(\gravity_1.dt_21__N_281[7] ), 
    .O5(\gravity_1.dt_21__N_281[6] ), .O4(\gravity_1.dt_21__N_281[5] ), 
    .O3(\gravity_1.dt_21__N_281[4] ), .O2(\gravity_1.dt_21__N_281[3] ), 
    .O1(\gravity_1.dt_21__N_281[2] ), .O0(\gravity_1.dt_21__N_281[1] ));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_372 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  nes_1_osc \nes_1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\nes_1.clk ));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  scoreout_0_ \scoreout[0]_I ( .PADDO(scoreout_c_0), .scoreout0(scoreout[0]));
  scoreout_1_ \scoreout[1]_I ( .PADDO(scoreout_c_1), .scoreout1(scoreout[1]));
  scoreout_2_ \scoreout[2]_I ( .PADDO(scoreout_c_2), .scoreout2(scoreout[2]));
  scoreout_3_ \scoreout[3]_I ( .PADDO(scoreout_c_3), .scoreout3(scoreout[3]));
  scoreout_4_ \scoreout[4]_I ( .PADDO(scoreout_c_4), .scoreout4(scoreout[4]));
  scoreout_5_ \scoreout[5]_I ( .PADDO(scoreout_c_5), .scoreout5(scoreout[5]));
  scoreout_6_ \scoreout[6]_I ( .PADDO(scoreout_c_6), .scoreout6(scoreout[6]));
  scoreout_7_ \scoreout[7]_I ( .PADDO(scoreout_c_7), .scoreout7(scoreout[7]));
  scoreout_8_ \scoreout[8]_I ( .PADDO(scoreout_c_8), .scoreout8(scoreout[8]));
  scoreout_9_ \scoreout[9]_I ( .PADDO(scoreout_c_9), .scoreout9(scoreout[9]));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  leds_7_ \leds[7]_I ( .PADDO(leds_c_7), .leds7(leds[7]));
  nes_clk nes_clk_I( .PADDO(nes_clk_c), .nes_clk(nes_clk));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_1), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
endmodule

module gravity_1_SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_55 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gravity_1_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_59 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/birdpos_9__I_57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module gravity_1_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_63 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_61 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_348_383__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_348_383__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_348_383__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_348_383__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_5 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_348_383__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_348_383__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_348_383__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_348_383__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_7 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_348_383__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_348_383__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_47 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_9 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_771_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_348_383__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_10 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_771_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/birdpos_9__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/birdpos_9__I_49 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_11 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_345_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_12 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_345_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_13 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_345_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_14 ( input DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_345_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_15 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_345_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_72 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_71 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_16 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_345_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_73 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_347_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_347_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_347_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_21 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_25 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_26 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_347_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_347_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_347_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_343_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_30 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_344_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_31 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_344_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_32 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_344_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_343_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_34 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_344_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_343_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_36 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_344_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_37 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_342_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_686_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_686_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_686_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_686_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_42 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_342_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_43 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_342_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_44 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_686_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_45 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_342_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_339_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_687_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_687_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_49 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_342_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_339_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_687_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_52 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_339_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_343_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_54 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_343_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_339_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_687_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_57 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_687_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_341_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_341_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_60 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_341_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_341_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_62 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_341_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_688_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_688_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_688_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_66 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_339_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_688_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_68 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_340_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_69 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_688_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_70 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_340_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_71 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_340_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_72 ( input D1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_81_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_73 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_340_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_74 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_340_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_75 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_81_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_76 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_81_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_81_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_78 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_81_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_79 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_81_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_80 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_338_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_338_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_338_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_83 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_338_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_84 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_338_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_85 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_2/xpos_350_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_86 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_350_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_29 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_87 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_350_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_31 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_350_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2xpos_9__I_33 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_2/tower2xpos_9__I_32 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_89 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_350_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_34 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_90 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_2/xpos_350_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_36 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_91 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_351_352_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/startcount_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_92 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_2/counter_i9_667_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/counter_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_93 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_351_352_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/startcount_5__I_113 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_2/startcount_5__I_112 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_94 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_667_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/counter_9__I_104 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/counter_9__I_103 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_95 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_96 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_667_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/counter_9__I_106 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/counter_9__I_105 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_97 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_98 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_667_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/counter_9__I_108 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/counter_9__I_107 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_100 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_351_352_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/startcount_5__I_115 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_2/startcount_5__I_114 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_101 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_102 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_667_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/counter_9__I_110 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/counter_9__I_109 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_103 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_2/tower2ypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_104 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_351_352_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/startcount_351_352__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_105 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_2/counter_i9_667_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/counter_9__I_111 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_2_SLICE_106 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_2/add_810_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_107 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/add_810_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_108 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/add_810_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_109 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_2/add_810_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_110 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_2/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_111 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_112 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_113 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_2/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_114 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_356_389__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_356_389__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_115 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_356_389__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_356_389__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_116 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_356_389__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_356_389__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_117 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_1/counter_356_389_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_356_389__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nes_1_SLICE_118 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_130 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_129 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_119 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_132 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_131 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_120 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_134 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_133 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_121 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_136 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_135 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_122 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_356_389_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_356_389__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module score_1_SLICE_123 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_358_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_139 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_138 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_124 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_358_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_141 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_140 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_125 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_358_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_143 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_142 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_126 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_358_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_145 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_144 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_127 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_358_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \score_1/scoreout_c_9_I_146 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_128 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_358_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_129 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_130 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_131 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_3/tower3ypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_132 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_354_355_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/startcount_6__I_125 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_3/startcount_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_133 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_134 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_3/xpos_353_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_135 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_354_355_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/startcount_6__I_127 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_3/startcount_6__I_126 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_136 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_353_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_37 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_137 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_353_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_39 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_138 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_353_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/tower3xpos_9__I_42 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_3/tower3xpos_9__I_41 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_139 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_353_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_43 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_140 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_3/xpos_353_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_45 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_141 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_3/counter_i9_666_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_142 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_666_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_117 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_116 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_143 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_354_355_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/startcount_354_355__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_3/startcount_6__I_128 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_144 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_3/add_822_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_145 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/add_822_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_146 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/add_822_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_147 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_666_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_119 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_118 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_148 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_666_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_121 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_120 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_149 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_3/add_822_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_150 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_666_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_123 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_122 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_151 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_152 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_3/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_153 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_154 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_155 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_354_355_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/startcount_354_355__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_156 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_3/counter_i9_666_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_124 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_3_SLICE_157 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_3/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_158 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_665_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_159 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_665_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_95 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_94 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_160 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_794_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_161 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_665_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_97 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_96 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_162 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_794_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_163 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_665_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_99 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_98 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_164 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_794_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_165 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_794_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_166 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_665_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_101 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_100 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_167 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/xpos_349_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_168 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_665_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_102 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_1_SLICE_169 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_349_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_170 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_349_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_171 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_349_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/tower1xpos_9__I_24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/tower1xpos_9__I_23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_172 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_349_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_173 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/xpos_349_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_27 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_174 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_175 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_176 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_177 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_178 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/tower1ypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_179 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_180 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_181 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_182 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_183 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 SLICE_183_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/gameover_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_184 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_184_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_92 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_93 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_185 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 \gravity_1/i3926_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_186 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \gravity_1/i4057_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \gravity_1/i4060_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_66 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_65 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_188 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \gravity_1/i4053_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \gravity_1/i4056_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_68 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_67 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_190 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \gravity_1/i4050_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \gravity_1/i3965_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_70 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_69 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_193 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \gravity_1.SLICE_193_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_193_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_90 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_91 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_195 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_195_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_88 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_89 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_197 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_197_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_197_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_86 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_87 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_199 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_199_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_199_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_84 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_85 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_201 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \gravity_1.SLICE_201_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_201_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_82 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_83 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_203 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \gravity_1.SLICE_203_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_203_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_80 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_81 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_205 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_205_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_205_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_78 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_79 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_207 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_207_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_207_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_76 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_77 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_209 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \gravity_1.SLICE_209_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_209_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/dt_21__I_74 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_75 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_211 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \gravity_1.SLICE_211_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/dt_21__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_212 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40009 \gravity_1/i16_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/was_jump_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_215 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \nes_1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_0__I_137 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_216 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_1.SLICE_216_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_216_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_218 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_1.SLICE_218_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_218_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_220 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_1.SLICE_220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_224 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40011 \gravity_1/i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_225 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \nes_1/leds_c_7_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \nes_1/NEScount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_226 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40014 \pattern_gen_1/i40_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \pattern_gen_1/LessThan_38_i20_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_228 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40014 \pattern_gen_1/i55_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pattern_gen_1/LessThan_53_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_230 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40017 \pattern_gen_1/i70_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pattern_gen_1/LessThan_68_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_232 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_2/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \tower_2/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_233 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40020 \tower_2/i3_4_lut_adj_163 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \tower_2/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_234 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_3/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \tower_3/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_235 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40022 \tower_3/i3_4_lut_adj_160 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \tower_3/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_236 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \tower_1/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_237 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40026 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \tower_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_238 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40027 \gravity_1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \gravity_1/i1_rep_24_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40028 \gamestate_1/i1_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \gamestate_1/i1_4_lut_adj_151 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \gravity_1/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \gravity_1/i562_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_242 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \gravity_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \gamestate_1/i583_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40034 \gravity_1/i585_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_246 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \gravity_1/i3902_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \gravity_1/i3_3_lut_adj_177 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_248 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40038 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_249 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \vga_1/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \vga_1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \vga_1/i9549_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \vga_1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_251 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40023 \pattern_gen_1/i430_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \vga_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \vga_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_254 ( input D1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_52_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \vga_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_256 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \vga_1/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \vga_1/i417_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_258 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40047 \vga_1/i9490_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \vga_1/i1_2_lut_adj_172 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40049 \vga_1/i10006_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \vga_1/i10012_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_260 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40035 \vga_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \vga_1/i1_4_lut_adj_174 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \vga_1/i1_4_lut_adj_173 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \vga_1/i5_4_lut_adj_176 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \vga_1/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x32FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_265 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_52_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \pattern_gen_1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_266 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40056 \gamestate_1/nextstate_I_147 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \vga_1/i4_4_lut_adj_175 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gamestate_1/nextstate_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40058 \pattern_gen_1/rgb_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 i1_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40059 \pattern_gen_1/i1_4_lut_adj_171 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \pattern_gen_1/i4149_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_270 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_53_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_53_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_272 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_53_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_53_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_274 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_53_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_53_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_276 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_53_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_53_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40065 \pattern_gen_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \pattern_gen_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_279 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40067 \tower_1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \pattern_gen_1/i1_2_lut_adj_167 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_280 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_26_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_1/LessThan_26_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_282 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_26_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_26_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_284 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_26_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_26_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_286 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_26_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_26_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40070 \gamestate_1/i9502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \pattern_gen_1/i2_4_lut_adj_164 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_289 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40072 \tower_2/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \pattern_gen_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_290 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_41_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_1/LessThan_41_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_292 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \pattern_gen_1/LessThan_41_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_41_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_294 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_41_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_41_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_296 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_41_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_41_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_298 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_68_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_68_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_300 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_68_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_68_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_302 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_68_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_68_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_304 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \pattern_gen_1/LessThan_68_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_68_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40075 \gamestate_1/i9498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \pattern_gen_1/i2_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_307 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40076 \tower_3/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \tower_3/i1_2_lut_adj_158 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_308 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40074 \pattern_gen_1/LessThan_56_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \pattern_gen_1/LessThan_56_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_310 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_56_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_56_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_312 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_56_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_56_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_314 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_56_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_56_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_316 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_36_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_1/LessThan_36_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_318 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_36_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_36_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_320 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_36_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_36_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_322 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_38_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_38_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_324 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_38_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_38_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_326 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_38_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_38_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_328 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_38_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_38_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_330 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \pattern_gen_1/LessThan_36_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_36_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_332 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_51_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_1/LessThan_51_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_334 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \pattern_gen_1/LessThan_51_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_51_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_336 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \pattern_gen_1/LessThan_51_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_51_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_338 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \pattern_gen_1/LessThan_51_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \pattern_gen_1/LessThan_51_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_341 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40023 \gamestate_1/i1_2_lut_adj_150 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_342 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_52_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_26_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_343 ( input D0, C0, B0, A0, output F0 );

  lut40079 \pattern_gen_1/i2_4_lut_adj_166 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x20A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_344 ( input D0, C0, B0, A0, output F0 );

  lut40080 \pattern_gen_1/i3978_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_345 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40081 \gamestate_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \gamestate_1/i1_2_lut_adj_149 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_346 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40082 \pattern_gen_1/i216_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \pattern_gen_1/LessThan_41_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_348 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40083 \pattern_gen_1/LessThan_66_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_1/LessThan_66_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_350 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \pattern_gen_1/LessThan_66_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_66_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_352 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_66_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_66_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_354 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_66_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_66_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_356 ( input D0, C0, B0, A0, output F0 );

  lut40080 \pattern_gen_1/i9508_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_357 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40033 \gamestate_1/i1_2_lut_adj_148 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40082 \pattern_gen_1/i4081_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pattern_gen_1/LessThan_56_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_360 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40084 \pattern_gen_1/i556_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \pattern_gen_1/i584_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40085 \pattern_gen_1/rgb_c_5_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \pattern_gen_1/i464_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_364 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40087 \pattern_gen_1/rgb_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \pattern_gen_1/i3997_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_366 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40089 \pattern_gen_1/i2_4_lut_adj_168 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40023 \pattern_gen_1/i1_2_lut_adj_169 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_368 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_19_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \pattern_gen_1/LessThan_19_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x7310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_370 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_19_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_19_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_372 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \pattern_gen_1/LessThan_19_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/LessThan_19_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_374 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \pattern_gen_1/LessThan_19_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_19_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40091 \pattern_gen_1/i4143_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \pattern_gen_1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_378 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_21_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \pattern_gen_1/LessThan_21_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_380 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_21_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_21_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_382 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_21_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \pattern_gen_1/LessThan_21_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_384 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \pattern_gen_1/LessThan_21_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/LessThan_21_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40094 \pattern_gen_1/i454_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \pattern_gen_1/i450_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_388 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \tower_2/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \tower_2/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 \tower_2/i4105_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \tower_2/i4101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_390 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \tower_2/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \tower_2/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_392 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \tower_2/mod_3_i337_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \tower_2/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_394 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \tower_2/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \tower_2/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_396 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \tower_2/i2763_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \tower_2/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_399 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \tower_2/i10419_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \score_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_400 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \tower_2/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \tower_2/mod_3_i342_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_402 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40108 \tower_2/i10407_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \tower_2/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x15FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_404 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 LessThan_238_i10_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 LessThan_238_i8_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 LessThan_238_i14_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 LessThan_238_i12_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_408 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 LessThan_238_i18_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 LessThan_238_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_410 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \nes_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \nes_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_413 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40112 \nes_1/leds_c_4_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40113 \score_1/i2754_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \score_1/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_415 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \score_1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \tower_1/i10404_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_417 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40117 \tower_3/i10413_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_418 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \score_1/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \score_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \score_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \score_1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_422 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40081 \score_1/i3_4_lut_adj_161 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \score_1/equal_6_i12_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module score_1_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \gamestate_1/i4109_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \score_1/i2_4_lut_adj_162 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_427 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40124 \tower_3/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \tower_3/i1_2_lut_adj_159 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_428 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 \tower_3/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \tower_3/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_430 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \tower_3/mod_3_i339_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \tower_3/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_432 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \tower_3/mod_3_i340_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \tower_3/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_434 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \tower_3/mod_3_i338_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \tower_3/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_436 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40129 \tower_3/i2768_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_437 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \tower_3/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \tower_3/i1_2_lut_adj_157 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_438 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40131 \tower_3/i10425_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \tower_3/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x3777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_440 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40132 \tower_3/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \tower_3/mod_3_i342_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 \tower_3/i4195_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \tower_3/i4191_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_444 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \tower_1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_446 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \tower_1/mod_3_i339_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_448 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \tower_1/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_450 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \tower_1/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 \tower_1/i4179_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \tower_1/i4173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_452 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \tower_1/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \tower_1/mod_3_i342_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \tower_1/i197_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \tower_1/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_456 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_11_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \gamestate_1/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_458 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_11_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \gamestate_1/LessThan_11_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_460 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_11_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_11_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_462 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_11_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_11_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_464 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_12_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_12_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_466 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \gamestate_1/LessThan_12_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \gamestate_1/LessThan_12_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_468 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \gamestate_1/LessThan_12_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_12_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_470 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_12_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \gamestate_1/LessThan_12_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \gamestate_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \gamestate_1/i40_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_475 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40143 \gamestate_1/i9551_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \gamestate_1/i1_2_lut_adj_156 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_476 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40144 \gamestate_1/i550_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40145 \gamestate_1/i1_4_lut_adj_154 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \gamestate_1/i1_4_lut_adj_152 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \gamestate_1/i10002_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \gamestate_1/i9990_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_480 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_34_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \gamestate_1/LessThan_34_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x7130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_482 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_34_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \gamestate_1/LessThan_34_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_484 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_34_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \gamestate_1/LessThan_34_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_486 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_34_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \gamestate_1/LessThan_34_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \gamestate_1/i9996_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \gamestate_1/i10000_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_490 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_23_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \gamestate_1/LessThan_23_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_492 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_23_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \gamestate_1/LessThan_23_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_494 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_23_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_23_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_496 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_23_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \gamestate_1/LessThan_23_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_498 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_22_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \gamestate_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_500 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_22_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_22_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_502 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_22_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_22_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_504 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_22_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_22_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \gamestate_1/i9504_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \gamestate_1/i32_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \gamestate_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \gamestate_1/i9514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xD1FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_512 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_33_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \gamestate_1/LessThan_33_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_514 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_33_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \gamestate_1/LessThan_33_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_516 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_33_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \gamestate_1/LessThan_33_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_518 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40073 \gamestate_1/LessThan_33_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \gamestate_1/LessThan_33_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \gamestate_1/i9500_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \gamestate_1/i32_3_lut_adj_155 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_523 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40155 \gamestate_1/i10009_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \gamestate_1/i9512_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_524 ( input D0, C0, B0, A0, output F0 );

  lut40156 \pattern_gen_1/rgb_c_0_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x888A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_526 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40157 \vga_1/i10401_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \vga_1/i2234_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_529 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40159 \vga_1/i10428_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \vga_1/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x0840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_530 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40161 \nes_1/nes_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_531 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 \nes_1/leds_c_0_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \nes_1/leds_c_6_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_537 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \gamestate_1/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \tower_2/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_544 ( output F0 );
  wire   GNDI;

  lut40165 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_547 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40010 \vga_1/i403_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \vga_1/i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_548 ( input D0, output F0 );
  wire   GNDI;

  lut40167 \vga_1/i402_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_550 ( input D0, output F0 );
  wire   GNDI;

  lut40167 \pattern_gen_1/sub_52_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_551 ( input D0, output F0 );
  wire   GNDI;

  lut40167 \pattern_gen_1/sub_52_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_552 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40168 \pattern_gen_1/sub_52_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \pattern_gen_1/sub_52_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_557 ( input D0, C0, B0, A0, output F0 );

  lut40169 \pattern_gen_1/rgb_c_2_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_558 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40170 \vga_1.i10422_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \pattern_gen_1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/valid_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_560 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40016 \pattern_gen_1/LessThan_21_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_561 ( input D0, C0, B0, A0, output F0 );

  lut40172 \pattern_gen_1/i1_4_lut_adj_170 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_562 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40173 \tower_2/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_564 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \nes_1/leds_c_2_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \nes_1/leds_c_1_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_566 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \nes_1/leds_c_5_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \nes_1/leds_c_3_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_568 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40173 \tower_3/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_mult_661 ( input A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, 
    A5, B4, B3, B0, output O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, 
    O10, O9, O8, O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \gravity_1/mult_661 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), .A12(A12), 
    .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), .A5(A5), 
    .A4(GNDI), .A3(GNDI), .A2(GNDI), .A1(GNDI), .A0(GNDI), .B15(GNDI), 
    .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), 
    .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(B4), .B3(B3), .B2(GNDI), 
    .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), 
    .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), 
    .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), 
    .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), 
    .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), .OLOADTOP(GNDI), 
    .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), 
    .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), 
    .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), .O24(), .O23(), .O22(), 
    .O21(), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), .O15(O15), 
    .O14(O14), .O13(O13), .O12(O12), .O11(O11), .O10(O10), .O9(O9), .O8(O8), 
    .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), 
    .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A13 => O13) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A12 => O13) = (0:0:0,0:0:0);
    (A12 => O12) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A11 => O13) = (0:0:0,0:0:0);
    (A11 => O12) = (0:0:0,0:0:0);
    (A11 => O11) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A10 => O13) = (0:0:0,0:0:0);
    (A10 => O12) = (0:0:0,0:0:0);
    (A10 => O11) = (0:0:0,0:0:0);
    (A10 => O10) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A9 => O13) = (0:0:0,0:0:0);
    (A9 => O12) = (0:0:0,0:0:0);
    (A9 => O11) = (0:0:0,0:0:0);
    (A9 => O10) = (0:0:0,0:0:0);
    (A9 => O9) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A8 => O13) = (0:0:0,0:0:0);
    (A8 => O12) = (0:0:0,0:0:0);
    (A8 => O11) = (0:0:0,0:0:0);
    (A8 => O10) = (0:0:0,0:0:0);
    (A8 => O9) = (0:0:0,0:0:0);
    (A8 => O8) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A7 => O13) = (0:0:0,0:0:0);
    (A7 => O12) = (0:0:0,0:0:0);
    (A7 => O11) = (0:0:0,0:0:0);
    (A7 => O10) = (0:0:0,0:0:0);
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B4 => O13) = (0:0:0,0:0:0);
    (B4 => O12) = (0:0:0,0:0:0);
    (B4 => O11) = (0:0:0,0:0:0);
    (B4 => O10) = (0:0:0,0:0:0);
    (B4 => O9) = (0:0:0,0:0:0);
    (B4 => O8) = (0:0:0,0:0:0);
    (B4 => O7) = (0:0:0,0:0:0);
    (B4 => O6) = (0:0:0,0:0:0);
    (B4 => O5) = (0:0:0,0:0:0);
    (B4 => O4) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b1";
  defparam INST10.B_SIGNED = "0b1";
endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nes_1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nes_1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_0_ ( input PADDO, output scoreout0 );
  wire   VCCI;

  BB_B_B \scoreout_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_1_ ( input PADDO, output scoreout1 );
  wire   VCCI;

  BB_B_B \scoreout_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_2_ ( input PADDO, output scoreout2 );
  wire   VCCI;

  BB_B_B \scoreout_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_3_ ( input PADDO, output scoreout3 );
  wire   VCCI;

  BB_B_B \scoreout_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_4_ ( input PADDO, output scoreout4 );
  wire   VCCI;

  BB_B_B \scoreout_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_5_ ( input PADDO, output scoreout5 );
  wire   VCCI;

  BB_B_B \scoreout_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_6_ ( input PADDO, output scoreout6 );
  wire   VCCI;

  BB_B_B \scoreout_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_7_ ( input PADDO, output scoreout7 );
  wire   VCCI;

  BB_B_B \scoreout_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_8_ ( input PADDO, output scoreout8 );
  wire   VCCI;

  BB_B_B \scoreout_pad[8].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout8));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout8) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_9_ ( input PADDO, output scoreout9 );
  wire   VCCI;

  BB_B_B \scoreout_pad[9].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout9));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout9) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_0_ ( input PADDO, output leds0 );
  wire   VCCI;

  BB_B_B \leds_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_1_ ( input PADDO, output leds1 );
  wire   VCCI;

  BB_B_B \leds_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );
  wire   VCCI;

  BB_B_B \leds_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );
  wire   VCCI;

  BB_B_B \leds_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );
  wire   VCCI;

  BB_B_B \leds_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );
  wire   VCCI;

  BB_B_B \leds_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );
  wire   VCCI;

  BB_B_B \leds_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_7_ ( input PADDO, output leds7 );
  wire   VCCI;

  BB_B_B \leds_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds7) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clk ( input PADDO, output nes_clk );
  wire   VCCI;

  BB_B_B \nes_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule
