Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@vm05.cs.lth.se'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx16' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/temp/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_hwa_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_fsl_hwa_1:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_hwa_1_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fsl_hwa_1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   fsl_hwa_1_to_microblaze_0_FSL_S_Clk - floating connection -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_fsl_hwa_1_FSL_M_Clk - floating connection -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: fsl_s_clk, CONNECTOR:
   microblaze_0_to_fsl_hwa_1_FSL_S_Clk - floating connection -
   C:\temp\Astroid_EDK\pcores\fsl_hwa_v1_00_c\data\fsl_hwa_v2_1_0.mpd line 23 
WARNING:EDK:4181 - PORT: fsl_m_clk, CONNECTOR:
   fsl_hwa_1_to_microblaze_0_FSL_M_Clk - floating connection -
   C:\temp\Astroid_EDK\pcores\fsl_hwa_v1_00_c\data\fsl_hwa_v2_1_0.mpd line 30 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_hwa_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_fsl_hwa_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: The fsl_hwa_1_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/fsl_hwa_1_to_microblaze_0_wrapper/fsl_hwa_1_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_fsl_hwa_1 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_fsl_hwa_1_wrapper/microblaze_0_to_fsl_hwa_1_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\Astroid_EDK\system.mhs line 69 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\Astroid_EDK\system.mhs line 115 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - C:\temp\Astroid_EDK\system.mhs line 23 - Running XST
synthesis
INSTANCE:microblaze_0_ilmb - C:\temp\Astroid_EDK\system.mhs line 37 - Running
XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl - C:\temp\Astroid_EDK\system.mhs line 44 -
Running XST synthesis
INSTANCE:microblaze_0_dlmb - C:\temp\Astroid_EDK\system.mhs line 53 - Running
XST synthesis
INSTANCE:microblaze_0_d_bram_ctrl - C:\temp\Astroid_EDK\system.mhs line 60 -
Running XST synthesis
INSTANCE:microblaze_0_bram_block - C:\temp\Astroid_EDK\system.mhs line 69 -
Running XST synthesis
INSTANCE:microblaze_0 - C:\temp\Astroid_EDK\system.mhs line 76 - Running XST
synthesis
INSTANCE:debug_module - C:\temp\Astroid_EDK\system.mhs line 102 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\temp\Astroid_EDK\system.mhs line 115 - Running
XST synthesis
INSTANCE:axi_timer_0 - C:\temp\Astroid_EDK\system.mhs line 127 - Running XST
synthesis
INSTANCE:axi4lite_0 - C:\temp\Astroid_EDK\system.mhs line 138 - Running XST
synthesis
INSTANCE:rs232_uart_1 - C:\temp\Astroid_EDK\system.mhs line 146 - Running XST
synthesis
INSTANCE:push_buttons_4bits - C:\temp\Astroid_EDK\system.mhs line 161 - Running
XST synthesis
INSTANCE:leds_8bits - C:\temp\Astroid_EDK\system.mhs line 175 - Running XST
synthesis
INSTANCE:dip_switches_8bits - C:\temp\Astroid_EDK\system.mhs line 189 - Running
XST synthesis
INSTANCE:fsl_hwa_1_to_microblaze_0 - C:\temp\Astroid_EDK\system.mhs line 203 -
Running XST synthesis
INSTANCE:fsl_hwa_1 - C:\temp\Astroid_EDK\system.mhs line 211 - Running XST
synthesis
INSTANCE:microblaze_0_to_fsl_hwa_1 - C:\temp\Astroid_EDK\system.mhs line 219 -
Running XST synthesis

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\Astroid_EDK\system.mhs line 37 - Running NGCBUILD
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\Astroid_EDK\system.mhs line 53 - Running NGCBUILD
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\Astroid_EDK\system.mhs line 76 - Running NGCBUILD
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\Astroid_EDK\system.mhs line 115 - Running NGCBUILD
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\Astroid_EDK\system.mhs line 138 - Running NGCBUILD
IPNAME:system_fsl_hwa_1_to_microblaze_0_wrapper
INSTANCE:fsl_hwa_1_to_microblaze_0 - C:\temp\Astroid_EDK\system.mhs line 203 -
Running NGCBUILD
IPNAME:system_microblaze_0_to_fsl_hwa_1_wrapper
INSTANCE:microblaze_0_to_fsl_hwa_1 - C:\temp\Astroid_EDK\system.mhs line 219 -
Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 178.00 seconds
