Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Dec 12 09:44:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd
    Info (12022): Found design unit 1: adderSubtractor-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd Line: 31
    Info (12023): Found entity 1: adderSubtractor File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/andg2.vhd Line: 23
    Info (12023): Found entity 1: andg2 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/andg2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/andg32.vhd
    Info (12022): Found design unit 1: andg32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/andg32.vhd Line: 23
    Info (12023): Found entity 1: andg32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/andg32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/complementor1_N.vhd
    Info (12022): Found design unit 1: complementor1_N-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/complementor1_N.vhd Line: 23
    Info (12023): Found entity 1: complementor1_N File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/complementor1_N.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder5t32-mixed File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/decoder_5t32.vhd Line: 22
    Info (12023): Found entity 1: decoder5t32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/decoder_5t32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/dffg.vhd Line: 25
    Info (12023): Found entity 1: dffg File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/dffg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/dffg_n.vhd
    Info (12022): Found design unit 1: dffg_n-mixed File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/dffg_n.vhd Line: 27
    Info (12023): Found entity 1: dffg_n File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/dffg_n.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/extender16t32.vhd
    Info (12022): Found design unit 1: extender16t32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/extender16t32.vhd Line: 24
    Info (12023): Found entity 1: extender16t32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/extender16t32.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/extender8t32.vhd
    Info (12022): Found design unit 1: extender8t32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/extender8t32.vhd Line: 22
    Info (12023): Found entity 1: extender8t32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/extender8t32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/fulladder.vhd
    Info (12022): Found design unit 1: fulladder-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/fulladder.vhd Line: 23
    Info (12023): Found entity 1: fulladder File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/fulladder.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/invg.vhd Line: 22
    Info (12023): Found entity 1: invg File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/invg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux16t1.vhd
    Info (12022): Found design unit 1: mux16t1-behavior File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux16t1.vhd Line: 23
    Info (12023): Found entity 1: mux16t1 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux16t1.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1.vhd Line: 25
    Info (12023): Found entity 1: mux2t1 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1_N.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_N File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1_N.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux32t1.vhd
    Info (12022): Found design unit 1: mux32t1-behavior File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux32t1.vhd Line: 23
    Info (12023): Found entity 1: mux32t1 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux32t1.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux4t1.vhd
    Info (12022): Found design unit 1: mux4t1-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux4t1.vhd Line: 25
    Info (12023): Found entity 1: mux4t1 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux4t1.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux4t1_N.vhd
    Info (12022): Found design unit 1: mux4t1_n-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux4t1_N.vhd Line: 28
    Info (12023): Found entity 1: mux4t1_n File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux4t1_N.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/nandg32.vhd
    Info (12022): Found design unit 1: nandg32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/nandg32.vhd Line: 22
    Info (12023): Found entity 1: nandg32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/nandg32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/norg32.vhd
    Info (12022): Found design unit 1: norg32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/norg32.vhd Line: 21
    Info (12023): Found entity 1: norg32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/norg32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/org2.vhd Line: 23
    Info (12023): Found entity 1: org2 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/org2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/org32.vhd
    Info (12022): Found design unit 1: org32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/org32.vhd Line: 22
    Info (12023): Found entity 1: org32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/org32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/xorg2.vhd Line: 23
    Info (12023): Found entity 1: xorg2 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/xorg2.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/xorg32.vhd
    Info (12022): Found design unit 1: xorg32-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/xorg32.vhd Line: 23
    Info (12023): Found entity 1: xorg32 File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/xorg32.vhd Line: 13
Info (12021): Found 2 design units, including 0 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MIPS_types.vhd Line: 11
    Info (12022): Found design unit 2: MIPS_types-body File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MIPS_types.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-structure File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/barrel_shifter.vhd Line: 27
    Info (12023): Found entity 1: barrel_shifter File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/barrel_shifter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/register_file.vhd
    Info (12022): Found design unit 1: register_file-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/register_file.vhd Line: 27
    Info (12023): Found entity 1: register_file File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/register_file.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd
    Info (12022): Found design unit 1: alu-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 31
    Info (12023): Found entity 1: alu File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/BarrelShifter/barrelShifter.vhd
    Info (12022): Found design unit 1: barrelShifter-structure File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/BarrelShifter/barrelShifter.vhd Line: 28
    Info (12023): Found entity 1: barrelShifter File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/BarrelShifter/barrelShifter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/Control/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-dataflow File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/Control/control_unit.vhd Line: 22
    Info (12023): Found entity 1: control_unit File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/Control/control_unit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Info (12023): Found entity 1: MIPS_Processor File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter.vhd
    Info (12022): Found design unit 1: program_counter-structural File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter.vhd Line: 26
    Info (12023): Found entity 1: program_counter File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter_dff.vhd
    Info (12022): Found design unit 1: program_counter_dff-mixed File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter_dff.vhd Line: 24
    Info (12023): Found entity 1: program_counter_dff File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter_dff.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/Sign-Extend/sign_extend.vhd
    Info (12022): Found design unit 1: SignExtend-Behavioral File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/Sign-Extend/sign_extend.vhd Line: 23
    Info (12023): Found entity 1: SignExtend File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/Sign-Extend/sign_extend.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/mem.vhd Line: 31
    Info (12023): Found entity 1: mem File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/mem.vhd Line: 12
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(44): object "s_Halt" assigned a value but never read File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(46): object "s_Ovfl" assigned a value but never read File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(168): object "s_nil1" assigned a value but never read File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 168
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(168): object "s_nil2" assigned a value but never read File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 168
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 174
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:programCounter" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 199
Warning (10540): VHDL Signal Declaration warning at program_counter.vhd(35): used explicit default value for signal "s_RST_data" because signal was never assigned a value File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter.vhd Line: 35
Info (12128): Elaborating entity "program_counter_dff" for hierarchy "program_counter:programCounter|program_counter_dff:\NDFFGS:0:ONESCOMPI" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter.vhd Line: 39
Warning (10492): VHDL Process Statement warning at program_counter_dff.vhd(36): signal "i_RST_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter_dff.vhd Line: 36
Info (12128): Elaborating entity "adderSubtractor" for hierarchy "adderSubtractor:addFour" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 207
Warning (10036): Verilog HDL or VHDL warning at adderSubtractor.vhd(85): object "s4" assigned a value but never read File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd Line: 85
Info (12128): Elaborating entity "complementor1_N" for hierarchy "adderSubtractor:addFour|complementor1_N:inverter" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd Line: 88
Info (12128): Elaborating entity "invg" for hierarchy "adderSubtractor:addFour|complementor1_N:inverter|invg:\G_NBit_Comp1:0:comp1_I" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/complementor1_N.vhd Line: 33
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "adderSubtractor:addFour|mux2t1_N:addsubctrl1" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd Line: 93
Info (12128): Elaborating entity "mux2t1" for hierarchy "adderSubtractor:addFour|mux2t1_N:addsubctrl1|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1_N.vhd Line: 40
Info (10041): Inferred latch for "o_o" at mux2t1.vhd(27) File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/mux2t1.vhd Line: 27
Info (12128): Elaborating entity "fulladder" for hierarchy "adderSubtractor:addFour|fulladder:\g_fulladder:0:fulladderlist" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/adderSubtractor.vhd Line: 119
Info (12128): Elaborating entity "xorg2" for hierarchy "adderSubtractor:addFour|fulladder:\g_fulladder:0:fulladderlist|xorg2:xor1" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/fulladder.vhd Line: 55
Info (12128): Elaborating entity "andg2" for hierarchy "adderSubtractor:addFour|fulladder:\g_fulladder:0:fulladderlist|andg2:and1" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/fulladder.vhd Line: 69
Info (12128): Elaborating entity "org2" for hierarchy "adderSubtractor:addFour|fulladder:\g_fulladder:0:fulladderlist|org2:or1" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/LowLevel/fulladder.vhd Line: 83
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:registers" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 235
Info (12128): Elaborating entity "decoder5t32" for hierarchy "register_file:registers|decoder5t32:writedecoder" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/register_file.vhd Line: 62
Info (12128): Elaborating entity "dffg_n" for hierarchy "register_file:registers|dffg_n:reg0" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/register_file.vhd Line: 70
Info (12128): Elaborating entity "mux32t1" for hierarchy "register_file:registers|mux32t1:read1" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/MidLevel/register_file.vhd Line: 106
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 247
Info (12128): Elaborating entity "extender16t32" for hierarchy "extender16t32:signExtender" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 257
Info (12128): Elaborating entity "extender8t32" for hierarchy "extender8t32:byteExtender" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 262
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:luiShamt" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 276
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:lb2or3" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 356
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:lhUorL" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 383
Info (12128): Elaborating entity "alu" for hierarchy "alu:arithmeticLogicUnit" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 425
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "alu:arithmeticLogicUnit|barrel_shifter:G_SHIFTER" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 138
Info (12128): Elaborating entity "andg32" for hierarchy "alu:arithmeticLogicUnit|andg32:G_AND32" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 148
Info (12128): Elaborating entity "org32" for hierarchy "alu:arithmeticLogicUnit|org32:G_OR32" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 149
Info (12128): Elaborating entity "xorg32" for hierarchy "alu:arithmeticLogicUnit|xorg32:G_XOR32" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 150
Info (12128): Elaborating entity "nandg32" for hierarchy "alu:arithmeticLogicUnit|nandg32:G_NAND32" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 151
Info (12128): Elaborating entity "norg32" for hierarchy "alu:arithmeticLogicUnit|norg32:G_NOR32" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 152
Info (12128): Elaborating entity "mux16t1" for hierarchy "alu:arithmeticLogicUnit|mux16t1:G_MUX_RES" File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/ALU/ALU.vhd Line: 163
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/mem.vhd Line: 39
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/mem.vhd Line: 39
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/PC/program_counter_dff.vhd Line: 35
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 114717 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114618 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1262 megabytes
    Info: Processing ended: Thu Dec 12 09:47:28 2024
    Info: Elapsed time: 00:03:01
    Info: Total CPU time (on all processors): 00:03:03
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Dec 12 09:47:29 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/connero/Documents/sfhw-proj2/src_sc/proj/src/TopLevel/MIPS_Processor.vhd Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:45
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:38
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:28:55
Info (11888): Total time spent on timing analysis during the Fitter is 526.58 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file /home/connero/Documents/sfhw-proj2/src_sc/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 3514 megabytes
    Info: Processing ended: Thu Dec 12 10:19:50 2024
    Info: Elapsed time: 00:32:21
    Info: Total CPU time (on all processors): 00:43:10
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Dec 12 10:19:52 2024
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 890 megabytes
    Info: Processing ended: Thu Dec 12 10:19:56 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04
