$date
	Thu Nov 14 10:37:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module separar_num_tb $end
$var wire 4 ! uni [3:0] $end
$var wire 4 " mill [3:0] $end
$var wire 4 # dec [3:0] $end
$var wire 4 $ cen [3:0] $end
$var reg 14 % num [13:0] $end
$scope module sepnum $end
$var wire 4 & cen [3:0] $end
$var wire 4 ' dec [3:0] $end
$var wire 4 ( mill [3:0] $end
$var wire 14 ) num [13:0] $end
$var wire 4 * uni [3:0] $end
$var reg 4 + bcd_cen [3:0] $end
$var reg 4 , bcd_dec [3:0] $end
$var reg 4 - bcd_mill [3:0] $end
$var reg 4 . bcd_uni [3:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#40000
$dumpvars
b11111111111111111111111111111111 /
b0 .
b0 -
b0 ,
b1 +
b0 *
b1100100 )
b0 (
b0 '
b1 &
b1100100 %
b1 $
b0 #
b0 "
b0 !
$end
#50000
b1 #
b1 '
b1 ,
b0 !
b0 *
b0 .
b11111111111111111111111111111111 /
b0 $
b0 &
b0 +
b1010 %
b1010 )
#60000
