  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector 
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=radiation_injector.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_bench.cpp' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/test_bench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=radiation_injector' from hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file E:/source/.ITA/FPGA/7.RAD/zc702_workspace/radiation_injector/radiation_injector/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../test_bench.cpp in debug mode
   Compiling ../../../../radiation_injector.cpp in debug mode
   Generating csim.exe

--- SELENITA: CSIM START ---
[EVENT] iter=0 idx=11068 old=0xAA55AA55 new=0xAE55AA55
[EVENT] iter=1 idx=5534 old=0xAA55AA55 new=0xAA558A55
[EVENT] iter=2 idx=2767 old=0xAA55AA55 new=0xAA55AA15
[EVENT] iter=3 idx=1383 old=0xAA55AA55 new=0xAA55AA5D
[EVENT] iter=4 idx=8883 old=0xAA55AA55 new=0xAA57AA55
[EVENT] iter=5 idx=4441 old=0xAA55AA55 new=0xAA55AB55
[EVENT] iter=6 idx=10412 old=0xAA55AA55 new=0xAA55AA45
[EVENT] iter=7 idx=13398 old=0xAA55AA55 new=0xAA51AA55
[EVENT] iter=8 idx=6699 old=0xAA55AA55 new=0xAA55A855
[EVENT] iter=9 idx=3349 old=0xAA55AA55 new=0xAA55AA45
Total flips: 10
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.536 seconds; peak allocated memory: 136.941 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 5s
