# Multi-Pipeline-RISC-Processor
Cailfornia State University, Long Beach CECS 440 Spring 2016 Final Project

# About
A RISC instruction set multi-pipeline processor designed in Verilog

IF: Instruction Fetch
ID: Instruction Decode
EXE: Execute
MEM: Memory
WB: Write Back

# Development Environment
IDE: Xilinx ISE 14.7
Testing/Verification Software: ISE Simulator (ISim)
Hardware: Nexys2 Spartan 3-E FPGA board
