;redcode
;assert 1
	SPL 0, <80
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @270, <1
	JMN <-127, 100
	MOV -7, <-20
	SUB 207, -922
	JMN <12, <310
	SUB #72, @200
	SLT @-127, -100
	MOV 30, 9
	SUB #72, @200
	JMP 30, <12
	SPL 0, <80
	SPL 0, <80
	DAT #12, <10
	CMP -307, <-121
	SUB @121, 106
	CMP -712, @-300
	SUB 207, -922
	SUB #72, @288
	SUB 207, -928
	JMN <-127, 100
	MOV -1, <-20
	SUB #72, @200
	SUB @127, 106
	JMP -307, @-126
	ADD -30, 209
	SUB 12, @10
	SUB -207, <-128
	SUB @127, 106
	MOV -1, <-20
	SUB -712, @-300
	SLT 30, @12
	SUB @-127, 100
	SUB 207, -928
	DAT #0, <80
	SUB -207, <-128
	MOV <300, -90
	ADD 270, 60
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <782
	JMN <-127, 100
	CMP -307, <-126
	SPL 0, <80
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @270, <1
	JMN <-127, 100
