
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123552                       # Number of seconds simulated
sim_ticks                                123552269472                       # Number of ticks simulated
final_tick                               688850701299                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164108                       # Simulator instruction rate (inst/s)
host_op_rate                                   205389                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2119497                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375704                       # Number of bytes of host memory used
host_seconds                                 58293.20                       # Real time elapsed on the host
sim_insts                                  9566390067                       # Number of instructions simulated
sim_ops                                   11972785606                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2072064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2020480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       941184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      4062464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      4057600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       940928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2052480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      4059392                       # Number of bytes read from this memory
system.physmem.bytes_read::total             20246144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6064000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6064000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15785                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7353                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        31738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        31700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7351                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        16035                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        31714                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                158173                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           47375                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                47375                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16770748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16353241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7617699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        38332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32880529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        38332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32841161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7615627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16612240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     32855665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163867034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        38332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        38332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             320124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49080442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49080442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49080442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16770748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16353241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7617699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        38332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32880529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        38332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32841161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7615627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16612240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     32855665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              212947477                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21805610                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19462493                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738992                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14485025                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14207439                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1309905                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52103                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230291663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123890413                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21805610                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15517344                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27611835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5716028                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5442032                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13937492                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1706768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267312811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.759943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239700976     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202255      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133647      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4157477      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334751      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3839261      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608397      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988500      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347547      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267312811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073596                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418141                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228310462                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7476720                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27556646                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22106                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946873                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2065010                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20378                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138607018                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38421                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946873                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228540185                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4640850                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2113810                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27330542                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       740547                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138408062                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          194                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106847                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181412160                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627357390                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627357390                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34377828                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18592                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9401                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1767945                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24942175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26326                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926747                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137698674                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128898799                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82443                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24930079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51120133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267312811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095487                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210850389     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17718216      6.63%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18927022      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10970113      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5676476      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1419299      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678542      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39483      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33271      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267312811                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215329     57.30%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87468     23.28%     80.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72981     19.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101092264     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012903      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22752663     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031779      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128898799                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375778                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525568629                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162647753                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125618493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129274577                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       100957                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5104109                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100158                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946873                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3833790                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91392                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137717419                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18265                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24942175                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066103                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9395                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         46026                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       670985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843133                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127268281                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22431782                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1630517                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26463361                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336489                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031579                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429542                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125647060                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125618493                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76002282                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165660490                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458783                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25106443                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728126                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263365938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221405009     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16502520      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571015      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3352477      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5530791      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080565      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685999      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628481      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609081      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263365938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609081                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397478902                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279394913                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28975606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.962884                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.962884                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337509                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337509                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591510249                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163694907                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147156204                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23319469                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19123075                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2281796                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9597772                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9103196                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2391331                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102068                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    222401143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132541994                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23319469                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11494527                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29145657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6492045                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      12053742                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13701109                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2264960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267774665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238629008     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3158716      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3654100      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2006318      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2309003      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1271049      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          866841      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2261107      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13618523      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267774665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078705                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447341                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220598956                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13890068                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28900886                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       231838                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4152913                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3785997                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21211                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161795240                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       104578                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4152913                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220953361                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        5033340                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7867322                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28791718                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       976007                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161695009                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        251665                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       451263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224709947                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    752857449                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    752857449                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191815066                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32894866                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42198                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23500                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2610149                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15424962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8407076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       220166                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1867995                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161452953                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152541307                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       213519                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20233592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46822335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4606                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267774665                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    203513273     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25838989      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13884412      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9618456      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8407158      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4298707      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1042047      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669307      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       502316      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267774665                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40239     12.28%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        139802     42.66%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147674     45.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127689880     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2385666      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18680      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14099769      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8347312      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152541307                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514841                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             327715                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002148                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    573398512                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181730257                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150008509                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152869022                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       382821                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2716372                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          980                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1438                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       185473                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9341                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          937                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4152913                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4469323                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       169461                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161495363                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15424962                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8407076                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23460                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        118786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1438                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1321089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1281525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2602614                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150293763                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13241319                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2247543                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21586537                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21030011                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8345218                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507255                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150010761                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150008509                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89152426                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        233548074                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506292                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381731                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112638463                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138193495                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23303267                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37673                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2294884                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263621752                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    207169078     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26177628      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10970887      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6595586      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4561806      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2949698      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1526948      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1231035      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2439086      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263621752                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112638463                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138193495                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20930190                       # Number of memory references committed
system.switch_cpus1.commit.loads             12708587                       # Number of loads committed
system.switch_cpus1.commit.membars              18796                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19779091                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124585685                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2811555                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2439086                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422678674                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327146529                       # The number of ROB writes
system.switch_cpus1.timesIdled                3405808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28513752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112638463                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138193495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112638463                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.630437                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.630437                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380165                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380165                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677943976                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208191228                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150991994                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37638                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus2.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        26550086                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22104235                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2414240                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10189443                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9725024                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2853918                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       112118                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    231120083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             145699123                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           26550086                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12578942                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30361240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6708600                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      11417350                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         2567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         14351022                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2307617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    277173719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       246812479     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1862881      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2345998      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3736435      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1563205      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2012605      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2353642      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1078585      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15407889      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    277173719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089609                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491748                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       229763251                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     12907590                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30215349                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15901                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4271623                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4042439                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          808                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     178051373                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3918                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4271623                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       229997523                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         747933                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     11505018                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29997094                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       654518                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     176957142                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         94499                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       456098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    247122649                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    822885223                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    822885223                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    206946846                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        40175796                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42987                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22485                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2294668                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16548749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8676560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       103087                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2020171                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172786646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        43139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        165843361                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165421                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20823930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     42255683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    277173719                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598337                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.319945                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    206880697     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32040957     11.56%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13161616      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7340362      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9924650      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3066987      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3011274      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1620501      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       126675      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    277173719                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1143239     79.22%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152800     10.59%     89.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       147157     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    139697593     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2270632      1.37%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20501      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15205967      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8648668      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     165843361                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559736                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1443197                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    610469059                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    193654606                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    161536247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     167286558                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       125111                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3082648                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          895                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125570                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4271623                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         567131                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        71140                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172829789                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       134459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16548749                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8676560                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22486                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         61902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           75                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          895                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1432535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1352748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2785283                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    162959426                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14960893                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2883935                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23608527                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        23041190                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8647634                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550003                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             161536917                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            161536247                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96776455                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259862633                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545199                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372414                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    120423007                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    148385800                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24444723                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        41349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2434702                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    272902096                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543733                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    210115240     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     31812204     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11548696      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5763089      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5262927      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2215571      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2187176      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1043226      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2953967      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    272902096                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    120423007                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     148385800                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22017089                       # Number of memory references committed
system.switch_cpus2.commit.loads             13466101                       # Number of loads committed
system.switch_cpus2.commit.membars              20628                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21502335                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        133595801                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3061698                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2953967                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           442777820                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          349932708                       # The number of ROB writes
system.switch_cpus2.timesIdled                3500883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19114698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          120423007                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            148385800                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    120423007                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.460397                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.460397                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406438                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406438                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       733312922                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225672151                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      164742685                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         41314                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus3.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21978947                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19831390                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1150598                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8306257                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7865214                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1216181                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        50993                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    233143474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             138240003                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21978947                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9081395                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27342081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3612466                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      15519864                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13378123                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1156485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    278438498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.900018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       251096417     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          976488      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1997638      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          841439      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4545898      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         4045753      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          787106      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1637997      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12509762      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    278438498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074181                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466572                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       231554841                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     17122482                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27242266                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        86276                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2432628                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1930527                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     162101091                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2422                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2432628                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       231811205                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       15057670                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1229994                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27093576                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       813420                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162015105                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          237                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        369613                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       287163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         7380                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    190191638                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    763112245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    763112245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168829185                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        21362435                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        18816                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9500                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1978051                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     38238995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19349011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       176609                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       940125                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         161703005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        18874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        155514947                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        84963                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     12378369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     29667932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    278438498                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558525                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    222968243     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16726877      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13654620      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5909525      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7446922      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7151658      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      4060199      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       320549      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       199905      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    278438498                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         393241     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3036759     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        87931      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     97544887     62.72%     62.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1358007      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         9314      0.01%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     37298074     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     19304665     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     155514947                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.524877                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3517931                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022621                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    593071284                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    174104315                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154192209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     159032878                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       279525                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1460206                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         4075                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118364                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        13724                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2432628                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       14542667                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       233814                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    161721973                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     38238995                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     19349011                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9502                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        155121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         4075                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       672004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       678057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1350061                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    154428110                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     37173918                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1086835                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            56476785                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20236291                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          19302867                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521209                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154196395                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154192209                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         83279257                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        164166298                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520413                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507286                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    125316597                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    147268762                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     14470631                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        18773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1176005                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    276005870                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533571                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355703                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    222532022     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19568025      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9155374      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      9043749      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2473723      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     10452408      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       784791      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       573160      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1422618      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    276005870                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    125316597                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     147268762                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              56009422                       # Number of memory references committed
system.switch_cpus3.commit.loads             36778780                       # Number of loads committed
system.switch_cpus3.commit.membars               9372                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19447125                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        130957801                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1426430                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1422618                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           436322268                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          325911663                       # The number of ROB writes
system.switch_cpus3.timesIdled                5069336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17849919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          125316597                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            147268762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    125316597                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.364319                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.364319                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422955                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422955                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       763486307                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179045094                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      193061908                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         18744                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21974404                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19827558                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1153255                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8590106                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7870550                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1216403                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51150                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    233193074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             138199801                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21974404                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9086953                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27338671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3613371                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      15386987                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13382954                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1159173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    278349870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.899966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       251011199     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          977839      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1997362      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          841619      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4545025      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4047802      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          790658      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1635394      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12502972      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    278349870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074166                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466437                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       231622611                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     16971439                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27238962                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        86163                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2430690                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1929567                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          448                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162057460                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2407                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2430690                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       231877031                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       14909856                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1231589                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27091464                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       809235                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     161971891                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1031                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        365458                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       283323                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        10568                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    190145470                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    762907311                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    762907311                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168805626                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21339844                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18816                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9500                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1966835                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38239456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19346787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       177155                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       941177                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         161661097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        155505977                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        84701                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12340235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29498658                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    278349870                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558671                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353883                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    222876789     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16732541      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13657921      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5907755      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7442159      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7151305      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4060693      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       320646      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       200061      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    278349870                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         392684     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3037554     86.34%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        88007      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     97539182     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1356704      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9313      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37298291     23.99%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19302487     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     155505977                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524847                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3518245                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022625                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592964770                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    174024325                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154183485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     159024222                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       280680                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1464770                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          593                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4129                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       118314                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        13730                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2430690                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       14395815                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       231883                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    161680070                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38239456                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19346787                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9503                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        154066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4129                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       675489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       677586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1353075                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154419646                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37173572                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1086331                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   98                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            56474080                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20234814                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19300508                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521180                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154187680                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154183485                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83276852                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        164145246                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520383                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507336                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    125300199                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    147249192                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14448411                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1178836                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    275919180                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533668                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    222453190     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19562976      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9155682      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9041323      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2473108      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10453791      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       785024      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       573336      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1420750      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    275919180                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    125300199                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     147249192                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56003159                       # Number of memory references committed
system.switch_cpus4.commit.loads             36774686                       # Number of loads committed
system.switch_cpus4.commit.membars               9372                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19444426                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        130940362                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1426171                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1420750                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           436195656                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          325826123                       # The number of ROB writes
system.switch_cpus4.timesIdled                5074150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17938547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          125300199                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            147249192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    125300199                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.364628                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.364628                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422899                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422899                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       763459481                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179041308                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      193019014                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18744                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus5.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        26534312                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     22091297                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2412791                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     10196088                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9716988                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2853346                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       112405                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    230988956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             145627708                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           26534312                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12570334                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             30348136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6703496                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      11583118                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         3353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         14342525                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2306347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    277192391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       246844255     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1862579      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2345850      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3736944      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1559268      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2012147      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2353936      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1077782      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        15399630      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    277192391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089556                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491507                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       229634812                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13071558                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         30202372                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        15640                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4268004                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      4039837                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          778                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     177964931                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3857                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4268004                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       229869393                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         745299                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles     11672299                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         29983637                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       653749                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     176867675                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          171                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         93721                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       456385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    247006781                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    822478136                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    822478136                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    206847403                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        40159378                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        42968                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22476                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2296214                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     16544201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8668426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       101851                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      2012739                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         172692948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        43124                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        165750493                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       167465                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20812896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     42262727                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    277192391                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597962                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319652                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    206944519     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     32014467     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13157242      4.75%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7333711      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      9921195      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3064472      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3010687      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1619637      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       126461      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    277192391                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1144105     79.22%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             1      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        152960     10.59%     89.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       147121     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    139618453     84.23%     84.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2269928      1.37%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        20491      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     15201016      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8640605      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     165750493                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.559423                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1444187                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008713                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    610305029                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    193549877                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    161447469                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     167194680                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       124313                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      3084541                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          912                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       121536                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4268004                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         565930                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        71228                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    172736076                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       134957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     16544201                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8668426                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22477                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         61904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           78                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          912                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1431234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1349514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2780748                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    162871632                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     14954705                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2878861                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23594496                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        23028404                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8639791                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549706                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             161448012                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            161447469                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         96727616                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        259741382                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544900                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372400                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    120365195                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    148314542                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     24422228                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        41333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2433250                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    272924387                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543427                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363654                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    210169743     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     31796508     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     11539439      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5761716      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5260039      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2215842      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2185448      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1043262      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2952390      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    272924387                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    120365195                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     148314542                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              22006550                       # Number of memory references committed
system.switch_cpus5.commit.loads             13459660                       # Number of loads committed
system.switch_cpus5.commit.membars              20620                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          21492006                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        133531658                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      3060228                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2952390                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           442707935                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          349741580                       # The number of ROB writes
system.switch_cpus5.timesIdled                3498619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               19096026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          120365195                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            148314542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    120365195                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.461579                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.461579                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406243                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406243                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       732920153                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      225548562                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      164657634                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         41298                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23343576                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19146577                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2287491                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9617512                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9115901                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2392052                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       102140                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222595636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132639279                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23343576                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11507953                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             29177170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6506121                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      11828718                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         13714828                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2269770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    267784212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.952327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       238607042     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3161653      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3669163      1.37%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2008923      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2310185      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1272397      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          865323      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2257991      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13631535      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    267784212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078787                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447669                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       220793689                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     13665318                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         28931282                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       232451                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4161468                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3786581                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        21220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161920235                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts       103831                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4161468                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       221148919                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        5301918                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      7369709                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         28821952                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       980242                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161819562                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          280                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        256379                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       451163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    224884940                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    753403072                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    753403072                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191915432                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32969493                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        41997                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        23271                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2617087                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15446579                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8408683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       221633                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1871064                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         161574134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        42052                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152641402                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       215556                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20278078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     46923758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4359                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    267784212                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.570016                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260743                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    203471286     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25862326      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13901975      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9621886      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8411771      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      4300708      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1043191      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       668854      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       502215      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    267784212                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          40836     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        140933     42.83%     55.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       147268     44.76%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127778591     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2385844      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18689      0.01%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14110489      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8347789      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152641402                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515178                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             329037                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    573611608                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181895700                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150097762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152970439                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       383535                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2731356                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          964                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1441                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       182793                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9345                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked          964                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4161468                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        4724356                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       173495                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    161616323                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        65308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15446579                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8408683                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        23229                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        121782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1441                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1324103                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1286225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2610328                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150383657                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13249357                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2257744                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21595078                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21043938                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8345721                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507558                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150100233                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150097762                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         89213288                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        233710973                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506593                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381725                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112697363                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    138265740                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23352106                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37693                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2300359                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    263622744                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524483                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342747                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    207137633     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26196369      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10977719      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      6593254      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4566463      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2949773      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1530892      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1231026      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2439615      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    263622744                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112697363                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     138265740                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20941113                       # Number of memory references committed
system.switch_cpus6.commit.loads             12715223                       # Number of loads committed
system.switch_cpus6.commit.membars              18806                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19789412                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124650826                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2813024                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2439615                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           422800221                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          327397252                       # The number of ROB writes
system.switch_cpus6.timesIdled                3411978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               28504205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112697363                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            138265740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112697363                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.629063                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.629063                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380364                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380364                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       678335611                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      208326095                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      151095913                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37658                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus7.numCycles               296288417                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22016734                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19865295                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1152145                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8331770                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7879833                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1218375                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        51097                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    233549064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             138474521                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22016734                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9098208                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27389658                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3616550                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      15196560                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13401037                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1158123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    278570855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.901063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       251181197     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          978389      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2002199      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          843061      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4553714      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         4053372      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          787292      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1639638      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12531993      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    278570855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074308                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467364                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       231987398                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     16772210                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27290076                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        86043                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2435123                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1933955                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162376723                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2446                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2435123                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       232241251                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       14724201                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1223599                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27143030                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       803646                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162290986                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          247                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        363151                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       283620                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         7035                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    190509644                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    764407921                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    764407921                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    169127576                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21381964                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        18837                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         9505                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1961566                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     38308657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     19383142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       176622                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       941918                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161979512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        18894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        155784123                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        85185                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     12392844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     29699167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    278570855                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559226                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354671                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    223024000     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16738270      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13674952      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5914622      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7457203      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      7170232      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      4069474      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       321549      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       200553      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    278570855                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         393645     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       3045023     86.34%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        88205      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     97708720     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1360460      0.87%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         9330      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     37366341     23.99%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     19339272     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     155784123                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525785                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3526873                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022639                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    593751159                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    174395326                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    154462571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     159310996                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       280477                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1463163                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          589                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4085                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       117691                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        13754                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2435123                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       14214739                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       231658                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161998494                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     38308657                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     19383142                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         9506                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        154429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4085                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       672205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       679100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1351305                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    154699374                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     37242136                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1084749                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            56579613                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20272125                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          19337477                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522124                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             154466680                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            154462571                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         83422021                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        164423236                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521325                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507362                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    125539890                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    147530820                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     14485336                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        18805                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1177598                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    276135732                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534269                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356518                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    222576287     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     19592695      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9169066      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      9060364      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2476130      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5     10476594      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       785404      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       574549      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1424643      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    276135732                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    125539890                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     147530820                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              56110937                       # Number of memory references committed
system.switch_cpus7.commit.loads             36845486                       # Number of loads committed
system.switch_cpus7.commit.membars               9388                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19481620                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        131190756                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1428883                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1424643                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           436726868                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          326467750                       # The number of ROB writes
system.switch_cpus7.timesIdled                5080585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17717562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          125539890                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            147530820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    125539890                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.360114                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.360114                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423708                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423708                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       764833425                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      179354683                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      193395853                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         18776                       # number of misc regfile writes
system.l20.replacements                         16223                       # number of replacements
system.l20.tagsinuse                      4095.794255                       # Cycle average of tags in use
system.l20.total_refs                          258804                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20319                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.737044                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.282247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.556628                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3005.469341                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.486038                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001601                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733757                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252072                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46137                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46138                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8263                       # number of Writeback hits
system.l20.Writeback_hits::total                 8263                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46221                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46222                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46221                       # number of overall hits
system.l20.overall_hits::total                  46222                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16188                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16223                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16188                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16223                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16188                       # number of overall misses
system.l20.overall_misses::total                16223                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19925904                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7259215645                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7279141549                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19925904                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7259215645                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7279141549                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19925904                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7259215645                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7279141549                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62325                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62361                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8263                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8263                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62409                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62445                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62409                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62445                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259735                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260147                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259386                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259797                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259386                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259797                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 448431.902953                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 448692.692412                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 448431.902953                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 448692.692412                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 569311.542857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 448431.902953                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 448692.692412                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2446                       # number of writebacks
system.l20.writebacks::total                     2446                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16188                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16223                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16188                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16223                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16188                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16223                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6096172380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6113584748                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6096172380                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6113584748                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17412368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6096172380                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6113584748                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259735                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260147                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259386                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259797                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259386                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259797                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 376585.889548                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 376846.745238                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 376585.889548                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 376846.745238                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 497496.228571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 376585.889548                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 376846.745238                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15827                       # number of replacements
system.l21.tagsinuse                      4095.467380                       # Cycle average of tags in use
system.l21.total_refs                          437454                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19923                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.957235                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           82.848020                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.378949                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2847.735131                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1157.505280                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020227                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001802                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.695248                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.282594                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47226                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47227                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26479                       # number of Writeback hits
system.l21.Writeback_hits::total                26479                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          173                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  173                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47399                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47400                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47399                       # number of overall hits
system.l21.overall_hits::total                  47400                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15783                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15821                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15785                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15823                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15785                       # number of overall misses
system.l21.overall_misses::total                15823                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35043244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8195972186                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8231015430                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1354975                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1354975                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35043244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8197327161                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8232370405                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35043244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8197327161                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8232370405                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        63009                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              63048                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26479                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26479                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          175                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        63184                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               63223                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        63184                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              63223                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.250488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250936                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.011429                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.011429                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249826                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.250273                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249826                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.250273                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 922190.631579                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 519291.147817                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 520258.860375                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 677487.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 677487.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 922190.631579                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 519311.191701                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 520278.733805                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 922190.631579                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 519311.191701                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 520278.733805                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9526                       # number of writebacks
system.l21.writebacks::total                     9526                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15783                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15821                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15785                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15823                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15785                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15823                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32313031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7061744025                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7094057056                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1211375                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1211375                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32313031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7062955400                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7095268431                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32313031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7062955400                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7095268431                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.250488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250936                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.011429                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249826                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.250273                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249826                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.250273                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 850342.921053                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 447427.233416                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 448394.984893                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 605687.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 605687.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 850342.921053                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 447447.285398                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 448414.866397                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 850342.921053                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 447447.285398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 448414.866397                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7395                       # number of replacements
system.l22.tagsinuse                      4095.076602                       # Cycle average of tags in use
system.l22.total_refs                          317177                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11491                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.602210                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          124.782754                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.647764                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2363.722318                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1589.923765                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030465                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004064                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.577081                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.388165                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999775                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        34912                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34915                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11187                       # number of Writeback hits
system.l22.Writeback_hits::total                11187                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          250                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        35162                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35165                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        35162                       # number of overall hits
system.l22.overall_hits::total                  35165                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7336                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7379                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           17                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7353                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7396                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7353                       # number of overall misses
system.l22.overall_misses::total                 7396                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     55306084                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3343600230                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3398906314                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      9256846                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      9256846                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     55306084                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3352857076                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3408163160                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     55306084                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3352857076                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3408163160                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42248                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42294                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11187                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11187                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          267                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42515                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42561                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42515                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42561                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173641                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.174469                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.063670                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.063670                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172951                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.173774                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172951                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.173774                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst      1286188                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 455779.747819                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 460618.825586                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 544520.352941                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 544520.352941                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst      1286188                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 455984.914457                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 460811.676582                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst      1286188                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 455984.914457                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 460811.676582                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4313                       # number of writebacks
system.l22.writebacks::total                     4313                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7336                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7379                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           17                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7353                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7396                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7353                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7396                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     52218262                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2816674665                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2868892927                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      8035500                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      8035500                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     52218262                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2824710165                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2876928427                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     52218262                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2824710165                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2876928427                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173641                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.174469                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.063670                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.063670                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172951                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.173774                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172951                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.173774                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1214378.186047                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 383952.380725                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 388791.560781                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 472676.470588                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 472676.470588                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1214378.186047                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 384157.509180                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 388984.373580                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1214378.186047                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 384157.509180                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 388984.373580                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         31775                       # number of replacements
system.l23.tagsinuse                      4095.906367                       # Cycle average of tags in use
system.l23.total_refs                          428560                       # Total number of references to valid blocks.
system.l23.sampled_refs                         35871                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.947255                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.539383                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.557441                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3383.833623                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           697.975919                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002573                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000869                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.826131                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.170404                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        59025                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  59026                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23853                       # number of Writeback hits
system.l23.Writeback_hits::total                23853                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           87                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        59112                       # number of demand (read+write) hits
system.l23.demand_hits::total                   59113                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        59112                       # number of overall hits
system.l23.overall_hits::total                  59113                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        31738                       # number of ReadReq misses
system.l23.ReadReq_misses::total                31775                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        31738                       # number of demand (read+write) misses
system.l23.demand_misses::total                 31775                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        31738                       # number of overall misses
system.l23.overall_misses::total                31775                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38809610                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  16896677216                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    16935486826                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38809610                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  16896677216                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     16935486826                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38809610                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  16896677216                       # number of overall miss cycles
system.l23.overall_miss_latency::total    16935486826                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        90763                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              90801                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23853                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23853                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           87                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        90850                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               90888                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        90850                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              90888                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.349680                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.349941                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.349345                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.349606                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.349345                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.349606                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1048908.378378                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 532380.024450                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 532981.489410                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1048908.378378                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 532380.024450                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 532981.489410                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1048908.378378                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 532380.024450                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 532981.489410                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5739                       # number of writebacks
system.l23.writebacks::total                     5739                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        31738                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           31775                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        31738                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            31775                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        31738                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           31775                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     36151709                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  14616681816                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  14652833525                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     36151709                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  14616681816                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  14652833525                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     36151709                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  14616681816                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  14652833525                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.349680                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.349941                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.349345                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.349606                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.349345                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.349606                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 977073.216216                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 460541.994329                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 461143.462628                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 977073.216216                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 460541.994329                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 461143.462628                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 977073.216216                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 460541.994329                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 461143.462628                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         31737                       # number of replacements
system.l24.tagsinuse                      4095.905682                       # Cycle average of tags in use
system.l24.total_refs                          428655                       # Total number of references to valid blocks.
system.l24.sampled_refs                         35833                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.962576                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.542816                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     3.490277                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3383.973315                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           697.899274                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002574                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.000852                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.826165                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.170386                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        59071                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  59072                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23902                       # number of Writeback hits
system.l24.Writeback_hits::total                23902                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           87                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        59158                       # number of demand (read+write) hits
system.l24.demand_hits::total                   59159                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        59158                       # number of overall hits
system.l24.overall_hits::total                  59159                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        31700                       # number of ReadReq misses
system.l24.ReadReq_misses::total                31737                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        31700                       # number of demand (read+write) misses
system.l24.demand_misses::total                 31737                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        31700                       # number of overall misses
system.l24.overall_misses::total                31737                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33232152                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  16827506170                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    16860738322                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33232152                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  16827506170                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     16860738322                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33232152                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  16827506170                       # number of overall miss cycles
system.l24.overall_miss_latency::total    16860738322                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        90771                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              90809                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23902                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23902                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           87                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        90858                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               90896                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        90858                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              90896                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.349230                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.349492                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.348896                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.349157                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.348896                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.349157                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 898166.270270                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 530836.156782                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 531264.401865                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 898166.270270                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 530836.156782                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 531264.401865                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 898166.270270                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 530836.156782                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 531264.401865                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5726                       # number of writebacks
system.l24.writebacks::total                     5726                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        31700                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           31737                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        31700                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            31737                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        31700                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           31737                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30574792                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  14550423584                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  14580998376                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30574792                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  14550423584                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  14580998376                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30574792                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  14550423584                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  14580998376                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.349230                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.349492                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.348896                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.349157                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.348896                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.349157                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 826345.729730                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 459003.898549                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 459432.157293                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 826345.729730                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 459003.898549                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 459432.157293                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 826345.729730                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 459003.898549                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 459432.157293                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          7395                       # number of replacements
system.l25.tagsinuse                      4095.070515                       # Cycle average of tags in use
system.l25.total_refs                          317098                       # Total number of references to valid blocks.
system.l25.sampled_refs                         11491                       # Sample count of references to valid blocks.
system.l25.avg_refs                         27.595335                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          125.500899                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    16.765673                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2362.926925                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1589.877018                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.030640                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004093                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.576886                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.388154                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999773                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            3                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        34846                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  34849                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           11176                       # number of Writeback hits
system.l25.Writeback_hits::total                11176                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          250                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            3                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        35096                       # number of demand (read+write) hits
system.l25.demand_hits::total                   35099                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            3                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        35096                       # number of overall hits
system.l25.overall_hits::total                  35099                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           44                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         7333                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 7377                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           18                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           44                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         7351                       # number of demand (read+write) misses
system.l25.demand_misses::total                  7395                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           44                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         7351                       # number of overall misses
system.l25.overall_misses::total                 7395                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     62908320                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3418172710                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3481081030                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     10616624                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     10616624                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     62908320                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3428789334                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3491697654                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     62908320                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3428789334                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3491697654                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           47                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        42179                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              42226                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        11176                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            11176                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          268                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              268                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           47                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        42447                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               42494                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           47                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        42447                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              42494                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.936170                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173854                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174703                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.067164                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.067164                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.936170                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.173181                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.174025                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.936170                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.173181                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.174025                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1429734.545455                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 466135.648439                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 471883.018842                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 589812.444444                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 589812.444444                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1429734.545455                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 466438.489185                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 472170.068154                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1429734.545455                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 466438.489185                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 472170.068154                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4314                       # number of writebacks
system.l25.writebacks::total                     4314                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         7333                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            7377                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           18                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         7351                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             7395                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         7351                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            7395                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     59748121                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2891356005                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2951104126                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      9324224                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      9324224                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     59748121                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2900680229                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2960428350                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     59748121                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2900680229                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2960428350                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173854                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174703                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.067164                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.067164                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.936170                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.173181                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.174025                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.936170                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.173181                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.174025                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1357911.840909                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 394293.741306                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 400041.226244                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 518012.444444                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 518012.444444                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1357911.840909                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 394596.684669                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 400328.377282                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1357911.840909                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 394596.684669                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 400328.377282                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         16076                       # number of replacements
system.l26.tagsinuse                      4095.462005                       # Cycle average of tags in use
system.l26.total_refs                          437652                       # Total number of references to valid blocks.
system.l26.sampled_refs                         20172                       # Sample count of references to valid blocks.
system.l26.avg_refs                         21.696014                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           82.459554                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.051213                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2853.503567                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1152.447671                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020132                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001721                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.696656                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.281359                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        47385                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  47386                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           26517                       # number of Writeback hits
system.l26.Writeback_hits::total                26517                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          174                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        47559                       # number of demand (read+write) hits
system.l26.demand_hits::total                   47560                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        47559                       # number of overall hits
system.l26.overall_hits::total                  47560                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        16034                       # number of ReadReq misses
system.l26.ReadReq_misses::total                16071                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        16035                       # number of demand (read+write) misses
system.l26.demand_misses::total                 16072                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        16035                       # number of overall misses
system.l26.overall_misses::total                16072                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33759498                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   8143785835                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     8177545333                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       617838                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       617838                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33759498                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   8144403673                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      8178163171                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33759498                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   8144403673                       # number of overall miss cycles
system.l26.overall_miss_latency::total     8178163171                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        63419                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              63457                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        26517                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            26517                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          175                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        63594                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               63632                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        63594                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              63632                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.252826                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.253258                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.005714                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.005714                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.252146                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.252577                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.252146                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.252577                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 912418.864865                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 507907.311650                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 508838.611972                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       617838                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       617838                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 912418.864865                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 507914.167321                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 508845.393915                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 912418.864865                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 507914.167321                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 508845.393915                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                9584                       # number of writebacks
system.l26.writebacks::total                     9584                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        16034                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           16071                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        16035                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            16072                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        16035                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           16072                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31101583                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   6991672426                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   7022774009                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       546038                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       546038                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31101583                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   6992218464                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   7023320047                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31101583                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   6992218464                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   7023320047                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.252826                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.253258                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.252146                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.252577                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.252146                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.252577                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 840583.324324                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 436052.914182                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 436984.257918                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       546038                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       546038                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 840583.324324                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 436059.773246                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 436991.043243                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 840583.324324                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 436059.773246                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 436991.043243                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         31752                       # number of replacements
system.l27.tagsinuse                      4095.905194                       # Cycle average of tags in use
system.l27.total_refs                          428812                       # Total number of references to valid blocks.
system.l27.sampled_refs                         35848                       # Sample count of references to valid blocks.
system.l27.avg_refs                         11.961950                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.531264                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     3.733806                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3382.543972                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           699.096153                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002571                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.000912                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.825816                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.170678                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        59173                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  59174                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           23957                       # number of Writeback hits
system.l27.Writeback_hits::total                23957                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           87                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        59260                       # number of demand (read+write) hits
system.l27.demand_hits::total                   59261                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        59260                       # number of overall hits
system.l27.overall_hits::total                  59261                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        31716                       # number of ReadReq misses
system.l27.ReadReq_misses::total                31754                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        31716                       # number of demand (read+write) misses
system.l27.demand_misses::total                 31754                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        31716                       # number of overall misses
system.l27.overall_misses::total                31754                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     43316129                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  16472476657                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    16515792786                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     43316129                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  16472476657                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     16515792786                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     43316129                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  16472476657                       # number of overall miss cycles
system.l27.overall_miss_latency::total    16515792786                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        90889                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              90928                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        23957                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            23957                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           87                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        90976                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               91015                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        90976                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              91015                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.348953                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.349221                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.348619                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.348888                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.348619                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.348888                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1139898.131579                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 519374.342824                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 520116.923411                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1139898.131579                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 519374.342824                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 520116.923411                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1139898.131579                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 519374.342824                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 520116.923411                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5727                       # number of writebacks
system.l27.writebacks::total                     5727                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        31716                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           31754                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        31716                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            31754                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        31716                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           31754                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     40587222                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  14194757527                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  14235344749                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     40587222                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  14194757527                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  14235344749                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     40587222                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  14194757527                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  14235344749                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.348953                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.349221                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.348619                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.348888                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.348619                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.348888                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1068084.789474                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 447558.252207                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 448300.836084                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1068084.789474                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 447558.252207                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 448300.836084                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1068084.789474                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 447558.252207                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 448300.836084                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089468                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013969713                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801011.923623                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.140947                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13937444                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13937444                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13937444                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13937444                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13937444                       # number of overall hits
system.cpu0.icache.overall_hits::total       13937444                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25512499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25512499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25512499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25512499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25512499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25512499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13937492                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13937492                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13937492                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13937492                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13937492                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13937492                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 531510.395833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 531510.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 531510.395833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 531510.395833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20343323                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20343323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20343323                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20343323                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565092.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565092.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62409                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243195428                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62665                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3880.881321                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.517082                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.482918                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783270                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216730                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20486033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20486033                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9313                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24432845                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24432845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24432845                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24432845                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212914                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212914                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213325                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213325                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213325                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213325                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  49042444771                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  49042444771                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35395848                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35395848                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  49077840619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  49077840619                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  49077840619                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  49077840619                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20698947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20698947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24646170                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24646170                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24646170                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24646170                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010286                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008656                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008656                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008656                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008656                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 230339.220394                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 230339.220394                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86121.284672                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86121.284672                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 230061.364674                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 230061.364674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 230061.364674                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 230061.364674                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8263                       # number of writebacks
system.cpu0.dcache.writebacks::total             8263                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150589                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150916                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150916                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62325                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62325                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62409                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62409                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10415834960                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10415834960                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5474858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5474858                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10421309818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10421309818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10421309818                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10421309818                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167121.298997                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167121.298997                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65176.880952                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65176.880952                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166984.085917                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166984.085917                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166984.085917                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166984.085917                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.197297                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088368884                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2088999.777351                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.197297                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061214                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.833650                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13701057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13701057                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13701057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13701057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13701057                       # number of overall hits
system.cpu1.icache.overall_hits::total       13701057                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48139737                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48139737                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48139737                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48139737                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48139737                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48139737                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13701109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13701109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13701109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13701109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13701109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13701109                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 925764.173077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 925764.173077                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 925764.173077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 925764.173077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 925764.173077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 925764.173077                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35455592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35455592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35455592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35455592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35455592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35455592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 909117.743590                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 909117.743590                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 63184                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186235134                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63440                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2935.610561                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.255389                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.744611                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915060                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084940                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9666981                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9666981                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8176053                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8176053                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20023                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20023                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18819                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18819                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17843034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17843034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17843034                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17843034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       215657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215657                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5363                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       221020                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        221020                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       221020                       # number of overall misses
system.cpu1.dcache.overall_misses::total       221020                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  51151964478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  51151964478                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2122605357                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2122605357                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  53274569835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  53274569835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  53274569835                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  53274569835                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9882638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9882638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8181416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8181416                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18819                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18819                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18064054                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18064054                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18064054                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18064054                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021822                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000656                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012235                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012235                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012235                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012235                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 237191.301363                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 237191.301363                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 395786.939586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 395786.939586                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 241039.588431                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 241039.588431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 241039.588431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 241039.588431                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     11995174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             72                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 166599.638889                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26479                       # number of writebacks
system.cpu1.dcache.writebacks::total            26479                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152648                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152648                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5188                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5188                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       157836                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       157836                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       157836                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       157836                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        63009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        63009                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        63184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        63184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        63184                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        63184                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11430058919                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11430058919                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     12565196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12565196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11442624115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11442624115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11442624115                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11442624115                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003498                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003498                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 181403.591852                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 181403.591852                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71801.120000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71801.120000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 181100.027143                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 181100.027143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 181100.027143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 181100.027143                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.564769                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1090474975                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   501                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2176596.756487                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.564769                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066610                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795777                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14350961                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14350961                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14350961                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14350961                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14350961                       # number of overall hits
system.cpu2.icache.overall_hits::total       14350961                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           59                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           59                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           59                       # number of overall misses
system.cpu2.icache.overall_misses::total           59                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     86994480                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     86994480                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     86994480                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     86994480                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     86994480                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     86994480                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14351020                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14351020                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14351020                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14351020                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14351020                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14351020                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1474482.711864                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1474482.711864                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1474482.711864                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1474482.711864                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1474482.711864                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1474482.711864                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      1130143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 565071.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     55873695                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     55873695                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     55873695                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     55873695                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     55873695                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     55873695                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1214645.543478                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1214645.543478                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1214645.543478                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1214645.543478                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1214645.543478                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1214645.543478                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42515                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178359158                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42771                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.095579                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.494290                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.505710                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912087                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087913                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11458714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11458714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8506309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8506309                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22161                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22161                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20657                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20657                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19965023                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19965023                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19965023                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19965023                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       109343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       109343                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2674                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2674                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       112017                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        112017                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       112017                       # number of overall misses
system.cpu2.dcache.overall_misses::total       112017                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14908212759                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14908212759                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    241974836                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    241974836                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15150187595                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15150187595                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15150187595                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15150187595                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11568057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11568057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8508983                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8508983                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20077040                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20077040                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20077040                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20077040                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009452                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009452                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000314                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000314                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005579                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005579                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 136343.549738                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 136343.549738                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 90491.711294                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90491.711294                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135249.003232                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135249.003232                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135249.003232                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135249.003232                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       463758                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 92751.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11187                       # number of writebacks
system.cpu2.dcache.writebacks::total            11187                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        67095                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        67095                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2407                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2407                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        69502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        69502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        69502                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        69502                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42248                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42248                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          267                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42515                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42515                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5677212349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5677212349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     27739341                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     27739341                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5704951690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5704951690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5704951690                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5704951690                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 134378.251018                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 134378.251018                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 103892.662921                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103892.662921                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 134186.797366                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 134186.797366                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 134186.797366                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 134186.797366                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               578.264905                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1120905383                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1929269.161790                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.204863                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.060042                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059623                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867083                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.926707                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13378065                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13378065                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13378065                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13378065                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13378065                       # number of overall hits
system.cpu3.icache.overall_hits::total       13378065                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     55002170                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55002170                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     55002170                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55002170                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     55002170                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55002170                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13378123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13378123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13378123                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13378123                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13378123                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13378123                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 948313.275862                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 948313.275862                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 948313.275862                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 948313.275862                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 948313.275862                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 948313.275862                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     39212972                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     39212972                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     39212972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     39212972                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     39212972                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     39212972                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1031920.315789                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1031920.315789                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1031920.315789                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1031920.315789                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1031920.315789                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1031920.315789                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 90850                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               489510893                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 91106                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5372.981944                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.911574                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.088426                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437155                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562845                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35075405                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35075405                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19211322                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19211322                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9388                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9388                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9372                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9372                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     54286727                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        54286727                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     54286727                       # number of overall hits
system.cpu3.dcache.overall_hits::total       54286727                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       326837                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       326837                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          300                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       327137                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        327137                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       327137                       # number of overall misses
system.cpu3.dcache.overall_misses::total       327137                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  82246134074                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82246134074                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     29117186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     29117186                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  82275251260                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  82275251260                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  82275251260                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  82275251260                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     35402242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35402242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     19211622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19211622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     54613864                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     54613864                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     54613864                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     54613864                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009232                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009232                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005990                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005990                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005990                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005990                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 251642.666142                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 251642.666142                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 97057.286667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97057.286667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 251500.904086                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 251500.904086                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 251500.904086                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 251500.904086                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23853                       # number of writebacks
system.cpu3.dcache.writebacks::total            23853                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       236074                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       236074                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          213                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          213                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       236287                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       236287                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       236287                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       236287                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        90763                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        90763                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           87                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        90850                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        90850                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        90850                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        90850                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  21203458524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21203458524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5970151                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5970151                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  21209428675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  21209428675                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  21209428675                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21209428675                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001663                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001663                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 233613.460595                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 233613.460595                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68622.425287                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68622.425287                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 233455.461475                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 233455.461475                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 233455.461475                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 233455.461475                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               577.922832                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1120910212                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1929277.473322                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.862874                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.059958                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059075                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867083                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.926158                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13382894                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13382894                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13382894                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13382894                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13382894                       # number of overall hits
system.cpu4.icache.overall_hits::total       13382894                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           60                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           60                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           60                       # number of overall misses
system.cpu4.icache.overall_misses::total           60                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49888459                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49888459                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49888459                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49888459                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49888459                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49888459                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13382954                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13382954                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13382954                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13382954                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13382954                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13382954                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 831474.316667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 831474.316667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 831474.316667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 831474.316667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 831474.316667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 831474.316667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           22                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           22                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33621073                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33621073                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33621073                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33621073                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33621073                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33621073                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 884765.078947                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 884765.078947                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 884765.078947                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 884765.078947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 884765.078947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 884765.078947                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 90858                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               489508239                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91114                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5372.481057                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.912280                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.087720                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437157                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562843                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35074915                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35074915                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19209155                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19209155                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9391                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9391                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9372                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9372                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     54284070                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        54284070                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     54284070                       # number of overall hits
system.cpu4.dcache.overall_hits::total       54284070                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       326085                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       326085                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          299                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          299                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       326384                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        326384                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       326384                       # number of overall misses
system.cpu4.dcache.overall_misses::total       326384                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  81746901633                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  81746901633                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29160822                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29160822                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  81776062455                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  81776062455                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  81776062455                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  81776062455                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35401000                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35401000                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19209454                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19209454                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     54610454                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     54610454                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     54610454                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54610454                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009211                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005977                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005977                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005977                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005977                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 250692.002493                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 250692.002493                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 97527.832776                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 97527.832776                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 250551.688977                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 250551.688977                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 250551.688977                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 250551.688977                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23902                       # number of writebacks
system.cpu4.dcache.writebacks::total            23902                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       235314                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       235314                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          212                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          212                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       235526                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       235526                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       235526                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       235526                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        90771                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        90771                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        90858                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        90858                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        90858                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        90858                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  21131192814                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  21131192814                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5995914                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5995914                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  21137188728                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  21137188728                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  21137188728                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  21137188728                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 232796.739201                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 232796.739201                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68918.551724                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68918.551724                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232639.819587                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232639.819587                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232639.819587                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232639.819587                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               496.927924                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1090466477                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2172243.978088                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.927924                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.796359                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14342463                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14342463                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14342463                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14342463                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14342463                       # number of overall hits
system.cpu5.icache.overall_hits::total       14342463                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     99227541                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     99227541                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     99227541                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     99227541                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     99227541                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     99227541                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14342523                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14342523                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14342523                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14342523                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14342523                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14342523                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1653792.350000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1653792.350000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1653792.350000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1653792.350000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1653792.350000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1653792.350000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs      1458058                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       729029                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           47                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           47                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           47                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     63469344                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     63469344                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     63469344                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     63469344                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     63469344                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     63469344                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1350411.574468                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1350411.574468                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1350411.574468                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1350411.574468                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1350411.574468                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1350411.574468                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 42447                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               178351550                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 42703                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4176.557853                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.494207                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.505793                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912087                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087913                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     11455207                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       11455207                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8502224                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8502224                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        22153                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        22153                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        20649                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        20649                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     19957431                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        19957431                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19957431                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19957431                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       109001                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       109001                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2680                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2680                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       111681                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        111681                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       111681                       # number of overall misses
system.cpu5.dcache.overall_misses::total       111681                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  15065033739                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15065033739                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    257226855                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    257226855                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  15322260594                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15322260594                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  15322260594                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15322260594                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     11564208                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11564208                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8504904                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8504904                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        22153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        22153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        20649                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     20069112                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20069112                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20069112                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20069112                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009426                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009426                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000315                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000315                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005565                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005565                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 138210.050724                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 138210.050724                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 95980.169776                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 95980.169776                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 137196.663658                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 137196.663658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 137196.663658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 137196.663658                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       946487                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 236621.750000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11176                       # number of writebacks
system.cpu5.dcache.writebacks::total            11176                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        66822                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        66822                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         2412                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2412                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        69234                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        69234                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        69234                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        69234                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        42179                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        42179                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          268                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        42447                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        42447                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        42447                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        42447                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5747555843                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5747555843                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     29110702                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     29110702                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5776666545                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5776666545                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5776666545                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5776666545                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 136265.815761                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 136265.815761                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 108622.022388                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 108622.022388                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 136091.279596                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 136091.279596                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 136091.279596                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 136091.279596                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.276066                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1088382604                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2093043.469231                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.276066                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059737                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832173                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13714777                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13714777                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13714777                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13714777                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13714777                       # number of overall hits
system.cpu6.icache.overall_hits::total       13714777                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46591031                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46591031                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46591031                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46591031                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46591031                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46591031                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13714828                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13714828                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13714828                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13714828                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13714828                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13714828                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 913549.627451                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 913549.627451                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 913549.627451                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 913549.627451                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 913549.627451                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 913549.627451                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34137649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34137649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34137649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34137649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34137649                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34137649                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 898359.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 898359.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 63594                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               186244609                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 63850                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2916.908520                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.253105                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.746895                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915051                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084949                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9672113                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9672113                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8180372                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8180372                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        20037                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        20037                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18829                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18829                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17852485                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17852485                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17852485                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17852485                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       216275                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       216275                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5312                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5312                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       221587                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        221587                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       221587                       # number of overall misses
system.cpu6.dcache.overall_misses::total       221587                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  50774487872                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  50774487872                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2145271970                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2145271970                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  52919759842                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  52919759842                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  52919759842                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  52919759842                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9888388                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9888388                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8185684                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8185684                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        20037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        20037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18829                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18829                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     18074072                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     18074072                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     18074072                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     18074072                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021872                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021872                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000649                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000649                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012260                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012260                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012260                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012260                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234768.178809                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234768.178809                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 403853.910015                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 403853.910015                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 238821.590806                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 238821.590806                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 238821.590806                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 238821.590806                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     11388565                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             71                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 160402.323944                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        26517                       # number of writebacks
system.cpu6.dcache.writebacks::total            26517                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       152856                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       152856                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5137                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5137                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       157993                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       157993                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       157993                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       157993                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        63419                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        63419                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        63594                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        63594                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        63594                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        63594                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  11390839901                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  11390839901                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11950910                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11950910                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  11402790811                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  11402790811                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  11402790811                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  11402790811                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006413                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006413                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003519                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003519                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003519                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003519                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 179612.417430                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 179612.417430                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68290.914286                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68290.914286                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 179306.079363                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 179306.079363                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 179306.079363                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 179306.079363                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               578.164407                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1120928296                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1925993.635739                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.920306                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.244101                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060770                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.865776                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.926546                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13400978                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13400978                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13400978                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13400978                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13400978                       # number of overall hits
system.cpu7.icache.overall_hits::total       13400978                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           59                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           59                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           59                       # number of overall misses
system.cpu7.icache.overall_misses::total           59                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     59137397                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     59137397                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     59137397                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     59137397                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     59137397                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     59137397                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13401037                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13401037                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13401037                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13401037                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13401037                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13401037                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1002328.762712                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1002328.762712                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1002328.762712                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1002328.762712                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1002328.762712                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1002328.762712                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           20                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           20                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     43717286                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     43717286                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     43717286                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     43717286                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     43717286                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     43717286                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1120956.051282                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1120956.051282                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1120956.051282                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1120956.051282                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1120956.051282                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1120956.051282                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 90974                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               489610083                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 91230                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5366.766228                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.913568                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.086432                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437162                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562838                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     35139795                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35139795                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     19246094                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      19246094                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         9400                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9400                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         9388                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9388                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     54385889                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        54385889                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     54385889                       # number of overall hits
system.cpu7.dcache.overall_hits::total       54385889                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       327180                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       327180                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          305                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       327485                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        327485                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       327485                       # number of overall misses
system.cpu7.dcache.overall_misses::total       327485                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  80687456762                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  80687456762                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     32071582                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     32071582                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  80719528344                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  80719528344                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  80719528344                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  80719528344                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     35466975                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     35466975                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     19246399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     19246399                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         9400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         9400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         9388                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         9388                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     54713374                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     54713374                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     54713374                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     54713374                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009225                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009225                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005985                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005985                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005985                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005985                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246614.880989                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246614.880989                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 105152.727869                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 105152.727869                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246483.131575                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246483.131575                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246483.131575                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246483.131575                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        23957                       # number of writebacks
system.cpu7.dcache.writebacks::total            23957                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       236291                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       236291                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          218                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          218                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       236509                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       236509                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       236509                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       236509                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        90889                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        90889                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           87                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        90976                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        90976                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        90976                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        90976                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  20790169531                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  20790169531                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      6038332                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6038332                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  20796207863                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  20796207863                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  20796207863                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  20796207863                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001663                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001663                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 228742.416915                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 228742.416915                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69406.114943                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69406.114943                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228590.044220                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228590.044220                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228590.044220                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228590.044220                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
