Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 20:49:48 2024
| Host         : eecs-digital-35 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 ui_handle/wave_width_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            memio/sample_index_reg[10]_rep__7/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 1.730ns (20.464%)  route 6.724ns (79.536%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=787, estimated)      1.571     5.079    ui_handle/clk_100mhz_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  ui_handle/wave_width_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ui_handle/wave_width_out_reg[5]/Q
                         net (fo=14, estimated)       2.244     7.779    ui_handle/Q[3]
    SLICE_X49Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.903 r  ui_handle/p_1_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.903    memio/p_1_out_carry__1_0[1]
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.453 r  memio/p_1_out_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     8.453    memio/p_1_out_carry__0_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.567 r  memio/p_1_out_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     8.567    memio/p_1_out_carry__1_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.724 r  memio/p_1_out_carry__2/CO[1]
                         net (fo=29, estimated)       1.793    10.517    memio/p_1_out_carry__2_n_2
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.329    10.846 r  memio/sample_index[0]_i_1/O
                         net (fo=276, estimated)      2.687    13.533    memio/sample_index[0]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  memio/sample_index_reg[10]_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=787, estimated)      1.453    14.788    memio/clk_100mhz_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  memio/sample_index_reg[10]_rep__7/C
                         clock pessimism              0.181    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y3           FDRE (Setup_fdre_C_R)       -0.524    14.409    memio/sample_index_reg[10]_rep__7
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  0.876    




