// Seed: 2876708438
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output supply0 id_1,
    input id_2,
    input logic id_3,
    output logic id_4
);
  reg   id_5;
  logic id_6;
  logic id_7;
  type_18(
      id_6, 1, id_6
  );
  assign id_4 = 1;
  logic id_8 = 1;
  type_20(
      1, id_2, id_2 & id_4 - 1 & {id_5{(id_1[1 : 1])}}, id_2, id_2
  );
  reg id_9;
  assign id_1 = ~id_8;
  always @(1) if (1) id_5 <= id_9;
  logic id_10;
  type_23(
      id_9, 1, ~id_6
  );
  assign id_10 = 1;
  logic id_11;
endmodule
