$date
	Wed Feb 09 23:03:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux8to1 $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module imux8to1 $end
$var wire 8 $ a [7:0] $end
$var wire 3 % sel [2:0] $end
$var wire 1 ! y $end
$var reg 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b0 %
b10100111 $
b0 #
b10100111 "
1!
$end
#10
b1 #
b1 %
#20
b10 #
b10 %
#30
0!
0&
b11 #
b11 %
#40
b100 #
b100 %
#50
1!
1&
b101 #
b101 %
#60
0!
0&
b110 #
b110 %
#70
1!
1&
b111 #
b111 %
#80
