-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity extract_icrc_512_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_rx_data_TVALID : IN STD_LOGIC;
    rx_crc2ipFifo_V_data_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    rx_crc2ipFifo_V_data_full_n : IN STD_LOGIC;
    rx_crc2ipFifo_V_data_write : OUT STD_LOGIC;
    rx_crc2ipFifo_V_keep_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_crc2ipFifo_V_keep_full_n : IN STD_LOGIC;
    rx_crc2ipFifo_V_keep_write : OUT STD_LOGIC;
    rx_crc2ipFifo_V_last_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_crc2ipFifo_V_last_full_n : IN STD_LOGIC;
    rx_crc2ipFifo_V_last_write : OUT STD_LOGIC;
    s_axis_rx_data_TDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    s_axis_rx_data_TREADY : OUT STD_LOGIC;
    s_axis_rx_data_TKEEP : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_rx_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of extract_icrc_512_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_FF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv64_FFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000111111111111";
    constant ap_const_lv64_FFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000001111111111111111";
    constant ap_const_lv64_FFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000011111111111111111111";
    constant ap_const_lv64_FFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000111111111111111111111111";
    constant ap_const_lv64_FFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000001111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000011111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000001111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000011111111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000001111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000000011111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0000111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ei_state_load_load_fu_283_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_nbreadreq_fu_96_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op44_read_state1 : BOOLEAN;
    signal ap_predicate_op60_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op79 : STD_LOGIC;
    signal ei_state_load_reg_449 : STD_LOGIC_VECTOR (1 downto 0);
    signal io_acc_block_signal_op81 : STD_LOGIC;
    signal tmp_105_reg_470 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op81_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ei_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ei_prevWord_data_V : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal ei_prevWord_keep_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ei_prevWord_last_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal s_axis_rx_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_crc2ipFifo_V_data_blk_n : STD_LOGIC;
    signal rx_crc2ipFifo_V_keep_blk_n : STD_LOGIC;
    signal rx_crc2ipFifo_V_last_blk_n : STD_LOGIC;
    signal tmp_data_V_64_reg_453 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_55_load_fu_291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_55_reg_458 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_44_reg_464 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln91_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_265_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_keep_V_56_reg_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_last_V_43_reg_247 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_415_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln79_fu_429_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_106_fu_395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1054_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_146 : BOOLEAN;
    signal ap_condition_289 : BOOLEAN;
    signal ap_condition_95 : BOOLEAN;
    signal ap_condition_312 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FF)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_F)))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_F;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFFFF))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_const_lv64_FFFFFFFFFFFFFFF;
            elsif ((not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FF)) and not((tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_F)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ei_prevWord_keep_V;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176 <= ap_phi_reg_pp0_iter0_tmp_keep_V_56_reg_176;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_95)) then
                if ((ap_const_boolean_1 = ap_condition_289)) then 
                    ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 <= ei_prevWord_last_V;
                elsif ((ap_const_boolean_1 = ap_condition_146)) then 
                    ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 <= or_ln91_fu_409_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247 <= ap_phi_reg_pp0_iter0_tmp_last_V_43_reg_247;
                end if;
            end if; 
        end if;
    end process;

    ei_prevWord_keep_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ei_prevWord_keep_V <= s_axis_rx_data_TKEEP;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_F;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_keep_V_55_load_fu_291_p1 = ap_const_lv64_FFFFFFFFFFFFFFFF))) then 
                ei_prevWord_keep_V <= ap_const_lv64_FFFFFFFFFFFFFFF;
            end if; 
        end if;
    end process;

    ei_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_95)) then
                if (((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_0))) then 
                    ei_state <= select_ln79_fu_429_p3;
                elsif ((ap_const_boolean_1 = ap_condition_146)) then 
                    ei_state <= select_ln91_fu_415_p3;
                elsif ((ei_state_load_load_fu_283_p1 = ap_const_lv2_2)) then 
                    ei_state <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                ei_prevWord_data_V <= s_axis_rx_data_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ei_prevWord_last_V <= ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ei_state_load_reg_449 <= ei_state;
                tmp_data_V_64_reg_453 <= ei_prevWord_data_V;
                tmp_keep_V_55_reg_458 <= ei_prevWord_keep_V;
                tmp_last_V_44_reg_464 <= ei_prevWord_last_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_105_reg_470 <= grp_nbreadreq_fu_96_p5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, s_axis_rx_data_TVALID, ap_predicate_op44_read_state1, ap_predicate_op60_read_state1, io_acc_block_signal_op79, ei_state_load_reg_449, io_acc_block_signal_op81, ap_predicate_op81_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op81 = ap_const_logic_0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (io_acc_block_signal_op79 = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op60_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, s_axis_rx_data_TVALID, ap_predicate_op44_read_state1, ap_predicate_op60_read_state1, io_acc_block_signal_op79, ei_state_load_reg_449, io_acc_block_signal_op81, ap_predicate_op81_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op81 = ap_const_logic_0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (io_acc_block_signal_op79 = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op60_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, s_axis_rx_data_TVALID, ap_predicate_op44_read_state1, ap_predicate_op60_read_state1, io_acc_block_signal_op79, ei_state_load_reg_449, io_acc_block_signal_op81, ap_predicate_op81_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((io_acc_block_signal_op81 = ap_const_logic_0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (io_acc_block_signal_op79 = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op60_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, s_axis_rx_data_TVALID, ap_predicate_op44_read_state1, ap_predicate_op60_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op60_read_state1 = ap_const_boolean_1)) or ((s_axis_rx_data_TVALID = ap_const_logic_0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op79, ei_state_load_reg_449, io_acc_block_signal_op81, ap_predicate_op81_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((io_acc_block_signal_op81 = ap_const_logic_0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (io_acc_block_signal_op79 = ap_const_logic_0)));
    end process;


    ap_condition_146_assign_proc : process(grp_nbreadreq_fu_96_p5, ei_state, grp_fu_265_p1)
    begin
                ap_condition_146 <= ((grp_fu_265_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1));
    end process;


    ap_condition_289_assign_proc : process(grp_nbreadreq_fu_96_p5, ei_state, grp_fu_265_p1)
    begin
                ap_condition_289 <= ((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1) and (grp_fu_265_p1 = ap_const_lv1_0));
    end process;


    ap_condition_312_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_312 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_95_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_95 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ei_state_load_load_fu_283_p1, grp_nbreadreq_fu_96_p5, ei_state, ap_block_pp0_stage0, ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131)
    begin
        if ((((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 <= ap_const_lv1_1;
        elsif ((((grp_nbreadreq_fu_96_p5 = ap_const_lv1_0) and (ei_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((grp_nbreadreq_fu_96_p5 = ap_const_lv1_0) and (ei_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ei_state_load_load_fu_283_p1 = ap_const_lv2_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ei_state_load_load_fu_283_p1 = ap_const_lv2_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 <= ap_const_lv1_0;
        else 
            ap_phi_mux_ei_prevWord_last_V_f_phi_fu_134_p12 <= ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131;
        end if; 
    end process;


    ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_96_p5, s_axis_rx_data_TLAST, ei_state, ap_block_pp0_stage0, ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155)
    begin
        if ((((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12 <= s_axis_rx_data_TLAST;
        else 
            ap_phi_mux_ei_prevWord_last_V_n_phi_fu_158_p12 <= ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_ei_prevWord_last_V_f_reg_131 <= "X";
    ap_phi_reg_pp0_iter0_ei_prevWord_last_V_n_reg_155 <= "X";
    ap_phi_reg_pp0_iter0_tmp_keep_V_56_reg_176 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_last_V_43_reg_247 <= "X";

    ap_predicate_op44_read_state1_assign_proc : process(grp_nbreadreq_fu_96_p5, ei_state)
    begin
                ap_predicate_op44_read_state1 <= ((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_1));
    end process;


    ap_predicate_op60_read_state1_assign_proc : process(grp_nbreadreq_fu_96_p5, ei_state)
    begin
                ap_predicate_op60_read_state1 <= ((grp_nbreadreq_fu_96_p5 = ap_const_lv1_1) and (ei_state = ap_const_lv2_0));
    end process;


    ap_predicate_op81_write_state2_assign_proc : process(ei_state_load_reg_449, tmp_105_reg_470)
    begin
                ap_predicate_op81_write_state2 <= ((tmp_105_reg_470 = ap_const_lv1_1) and (ei_state_load_reg_449 = ap_const_lv2_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ei_state_load_load_fu_283_p1 <= ei_state;
    grp_fu_265_p1 <= s_axis_rx_data_TLAST;
    grp_nbreadreq_fu_96_p5 <= (0=>(s_axis_rx_data_TVALID), others=>'-');
    io_acc_block_signal_op79 <= (rx_crc2ipFifo_V_last_full_n and rx_crc2ipFifo_V_keep_full_n and rx_crc2ipFifo_V_data_full_n);
    io_acc_block_signal_op81 <= (rx_crc2ipFifo_V_last_full_n and rx_crc2ipFifo_V_keep_full_n and rx_crc2ipFifo_V_data_full_n);
    or_ln91_fu_409_p2 <= (xor_ln1054_fu_403_p2 or ei_prevWord_last_V);

    rx_crc2ipFifo_V_data_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_crc2ipFifo_V_data_full_n, ei_state_load_reg_449, ap_predicate_op81_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_crc2ipFifo_V_data_blk_n <= rx_crc2ipFifo_V_data_full_n;
        else 
            rx_crc2ipFifo_V_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_crc2ipFifo_V_data_din <= tmp_data_V_64_reg_453;

    rx_crc2ipFifo_V_data_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ei_state_load_reg_449, ap_predicate_op81_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_reg_449 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rx_crc2ipFifo_V_data_write <= ap_const_logic_1;
        else 
            rx_crc2ipFifo_V_data_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_crc2ipFifo_V_keep_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_crc2ipFifo_V_keep_full_n, ei_state_load_reg_449, ap_predicate_op81_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_crc2ipFifo_V_keep_blk_n <= rx_crc2ipFifo_V_keep_full_n;
        else 
            rx_crc2ipFifo_V_keep_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_crc2ipFifo_V_keep_din_assign_proc : process(ei_state_load_reg_449, ap_predicate_op81_write_state2, tmp_keep_V_55_reg_458, ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176, ap_condition_312)
    begin
        if ((ap_const_boolean_1 = ap_condition_312)) then
            if ((ap_predicate_op81_write_state2 = ap_const_boolean_1)) then 
                rx_crc2ipFifo_V_keep_din <= tmp_keep_V_55_reg_458;
            elsif ((ei_state_load_reg_449 = ap_const_lv2_2)) then 
                rx_crc2ipFifo_V_keep_din <= ap_phi_reg_pp0_iter1_tmp_keep_V_56_reg_176;
            else 
                rx_crc2ipFifo_V_keep_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_crc2ipFifo_V_keep_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_crc2ipFifo_V_keep_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ei_state_load_reg_449, ap_predicate_op81_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_reg_449 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rx_crc2ipFifo_V_keep_write <= ap_const_logic_1;
        else 
            rx_crc2ipFifo_V_keep_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_crc2ipFifo_V_last_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_crc2ipFifo_V_last_full_n, ei_state_load_reg_449, ap_predicate_op81_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ei_state_load_reg_449 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_crc2ipFifo_V_last_blk_n <= rx_crc2ipFifo_V_last_full_n;
        else 
            rx_crc2ipFifo_V_last_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_crc2ipFifo_V_last_din_assign_proc : process(ei_state_load_reg_449, ap_predicate_op81_write_state2, tmp_last_V_44_reg_464, ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247, ap_condition_312)
    begin
        if ((ap_const_boolean_1 = ap_condition_312)) then
            if ((ap_predicate_op81_write_state2 = ap_const_boolean_1)) then 
                rx_crc2ipFifo_V_last_din <= ap_phi_reg_pp0_iter1_tmp_last_V_43_reg_247;
            elsif ((ei_state_load_reg_449 = ap_const_lv2_2)) then 
                rx_crc2ipFifo_V_last_din <= tmp_last_V_44_reg_464;
            else 
                rx_crc2ipFifo_V_last_din <= "X";
            end if;
        else 
            rx_crc2ipFifo_V_last_din <= "X";
        end if; 
    end process;


    rx_crc2ipFifo_V_last_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ei_state_load_reg_449, ap_predicate_op81_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op81_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ei_state_load_reg_449 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            rx_crc2ipFifo_V_last_write <= ap_const_logic_1;
        else 
            rx_crc2ipFifo_V_last_write <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_rx_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, s_axis_rx_data_TVALID, ap_predicate_op44_read_state1, ap_predicate_op60_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op60_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            s_axis_rx_data_TDATA_blk_n <= s_axis_rx_data_TVALID;
        else 
            s_axis_rx_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_rx_data_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op44_read_state1, ap_predicate_op60_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op60_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op44_read_state1 = ap_const_boolean_1)))) then 
            s_axis_rx_data_TREADY <= ap_const_logic_1;
        else 
            s_axis_rx_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln79_fu_429_p3 <= 
        ap_const_lv2_2 when (s_axis_rx_data_TLAST(0) = '1') else 
        ap_const_lv2_1;
    select_ln91_fu_415_p3 <= 
        ap_const_lv2_2 when (tmp_106_fu_395_p3(0) = '1') else 
        ap_const_lv2_0;
    tmp_106_fu_395_p3 <= s_axis_rx_data_TKEEP(4 downto 4);
    tmp_keep_V_55_load_fu_291_p1 <= ei_prevWord_keep_V;
    xor_ln1054_fu_403_p2 <= (tmp_106_fu_395_p3 xor ap_const_lv1_1);
end behav;
