\doxysection{PWR CR Register alias address}
\label{group___p_w_r___c_r__register__alias}\index{PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+DBP\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+PVDE\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\item 
\#define \textbf{ VOS\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}
\item 
\#define \textbf{ CR\+\_\+\+VOS\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ VOS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_DBP\_BB@{CR\_DBP\_BB}}
\index{CR\_DBP\_BB@{CR\_DBP\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{CR\_DBP\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+DBP\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ DBP\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_PVDE\_BB@{CR\_PVDE\_BB}}
\index{CR\_PVDE\_BB@{CR\_PVDE\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{CR\_PVDE\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+PVDE\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ PVDE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_VOS\_BB@{CR\_VOS\_BB}}
\index{CR\_VOS\_BB@{CR\_VOS\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{CR\_VOS\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+VOS\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ VOS\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

\mbox{\label{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}}
\index{DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{DBP\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define DBP\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}}

\mbox{\label{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}}
\index{PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{PVDE\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define PVDE\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}}

\mbox{\label{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!VOS\_BIT\_NUMBER@{VOS\_BIT\_NUMBER}}
\index{VOS\_BIT\_NUMBER@{VOS\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{VOS\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define VOS\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}}

