ARM GAS  /tmp/cc5UUagB.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc5UUagB.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41              		.loc 1 70 3 view .LVU3
  42 0004 114B     		ldr	r3, .L3
  43 0006 9A69     		ldr	r2, [r3, #24]
  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/cc5UUagB.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57              		.loc 1 71 3 view .LVU9
  58 0018 DA69     		ldr	r2, [r3, #28]
  59 001a 42F08052 		orr	r2, r2, #268435456
  60 001e DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 0020 DB69     		ldr	r3, [r3, #28]
  63 0022 03F08053 		and	r3, r3, #268435456
  64 0026 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0028 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  69              		.loc 1 75 3 view .LVU13
  70 002a 0022     		movs	r2, #0
  71 002c 0F21     		movs	r1, #15
  72 002e 6FF00100 		mvn	r0, #1
  73 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL0:
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  75              		.loc 1 79 3 view .LVU14
  76              	.LBB4:
  77              		.loc 1 79 3 view .LVU15
  78 0036 064A     		ldr	r2, .L3+4
  79 0038 5368     		ldr	r3, [r2, #4]
  80              	.LVL1:
  81              		.loc 1 79 3 view .LVU16
  82 003a 23F0E063 		bic	r3, r3, #117440512
  83              	.LVL2:
  84              		.loc 1 79 3 view .LVU17
  85 003e 43F00073 		orr	r3, r3, #33554432
  86              	.LVL3:
  87              		.loc 1 79 3 view .LVU18
  88 0042 5360     		str	r3, [r2, #4]
  89              	.LBE4:
  90              		.loc 1 79 3 view .LVU19
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc5UUagB.s 			page 4


  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  91              		.loc 1 84 1 is_stmt 0 view .LVU20
  92 0044 03B0     		add	sp, sp, #12
  93              	.LCFI2:
  94              		.cfi_def_cfa_offset 4
  95              		@ sp needed
  96 0046 5DF804FB 		ldr	pc, [sp], #4
  97              	.L4:
  98 004a 00BF     		.align	2
  99              	.L3:
 100 004c 00100240 		.word	1073876992
 101 0050 00000140 		.word	1073807360
 102              		.cfi_endproc
 103              	.LFE65:
 105              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 106              		.align	1
 107              		.global	HAL_CAN_MspInit
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 111              		.fpu softvfp
 113              	HAL_CAN_MspInit:
 114              	.LVL4:
 115              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @brief CAN MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c ****   * @param hcan: CAN handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c ****   */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 116              		.loc 1 93 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 24
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		.loc 1 93 1 is_stmt 0 view .LVU22
 121 0000 10B5     		push	{r4, lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 8
 124              		.cfi_offset 4, -8
 125              		.cfi_offset 14, -4
 126 0002 86B0     		sub	sp, sp, #24
 127              	.LCFI4:
 128              		.cfi_def_cfa_offset 32
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 129              		.loc 1 94 3 is_stmt 1 view .LVU23
 130              		.loc 1 94 20 is_stmt 0 view .LVU24
 131 0004 0023     		movs	r3, #0
 132 0006 0293     		str	r3, [sp, #8]
 133 0008 0393     		str	r3, [sp, #12]
 134 000a 0493     		str	r3, [sp, #16]
 135 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 136              		.loc 1 95 3 is_stmt 1 view .LVU25
ARM GAS  /tmp/cc5UUagB.s 			page 5


 137              		.loc 1 95 10 is_stmt 0 view .LVU26
 138 000e 0268     		ldr	r2, [r0]
 139              		.loc 1 95 5 view .LVU27
 140 0010 164B     		ldr	r3, .L9
 141 0012 9A42     		cmp	r2, r3
 142 0014 01D0     		beq	.L8
 143              	.LVL5:
 144              	.L5:
  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 106:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 116:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspInit 1 */
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspInit 1 */
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****   }
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c **** }
 145              		.loc 1 124 1 view .LVU28
 146 0016 06B0     		add	sp, sp, #24
 147              	.LCFI5:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 8
 150              		@ sp needed
 151 0018 10BD     		pop	{r4, pc}
 152              	.LVL6:
 153              	.L8:
 154              	.LCFI6:
 155              		.cfi_restore_state
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 156              		.loc 1 101 5 is_stmt 1 view .LVU29
 157              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 159              		.loc 1 101 5 view .LVU31
 160 001a 03F5D633 		add	r3, r3, #109568
 161 001e DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/cc5UUagB.s 			page 6


 162 0020 42F00072 		orr	r2, r2, #33554432
 163 0024 DA61     		str	r2, [r3, #28]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 164              		.loc 1 101 5 view .LVU32
 165 0026 DA69     		ldr	r2, [r3, #28]
 166 0028 02F00072 		and	r2, r2, #33554432
 167 002c 0092     		str	r2, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 168              		.loc 1 101 5 view .LVU33
 169 002e 009A     		ldr	r2, [sp]
 170              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 171              		.loc 1 101 5 view .LVU34
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 172              		.loc 1 103 5 view .LVU35
 173              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 174              		.loc 1 103 5 view .LVU36
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 175              		.loc 1 103 5 view .LVU37
 176 0030 9A69     		ldr	r2, [r3, #24]
 177 0032 42F00402 		orr	r2, r2, #4
 178 0036 9A61     		str	r2, [r3, #24]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 179              		.loc 1 103 5 view .LVU38
 180 0038 9B69     		ldr	r3, [r3, #24]
 181 003a 03F00403 		and	r3, r3, #4
 182 003e 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 183              		.loc 1 103 5 view .LVU39
 184 0040 019B     		ldr	r3, [sp, #4]
 185              	.LBE6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 186              		.loc 1 103 5 view .LVU40
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 187              		.loc 1 108 5 view .LVU41
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 188              		.loc 1 108 25 is_stmt 0 view .LVU42
 189 0042 4FF40063 		mov	r3, #2048
 190 0046 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 109 5 is_stmt 1 view .LVU43
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 110 5 view .LVU44
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 193              		.loc 1 111 5 view .LVU45
 194 0048 094C     		ldr	r4, .L9+4
 195 004a 02A9     		add	r1, sp, #8
 196 004c 2046     		mov	r0, r4
 197              	.LVL7:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 198              		.loc 1 111 5 is_stmt 0 view .LVU46
 199 004e FFF7FEFF 		bl	HAL_GPIO_Init
 200              	.LVL8:
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 201              		.loc 1 113 5 is_stmt 1 view .LVU47
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/cc5UUagB.s 			page 7


 202              		.loc 1 113 25 is_stmt 0 view .LVU48
 203 0052 4FF48053 		mov	r3, #4096
 204 0056 0293     		str	r3, [sp, #8]
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 205              		.loc 1 114 5 is_stmt 1 view .LVU49
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 206              		.loc 1 114 26 is_stmt 0 view .LVU50
 207 0058 0223     		movs	r3, #2
 208 005a 0393     		str	r3, [sp, #12]
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 115 5 is_stmt 1 view .LVU51
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 115 27 is_stmt 0 view .LVU52
 211 005c 0323     		movs	r3, #3
 212 005e 0593     		str	r3, [sp, #20]
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 213              		.loc 1 116 5 is_stmt 1 view .LVU53
 214 0060 02A9     		add	r1, sp, #8
 215 0062 2046     		mov	r0, r4
 216 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL9:
 218              		.loc 1 124 1 is_stmt 0 view .LVU54
 219 0068 D5E7     		b	.L5
 220              	.L10:
 221 006a 00BF     		.align	2
 222              	.L9:
 223 006c 00640040 		.word	1073767424
 224 0070 00080140 		.word	1073809408
 225              		.cfi_endproc
 226              	.LFE66:
 228              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_CAN_MspDeInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu softvfp
 236              	HAL_CAN_MspDeInit:
 237              	.LVL10:
 238              	.LFB67:
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c **** /**
 127:Core/Src/stm32f1xx_hal_msp.c ****   * @brief CAN MSP De-Initialization
 128:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 129:Core/Src/stm32f1xx_hal_msp.c ****   * @param hcan: CAN handle pointer
 130:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 131:Core/Src/stm32f1xx_hal_msp.c ****   */
 132:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 133:Core/Src/stm32f1xx_hal_msp.c **** {
 239              		.loc 1 133 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243              		.loc 1 133 1 is_stmt 0 view .LVU56
 244 0000 08B5     		push	{r3, lr}
 245              	.LCFI7:
 246              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc5UUagB.s 			page 8


 247              		.cfi_offset 3, -8
 248              		.cfi_offset 14, -4
 134:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 249              		.loc 1 134 3 is_stmt 1 view .LVU57
 250              		.loc 1 134 10 is_stmt 0 view .LVU58
 251 0002 0268     		ldr	r2, [r0]
 252              		.loc 1 134 5 view .LVU59
 253 0004 074B     		ldr	r3, .L15
 254 0006 9A42     		cmp	r2, r3
 255 0008 00D0     		beq	.L14
 256              	.LVL11:
 257              	.L11:
 135:Core/Src/stm32f1xx_hal_msp.c ****   {
 136:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 0 */
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspDeInit 0 */
 139:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 143:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN_RX
 144:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN_TX
 145:Core/Src/stm32f1xx_hal_msp.c ****     */
 146:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN CAN1_MspDeInit 1 */
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END CAN1_MspDeInit 1 */
 151:Core/Src/stm32f1xx_hal_msp.c ****   }
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c **** }
 258              		.loc 1 153 1 view .LVU60
 259 000a 08BD     		pop	{r3, pc}
 260              	.LVL12:
 261              	.L14:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 262              		.loc 1 140 5 is_stmt 1 view .LVU61
 263 000c 064A     		ldr	r2, .L15+4
 264 000e D369     		ldr	r3, [r2, #28]
 265 0010 23F00073 		bic	r3, r3, #33554432
 266 0014 D361     		str	r3, [r2, #28]
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 267              		.loc 1 146 5 view .LVU62
 268 0016 4FF4C051 		mov	r1, #6144
 269 001a 0448     		ldr	r0, .L15+8
 270              	.LVL13:
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 271              		.loc 1 146 5 is_stmt 0 view .LVU63
 272 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 273              	.LVL14:
 274              		.loc 1 153 1 view .LVU64
 275 0020 F3E7     		b	.L11
 276              	.L16:
 277 0022 00BF     		.align	2
 278              	.L15:
 279 0024 00640040 		.word	1073767424
 280 0028 00100240 		.word	1073876992
ARM GAS  /tmp/cc5UUagB.s 			page 9


 281 002c 00080140 		.word	1073809408
 282              		.cfi_endproc
 283              	.LFE67:
 285              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_SPI_MspInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu softvfp
 293              	HAL_SPI_MspInit:
 294              	.LVL15:
 295              	.LFB68:
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 155:Core/Src/stm32f1xx_hal_msp.c **** /**
 156:Core/Src/stm32f1xx_hal_msp.c ****   * @brief SPI MSP Initialization
 157:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 158:Core/Src/stm32f1xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 159:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 160:Core/Src/stm32f1xx_hal_msp.c ****   */
 161:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 162:Core/Src/stm32f1xx_hal_msp.c **** {
 296              		.loc 1 162 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 24
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 162 1 is_stmt 0 view .LVU66
 301 0000 10B5     		push	{r4, lr}
 302              	.LCFI8:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 14, -4
 306 0002 86B0     		sub	sp, sp, #24
 307              	.LCFI9:
 308              		.cfi_def_cfa_offset 32
 163:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 309              		.loc 1 163 3 is_stmt 1 view .LVU67
 310              		.loc 1 163 20 is_stmt 0 view .LVU68
 311 0004 0023     		movs	r3, #0
 312 0006 0293     		str	r3, [sp, #8]
 313 0008 0393     		str	r3, [sp, #12]
 314 000a 0493     		str	r3, [sp, #16]
 315 000c 0593     		str	r3, [sp, #20]
 164:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 316              		.loc 1 164 3 is_stmt 1 view .LVU69
 317              		.loc 1 164 10 is_stmt 0 view .LVU70
 318 000e 0268     		ldr	r2, [r0]
 319              		.loc 1 164 5 view .LVU71
 320 0010 174B     		ldr	r3, .L21
 321 0012 9A42     		cmp	r2, r3
 322 0014 01D0     		beq	.L20
 323              	.LVL16:
 324              	.L17:
 165:Core/Src/stm32f1xx_hal_msp.c ****   {
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 0 */
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 0 */
ARM GAS  /tmp/cc5UUagB.s 			page 10


 169:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 170:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 174:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 175:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 176:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 177:Core/Src/stm32f1xx_hal_msp.c ****     */
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 184:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 1 */
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 1 */
 191:Core/Src/stm32f1xx_hal_msp.c **** 
 192:Core/Src/stm32f1xx_hal_msp.c ****   }
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c **** }
 325              		.loc 1 194 1 view .LVU72
 326 0016 06B0     		add	sp, sp, #24
 327              	.LCFI10:
 328              		.cfi_remember_state
 329              		.cfi_def_cfa_offset 8
 330              		@ sp needed
 331 0018 10BD     		pop	{r4, pc}
 332              	.LVL17:
 333              	.L20:
 334              	.LCFI11:
 335              		.cfi_restore_state
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 336              		.loc 1 170 5 is_stmt 1 view .LVU73
 337              	.LBB7:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 338              		.loc 1 170 5 view .LVU74
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 339              		.loc 1 170 5 view .LVU75
 340 001a 03F5EC33 		add	r3, r3, #120832
 341 001e DA69     		ldr	r2, [r3, #28]
 342 0020 42F48042 		orr	r2, r2, #16384
 343 0024 DA61     		str	r2, [r3, #28]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 344              		.loc 1 170 5 view .LVU76
 345 0026 DA69     		ldr	r2, [r3, #28]
 346 0028 02F48042 		and	r2, r2, #16384
 347 002c 0092     		str	r2, [sp]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 348              		.loc 1 170 5 view .LVU77
 349 002e 009A     		ldr	r2, [sp]
 350              	.LBE7:
ARM GAS  /tmp/cc5UUagB.s 			page 11


 170:Core/Src/stm32f1xx_hal_msp.c **** 
 351              		.loc 1 170 5 view .LVU78
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 352              		.loc 1 172 5 view .LVU79
 353              	.LBB8:
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 354              		.loc 1 172 5 view .LVU80
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 355              		.loc 1 172 5 view .LVU81
 356 0030 9A69     		ldr	r2, [r3, #24]
 357 0032 42F00802 		orr	r2, r2, #8
 358 0036 9A61     		str	r2, [r3, #24]
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 359              		.loc 1 172 5 view .LVU82
 360 0038 9B69     		ldr	r3, [r3, #24]
 361 003a 03F00803 		and	r3, r3, #8
 362 003e 0193     		str	r3, [sp, #4]
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 363              		.loc 1 172 5 view .LVU83
 364 0040 019B     		ldr	r3, [sp, #4]
 365              	.LBE8:
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 366              		.loc 1 172 5 view .LVU84
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 367              		.loc 1 178 5 view .LVU85
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 368              		.loc 1 178 25 is_stmt 0 view .LVU86
 369 0042 4FF42043 		mov	r3, #40960
 370 0046 0293     		str	r3, [sp, #8]
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 371              		.loc 1 179 5 is_stmt 1 view .LVU87
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 372              		.loc 1 179 26 is_stmt 0 view .LVU88
 373 0048 0223     		movs	r3, #2
 374 004a 0393     		str	r3, [sp, #12]
 180:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 375              		.loc 1 180 5 is_stmt 1 view .LVU89
 180:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 376              		.loc 1 180 27 is_stmt 0 view .LVU90
 377 004c 0323     		movs	r3, #3
 378 004e 0593     		str	r3, [sp, #20]
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 379              		.loc 1 181 5 is_stmt 1 view .LVU91
 380 0050 084C     		ldr	r4, .L21+4
 381 0052 02A9     		add	r1, sp, #8
 382 0054 2046     		mov	r0, r4
 383              	.LVL18:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 384              		.loc 1 181 5 is_stmt 0 view .LVU92
 385 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL19:
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 387              		.loc 1 183 5 is_stmt 1 view .LVU93
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 388              		.loc 1 183 25 is_stmt 0 view .LVU94
 389 005a 4FF48043 		mov	r3, #16384
 390 005e 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cc5UUagB.s 			page 12


 184:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 391              		.loc 1 184 5 is_stmt 1 view .LVU95
 184:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 392              		.loc 1 184 26 is_stmt 0 view .LVU96
 393 0060 0023     		movs	r3, #0
 394 0062 0393     		str	r3, [sp, #12]
 185:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 395              		.loc 1 185 5 is_stmt 1 view .LVU97
 185:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 396              		.loc 1 185 26 is_stmt 0 view .LVU98
 397 0064 0493     		str	r3, [sp, #16]
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 398              		.loc 1 186 5 is_stmt 1 view .LVU99
 399 0066 02A9     		add	r1, sp, #8
 400 0068 2046     		mov	r0, r4
 401 006a FFF7FEFF 		bl	HAL_GPIO_Init
 402              	.LVL20:
 403              		.loc 1 194 1 is_stmt 0 view .LVU100
 404 006e D2E7     		b	.L17
 405              	.L22:
 406              		.align	2
 407              	.L21:
 408 0070 00380040 		.word	1073756160
 409 0074 000C0140 		.word	1073810432
 410              		.cfi_endproc
 411              	.LFE68:
 413              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 414              		.align	1
 415              		.global	HAL_SPI_MspDeInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 419              		.fpu softvfp
 421              	HAL_SPI_MspDeInit:
 422              	.LVL21:
 423              	.LFB69:
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c **** /**
 197:Core/Src/stm32f1xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 198:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 199:Core/Src/stm32f1xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 200:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 201:Core/Src/stm32f1xx_hal_msp.c ****   */
 202:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 203:Core/Src/stm32f1xx_hal_msp.c **** {
 424              		.loc 1 203 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		.loc 1 203 1 is_stmt 0 view .LVU102
 429 0000 08B5     		push	{r3, lr}
 430              	.LCFI12:
 431              		.cfi_def_cfa_offset 8
 432              		.cfi_offset 3, -8
 433              		.cfi_offset 14, -4
 204:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 434              		.loc 1 204 3 is_stmt 1 view .LVU103
ARM GAS  /tmp/cc5UUagB.s 			page 13


 435              		.loc 1 204 10 is_stmt 0 view .LVU104
 436 0002 0268     		ldr	r2, [r0]
 437              		.loc 1 204 5 view .LVU105
 438 0004 074B     		ldr	r3, .L27
 439 0006 9A42     		cmp	r2, r3
 440 0008 00D0     		beq	.L26
 441              	.LVL22:
 442              	.L23:
 205:Core/Src/stm32f1xx_hal_msp.c ****   {
 206:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 0 */
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 0 */
 209:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 210:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 213:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 214:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 215:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 216:Core/Src/stm32f1xx_hal_msp.c ****     */
 217:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 1 */
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 1 */
 222:Core/Src/stm32f1xx_hal_msp.c ****   }
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c **** }
 443              		.loc 1 224 1 view .LVU106
 444 000a 08BD     		pop	{r3, pc}
 445              	.LVL23:
 446              	.L26:
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 447              		.loc 1 210 5 is_stmt 1 view .LVU107
 448 000c 064A     		ldr	r2, .L27+4
 449 000e D369     		ldr	r3, [r2, #28]
 450 0010 23F48043 		bic	r3, r3, #16384
 451 0014 D361     		str	r3, [r2, #28]
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 452              		.loc 1 217 5 view .LVU108
 453 0016 4FF46041 		mov	r1, #57344
 454 001a 0448     		ldr	r0, .L27+8
 455              	.LVL24:
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 456              		.loc 1 217 5 is_stmt 0 view .LVU109
 457 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 458              	.LVL25:
 459              		.loc 1 224 1 view .LVU110
 460 0020 F3E7     		b	.L23
 461              	.L28:
 462 0022 00BF     		.align	2
 463              	.L27:
 464 0024 00380040 		.word	1073756160
 465 0028 00100240 		.word	1073876992
 466 002c 000C0140 		.word	1073810432
 467              		.cfi_endproc
 468              	.LFE69:
ARM GAS  /tmp/cc5UUagB.s 			page 14


 470              		.text
 471              	.Letext0:
 472              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 473              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 474              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 475              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 476              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 477              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 478              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 479              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 480              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc5UUagB.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc5UUagB.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc5UUagB.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc5UUagB.s:100    .text.HAL_MspInit:000000000000004c $d
     /tmp/cc5UUagB.s:106    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/cc5UUagB.s:113    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/cc5UUagB.s:223    .text.HAL_CAN_MspInit:000000000000006c $d
     /tmp/cc5UUagB.s:229    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/cc5UUagB.s:236    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/cc5UUagB.s:279    .text.HAL_CAN_MspDeInit:0000000000000024 $d
     /tmp/cc5UUagB.s:286    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc5UUagB.s:293    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc5UUagB.s:408    .text.HAL_SPI_MspInit:0000000000000070 $d
     /tmp/cc5UUagB.s:414    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc5UUagB.s:421    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc5UUagB.s:464    .text.HAL_SPI_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
