#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001064720 .scope module, "tb_Load" "tb_Load" 2 3;
 .timescale 0 0;
v00000000010cc160_0 .var "clk", 0 0;
S_00000000010648b0 .scope module, "tb" "Load" 2 8, 3 12 0, S_0000000001064720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v00000000010c7ed0_0 .net "ALUInput", 3 0, v0000000001071930_0;  1 drivers
v00000000010c7cf0_0 .var "ALUSrc", 0 0;
v00000000010c7750_0 .var "ALUop", 1 0;
v00000000010c85b0_0 .var "MemRead", 0 0;
v00000000010c7390_0 .var "MemToReg", 0 0;
v00000000010c8a10_0 .var "MemWrite", 0 0;
v00000000010c8ab0_0 .var "PC", 31 0;
v00000000010c7d90_0 .var "PCSrc", 0 0;
v00000000010c7e30_0 .var "RegDst", 0 0;
v00000000010c8d30_0 .var "RegRead", 0 0;
v00000000010c71b0_0 .var "RegWrite", 0 0;
v00000000010c86f0_0 .net "address", 25 0, v0000000001071110_0;  1 drivers
v00000000010c8dd0_0 .var "branch_signal", 0 0;
v00000000010c7f70_0 .net "clock", 0 0, v00000000010cc160_0;  1 drivers
v00000000010c8790_0 .net "flag", 0 0, v00000000010711b0_0;  1 drivers
v00000000010c7430_0 .net "funct", 5 0, v0000000001070e90_0;  1 drivers
v00000000010c8150_0 .net "immediate", 31 0, v0000000001071bb0_0;  1 drivers
v00000000010c8e70_0 .net "instruction", 31 0, v0000000001071a70_0;  1 drivers
v00000000010c74d0_0 .net "memory_read_data", 31 0, v00000000010c7a70_0;  1 drivers
v00000000010c8290_0 .net "opcode", 5 0, L_00000000010cbc60;  1 drivers
v00000000010c8330_0 .net "rd", 4 0, v00000000010714d0_0;  1 drivers
v00000000010c76b0_0 .net "rs", 4 0, v00000000010719d0_0;  1 drivers
v00000000010c7930_0 .net "rs_content", 31 0, v00000000010c8010_0;  1 drivers
v00000000010c79d0_0 .net "rt", 4 0, v0000000001070d50_0;  1 drivers
v00000000010c83d0_0 .net "rt_content", 31 0, v00000000010c77f0_0;  1 drivers
v00000000010ccb60_0 .net "shamt", 4 0, v0000000001071610_0;  1 drivers
v00000000010cd380_0 .net "write_data", 31 0, v0000000001070f30_0;  1 drivers
E_00000000010699d0 .event posedge, v00000000010c8830_0;
S_000000000104e060 .scope module, "p1" "read_instructions" 3 56, 4 4 0, S_00000000010648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 32 "program_counter";
v0000000001071a70_0 .var "instruction", 31 0;
v0000000001071b10 .array "instructions", 2 0, 31 0;
v0000000001071750_0 .net "program_counter", 31 0, v00000000010c8ab0_0;  1 drivers
E_000000000106a190 .event edge, v0000000001071750_0;
S_000000000104e1f0 .scope module, "p2" "parse_instruction" 3 57, 5 4 0, S_00000000010648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "shamt";
    .port_info 5 /OUTPUT 6 "funct";
    .port_info 6 /OUTPUT 32 "extended_immediate";
    .port_info 7 /OUTPUT 26 "address";
    .port_info 8 /INPUT 32 "instruction";
    .port_info 9 /INPUT 32 "p_count";
v0000000001071110_0 .var "address", 25 0;
v0000000001071bb0_0 .var "extended_immediate", 31 0;
v0000000001070e90_0 .var "funct", 5 0;
v0000000001071570_0 .net "instruction", 31 0, v0000000001071a70_0;  alias, 1 drivers
v0000000001071890_0 .net "opcode", 5 0, L_00000000010cbc60;  alias, 1 drivers
v0000000001071c50_0 .net "p_count", 31 0, v00000000010c8ab0_0;  alias, 1 drivers
v00000000010714d0_0 .var "rd", 4 0;
v00000000010719d0_0 .var "rs", 4 0;
v0000000001070d50_0 .var "rt", 4 0;
v0000000001071610_0 .var "shamt", 4 0;
E_0000000001069a10 .event edge, v0000000001071a70_0;
L_00000000010cbc60 .part v0000000001071a70_0, 26, 6;
S_000000000104bf00 .scope module, "p3" "alu_control_unit" 3 58, 6 3 0, S_00000000010648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUInput";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 2 "ALUop";
v0000000001071930_0 .var "ALUInput", 3 0;
v00000000010712f0_0 .net "ALUop", 1 0, v00000000010c7750_0;  1 drivers
v00000000010716b0_0 .net "funct", 5 0, v0000000001070e90_0;  alias, 1 drivers
E_0000000001069450 .event edge, v0000000001070e90_0, v00000000010712f0_0;
S_000000000104c090 .scope module, "p4" "ALU32bit" 3 59, 7 4 0, S_00000000010648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_result";
    .port_info 1 /OUTPUT 1 "flag";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 32 "immediate";
    .port_info 7 /INPUT 1 "ALUSrc";
    .port_info 8 /INPUT 4 "ALUInput";
v0000000001071250_0 .net "ALUInput", 3 0, v0000000001071930_0;  alias, 1 drivers
v0000000001070df0_0 .net "ALUSrc", 0 0, v00000000010c7cf0_0;  1 drivers
v0000000001070f30_0 .var "ALU_result", 31 0;
v00000000010711b0_0 .var "flag", 0 0;
v0000000001070fd0_0 .net "immediate", 31 0, v0000000001071bb0_0;  alias, 1 drivers
v0000000001071070_0 .net "rs", 4 0, v00000000010719d0_0;  alias, 1 drivers
v0000000001071390_0 .net "rs_content", 31 0, v00000000010c8010_0;  alias, 1 drivers
v00000000010c8f10_0 .net "rt", 4 0, v0000000001070d50_0;  alias, 1 drivers
v00000000010c8470_0 .net "rt_content", 31 0, v00000000010c77f0_0;  alias, 1 drivers
v00000000010c7bb0_0 .var/s "signed_rs", 31 0;
v00000000010c7890_0 .var/s "signed_rt", 31 0;
E_0000000001069490 .event edge, v00000000010c8470_0, v0000000001071390_0, v0000000001071930_0;
S_0000000001053df0 .scope module, "p5" "read_write_memory" 3 60, 8 4 0, S_00000000010648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
v00000000010c7110_0 .net "MemRead", 0 0, v00000000010c85b0_0;  1 drivers
v00000000010c8c90_0 .net "MemWrite", 0 0, v00000000010c8a10_0;  1 drivers
v00000000010c7070_0 .net "address", 31 0, v0000000001070f30_0;  alias, 1 drivers
v00000000010c7250 .array "data_mem", 31 0, 31 0;
v00000000010c8510_0 .net "opcode", 5 0, L_00000000010cbc60;  alias, 1 drivers
v00000000010c7a70_0 .var "read_data", 31 0;
v00000000010c7570_0 .net "write_data", 31 0, v00000000010c77f0_0;  alias, 1 drivers
E_0000000001069510 .event edge, v0000000001070f30_0;
S_0000000001053f80 .scope module, "p6" "read_write_registers" 3 61, 9 4 0, S_00000000010648b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1";
    .port_info 1 /OUTPUT 32 "read_data_2";
    .port_info 2 /INPUT 32 "read_mem_data";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "rs";
    .port_info 5 /INPUT 5 "rt";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 6 "opcode";
    .port_info 8 /INPUT 1 "RegRead";
    .port_info 9 /INPUT 1 "RegWrite";
    .port_info 10 /INPUT 1 "RegDst";
    .port_info 11 /INPUT 1 "MemToReg";
    .port_info 12 /INPUT 1 "clk";
v00000000010c88d0_0 .net "MemToReg", 0 0, v00000000010c7390_0;  1 drivers
v00000000010c7b10_0 .net "RegDst", 0 0, v00000000010c7e30_0;  1 drivers
v00000000010c8b50_0 .net "RegRead", 0 0, v00000000010c8d30_0;  1 drivers
v00000000010c72f0_0 .net "RegWrite", 0 0, v00000000010c71b0_0;  1 drivers
v00000000010c8830_0 .net "clk", 0 0, v00000000010cc160_0;  alias, 1 drivers
v00000000010c7c50_0 .net "opcode", 5 0, L_00000000010cbc60;  alias, 1 drivers
v00000000010c81f0_0 .net "rd", 4 0, v00000000010714d0_0;  alias, 1 drivers
v00000000010c8010_0 .var "read_data_1", 31 0;
v00000000010c77f0_0 .var "read_data_2", 31 0;
v00000000010c80b0_0 .net "read_mem_data", 31 0, v00000000010c7a70_0;  alias, 1 drivers
v00000000010c8650 .array "registers", 0 31, 31 0;
v00000000010c7610_0 .net "rs", 4 0, v00000000010719d0_0;  alias, 1 drivers
v00000000010c8970_0 .net "rt", 4 0, v0000000001070d50_0;  alias, 1 drivers
v00000000010c8bf0_0 .net "write_data", 31 0, v0000000001070f30_0;  alias, 1 drivers
E_00000000010694d0 .event edge, v0000000001070d50_0, v00000000010719d0_0;
E_0000000001069550 .event edge, v0000000001070f30_0, v00000000010c7a70_0, v00000000010714d0_0;
    .scope S_000000000104e060;
T_0 ;
    %vpi_call 4 12 "$readmemb", "instructions.mem", v0000000001071b10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000000000104e060;
T_1 ;
    %wait E_000000000106a190;
    %ix/getv 4, v0000000001071750_0;
    %load/vec4a v0000000001071b10, 4;
    %store/vec4 v0000000001071a70_0, 0, 32;
    %vpi_call 4 17 "$display", "Instruction : %32b , PC : %32b", v0000000001071a70_0, v0000000001071750_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000104e1f0;
T_2 ;
    %wait E_0000000001069a10;
    %load/vec4 v0000000001071890_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000001071570_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000000001071610_0, 0, 5;
    %load/vec4 v0000000001071570_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000000010714d0_0, 0, 5;
    %load/vec4 v0000000001071570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001070d50_0, 0, 5;
    %load/vec4 v0000000001071570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000010719d0_0, 0, 5;
    %load/vec4 v0000000001071570_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000000001070e90_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001071890_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001071890_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000001071570_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0000000001071110_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000001071570_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001070d50_0, 0, 5;
    %load/vec4 v0000000001071570_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000010719d0_0, 0, 5;
    %load/vec4 v0000000001071570_0;
    %parti/s 16, 0, 2;
    %pad/s 32;
    %store/vec4 v0000000001071bb0_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000104bf00;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000000000104bf00;
T_4 ;
    %wait E_0000000001069450;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
    %load/vec4 v00000000010712f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010712f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010712f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v00000000010716b0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
T_4.6 ;
    %load/vec4 v00000000010716b0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
T_4.8 ;
    %load/vec4 v00000000010716b0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
T_4.10 ;
    %load/vec4 v00000000010716b0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
T_4.12 ;
    %load/vec4 v00000000010716b0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000001071930_0, 0, 4;
T_4.14 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000104c090;
T_5 ;
    %wait E_0000000001069490;
    %load/vec4 v0000000001071390_0;
    %store/vec4 v00000000010c7bb0_0, 0, 32;
    %load/vec4 v0000000001070df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000001070fd0_0;
    %store/vec4 v00000000010c7890_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010c8470_0;
    %store/vec4 v00000000010c7890_0, 0, 32;
T_5.1 ;
    %load/vec4 v0000000001071250_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v00000000010c7bb0_0;
    %load/vec4 v00000000010c7890_0;
    %add;
    %store/vec4 v0000000001070f30_0, 0, 32;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v00000000010c7bb0_0;
    %load/vec4 v00000000010c7890_0;
    %sub;
    %store/vec4 v0000000001070f30_0, 0, 32;
    %load/vec4 v0000000001070f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010711b0_0, 0, 1;
T_5.9 ;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000000001071390_0;
    %load/vec4 v00000000010c8470_0;
    %and;
    %store/vec4 v0000000001070f30_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000000001071390_0;
    %load/vec4 v00000000010c8470_0;
    %or;
    %store/vec4 v0000000001070f30_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0000000001071390_0;
    %load/vec4 v00000000010c8470_0;
    %or;
    %inv;
    %store/vec4 v0000000001070f30_0, 0, 32;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v00000000010c7bb0_0;
    %load/vec4 v00000000010c7890_0;
    %cmp/s;
    %jmp/0xz  T_5.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001070f30_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001070f30_0, 0, 32;
T_5.12 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000104c090;
T_6 ;
    %vpi_call 7 65 "$monitor", "RS : %32b, RT/Immediate : %32b, Result : %32b\012", v0000000001071390_0, v00000000010c7890_0, v0000000001070f30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000001053df0;
T_7 ;
    %vpi_call 8 17 "$readmemb", "data.mem", v00000000010c7250, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000001053df0;
T_8 ;
    %wait E_0000000001069510;
    %load/vec4 v00000000010c8c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000010c8510_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000010c7570_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000010c7070_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c7250, 4, 5;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000010c8510_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v00000000010c7570_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v00000000010c7070_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c7250, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000000010c7570_0;
    %ix/getv 4, v00000000010c7070_0;
    %store/vec4a v00000000010c7250, 4, 0;
T_8.5 ;
T_8.3 ;
    %vpi_call 8 32 "$writememb", "data.mem", v00000000010c7250 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001053df0;
T_9 ;
    %wait E_0000000001069510;
    %load/vec4 v00000000010c7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v00000000010c7070_0;
    %load/vec4a v00000000010c7250, 4;
    %store/vec4 v00000000010c7a70_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001053f80;
T_10 ;
    %vpi_call 9 15 "$readmemb", "registers.mem", v00000000010c8650 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000001053f80;
T_11 ;
    %wait E_0000000001069550;
    %load/vec4 v00000000010c72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000010c7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000010c88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v00000000010c80b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010c81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
T_11.6 ;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v00000000010c80b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010c81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v00000000010c80b0_0;
    %load/vec4 v00000000010c81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010c8650, 4, 0;
T_11.9 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v00000000010c8bf0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010c81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
T_11.10 ;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v00000000010c8bf0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010c81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v00000000010c8bf0_0;
    %load/vec4 v00000000010c81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010c8650, 4, 0;
T_11.13 ;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000010c88d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_11.16, 4;
    %load/vec4 v00000000010c80b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
T_11.16 ;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v00000000010c80b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v00000000010c80b0_0;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010c8650, 4, 0;
T_11.19 ;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_11.20, 4;
    %load/vec4 v00000000010c8bf0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
T_11.20 ;
    %load/vec4 v00000000010c7c50_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_11.22, 4;
    %load/vec4 v00000000010c8bf0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000000010c8650, 4, 5;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v00000000010c8bf0_0;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000010c8650, 4, 0;
T_11.23 ;
T_11.15 ;
T_11.3 ;
    %vpi_call 9 73 "$writememb", "registers.mem", v00000000010c8650 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000001053f80;
T_12 ;
    %wait E_00000000010694d0;
    %load/vec4 v00000000010c8b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000010c7610_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010c8650, 4;
    %store/vec4 v00000000010c8010_0, 0, 32;
    %load/vec4 v00000000010c8970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010c8650, 4;
    %store/vec4 v00000000010c77f0_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000010648b0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010c8ab0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000010648b0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c85b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c71b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c7e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c8dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c7cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c7d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c7390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000010c7750_0, 0, 2;
    %end;
    .thread T_14;
    .scope S_00000000010648b0;
T_15 ;
    %wait E_00000000010699d0;
    %load/vec4 v00000000010c8dd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010c8790_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000010c8ab0_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000010c8150_0;
    %add;
    %store/vec4 v00000000010c8ab0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000010c8ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010c8ab0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000001064720;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010cc160_0, 0, 1;
    %delay 490, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000000001064720;
T_17 ;
    %vpi_call 2 19 "$dumpfile", "load.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001064720 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000000001064720;
T_18 ;
    %delay 100, 0;
    %load/vec4 v00000000010cc160_0;
    %inv;
    %store/vec4 v00000000010cc160_0, 0, 1;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Load_tb.v";
    "./Load.v";
    "./Instruction_read.v";
    "./../Module 3 - Instruction Fetch/parse_instruction.v";
    "./../Module 2 - ALU Control/ALUcontrol.v";
    "./../Module 1 - ALU/ALU32bit.v";
    "./Memory_read_write.v";
    "./Register_read_write.v";
