INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/and32/and32.srcs/sources_1/new/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/LAB0/Logic/and32/and32.srcs/sim_1/new/and32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32_tb
