

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Thu Dec  1 21:55:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_VITIS_LOOP_10_1_U0  |dataflow_in_loop_VITIS_LOOP_10_1  |     1157|     1157|  10.828 us|  10.828 us|  1158|  1158|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|      1159|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|    592|    148|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    583|   2951|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|     65|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1240|   3126|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      3|     17|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                      |control_s_axi                     |        0|   0|   74|   104|    0|
    |dataflow_in_loop_VITIS_LOOP_10_1_U0  |dataflow_in_loop_VITIS_LOOP_10_1  |        0|   0|  509|  2847|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                |                                  |        0|   0|  583|  2951|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+-----+----+------------+------------+
    |ap_loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |ap_loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |ap_bound_minus_1               |         -|   0|  148|  36|          32|           1|
    |ap_bound_minus_1_output        |         -|   0|  148|  36|          32|           1|
    |ap_bound_read                  |       and|   0|    0|   2|           1|           1|
    |ap_bound_ack                   |        or|   0|    0|   2|           1|           1|
    +-------------------------------+----------+----+-----+----+------------+------------+
    |Total                          |          |   0|  592| 148|         130|           6|
    +-------------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_bound_reg_ack               |   9|          2|    1|          2|
    |ap_loop_dataflow_input_count   |   9|          2|   32|         64|
    |ap_loop_dataflow_output_count  |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|   65|        130|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_bound_reg_ack               |   1|   0|    1|          0|
    |ap_loop_dataflow_input_count   |  32|   0|   32|          0|
    |ap_loop_dataflow_output_count  |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  65|   0|   65|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     accelerator|  return value|
|In_r_TDATA             |   in|    8|        axis|            In_r|       pointer|
|In_r_TVALID            |   in|    1|        axis|            In_r|       pointer|
|In_r_TREADY            |  out|    1|        axis|            In_r|       pointer|
|Out_r_TDATA            |  out|    8|        axis|  Out_r_V_data_V|       pointer|
|Out_r_TKEEP            |  out|    1|        axis|  Out_r_V_keep_V|       pointer|
|Out_r_TSTRB            |  out|    1|        axis|  Out_r_V_strb_V|       pointer|
|Out_r_TUSER            |  out|    1|        axis|  Out_r_V_user_V|       pointer|
|Out_r_TLAST            |  out|    1|        axis|  Out_r_V_last_V|       pointer|
|Out_r_TID              |  out|    1|        axis|    Out_r_V_id_V|       pointer|
|Out_r_TDEST            |  out|    1|        axis|  Out_r_V_dest_V|       pointer|
|Out_r_TVALID           |  out|    1|        axis|  Out_r_V_dest_V|       pointer|
|Out_r_TREADY           |   in|    1|        axis|  Out_r_V_dest_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

