/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  reg [23:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_40z;
  wire [23:0] celloutsig_0_47z;
  wire [9:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  reg [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [30:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = celloutsig_0_18z[8:0] - { celloutsig_0_7z[15], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[79], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } - in_data[42:30];
  assign celloutsig_0_27z = { in_data[28:21], celloutsig_0_17z } - { celloutsig_0_2z[10:4], celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_29z = { celloutsig_0_5z[4:3], celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_19z } - { celloutsig_0_24z[8:3], celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_5z[4:1], celloutsig_0_9z, celloutsig_0_3z } - celloutsig_0_22z[10:5];
  assign celloutsig_0_38z = { celloutsig_0_7z[8:5], celloutsig_0_30z } - in_data[90:86];
  assign celloutsig_0_40z = { celloutsig_0_29z[17:11], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_3z } - { celloutsig_0_27z[9:0], celloutsig_0_0z, celloutsig_0_38z };
  assign celloutsig_0_47z = { celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_15z } - { celloutsig_0_27z[7:6], celloutsig_0_31z, celloutsig_0_40z };
  assign celloutsig_0_48z = { celloutsig_0_40z[15:8], celloutsig_0_14z, celloutsig_0_34z } - { celloutsig_0_2z[8:0], celloutsig_0_36z };
  assign celloutsig_1_0z = in_data[185:177] - in_data[120:112];
  assign celloutsig_1_1z = in_data[172:168] - in_data[103:99];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z } - { celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[153:143], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } - { in_data[133:128], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_5z[22:19] - { in_data[157:155], celloutsig_1_6z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_5z[11:3], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[10:4] - celloutsig_0_2z[11:5];
  assign celloutsig_1_12z = { in_data[173:171], celloutsig_1_6z, celloutsig_1_1z } - celloutsig_1_8z[10:2];
  assign celloutsig_1_15z = { in_data[135:125], celloutsig_1_14z } - celloutsig_1_5z[16:5];
  assign celloutsig_1_18z = { celloutsig_1_12z[7:1], celloutsig_1_7z } - { celloutsig_1_12z[8:3], celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[65:49] - { in_data[92:90], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_2z[8:3] - celloutsig_0_2z[7:2];
  assign celloutsig_0_16z = celloutsig_0_12z[5:2] - { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_17z = in_data[43:41] - celloutsig_0_8z[2:0];
  assign celloutsig_0_20z = { celloutsig_0_5z[3], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z } - { in_data[52:44], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_13z } - { celloutsig_0_20z[6:0], celloutsig_0_14z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_8z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_2z[5:2];
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 24'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_18z = { celloutsig_0_8z[2:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_0z = ~((in_data[47] & in_data[26]) | (in_data[45] & in_data[87]));
  assign celloutsig_0_25z = ~((celloutsig_0_16z[3] & celloutsig_0_7z[14]) | (celloutsig_0_1z & celloutsig_0_13z));
  assign celloutsig_0_28z = ~((in_data[46] & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_15z));
  assign celloutsig_0_30z = ~((celloutsig_0_15z & celloutsig_0_8z[3]) | (celloutsig_0_1z & celloutsig_0_13z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[0] & in_data[36]) | (celloutsig_0_2z[10] & celloutsig_0_2z[5]));
  assign celloutsig_0_34z = ~((celloutsig_0_10z & celloutsig_0_12z[1]) | (celloutsig_0_18z[12] & celloutsig_0_17z[0]));
  assign celloutsig_0_36z = ~((celloutsig_0_28z & celloutsig_0_11z) | (celloutsig_0_6z & celloutsig_0_21z));
  assign celloutsig_0_4z = ~((in_data[16] & celloutsig_0_1z) | (celloutsig_0_1z & in_data[45]));
  assign celloutsig_1_2z = ~((in_data[101] & in_data[169]) | (in_data[142] & celloutsig_1_1z[1]));
  assign celloutsig_1_4z = ~((in_data[169] & celloutsig_1_0z[6]) | (celloutsig_1_3z[3] & celloutsig_1_0z[7]));
  assign celloutsig_1_6z = ~((celloutsig_1_0z[1] & celloutsig_1_4z) | (celloutsig_1_5z[18] & in_data[131]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_7z[1]) | (celloutsig_1_2z & celloutsig_1_3z[3]));
  assign celloutsig_1_11z = ~((in_data[175] & in_data[181]) | (celloutsig_1_4z & celloutsig_1_3z[3]));
  assign celloutsig_1_14z = ~((celloutsig_1_11z & celloutsig_1_9z) | (celloutsig_1_1z[4] & celloutsig_1_12z[3]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z[11] & celloutsig_0_5z[6]) | (celloutsig_0_1z & celloutsig_0_2z[5]));
  assign celloutsig_1_19z = ~((celloutsig_1_18z[9] & celloutsig_1_15z[2]) | (celloutsig_1_2z & celloutsig_1_8z[7]));
  assign celloutsig_0_9z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_2z[4] & celloutsig_0_2z[6]));
  assign celloutsig_0_10z = ~((celloutsig_0_2z[12] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_8z[2]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_7z[12]) | (celloutsig_0_8z[3] & celloutsig_0_5z[0]));
  assign celloutsig_0_13z = ~((celloutsig_0_7z[5] & celloutsig_0_11z) | (celloutsig_0_1z & in_data[2]));
  assign celloutsig_0_1z = ~((in_data[45] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z & celloutsig_0_9z) | (celloutsig_0_11z & in_data[17]));
  assign celloutsig_0_15z = ~((celloutsig_0_8z[1] & celloutsig_0_12z[0]) | (celloutsig_0_5z[5] & celloutsig_0_6z));
  assign celloutsig_0_19z = ~((celloutsig_0_8z[2] & celloutsig_0_15z) | (celloutsig_0_18z[23] & in_data[71]));
  assign celloutsig_0_21z = ~((celloutsig_0_15z & celloutsig_0_8z[3]) | (celloutsig_0_16z[1] & celloutsig_0_5z[0]));
  assign { out_data[138:128], out_data[96], out_data[55:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
