/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [12:0] _01_;
  reg [3:0] _02_;
  reg [17:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [16:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [12:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire [13:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  reg [19:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire [42:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_3z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 13'h0000;
    else _01_ <= in_data[143:131];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_13z[7:4];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_0_13z, celloutsig_0_29z };
  assign celloutsig_0_0z = in_data[50:47] & in_data[17:14];
  assign celloutsig_0_3z = celloutsig_0_1z[2:0] & celloutsig_0_0z[2:0];
  assign celloutsig_0_33z = celloutsig_0_8z & celloutsig_0_29z;
  assign celloutsig_0_34z = { celloutsig_0_31z[4:0], celloutsig_0_25z } & { in_data[11:9], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_37z = celloutsig_0_32z[16:4] & { celloutsig_0_8z[3], _02_, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_38z = { celloutsig_0_24z[5], celloutsig_0_10z } & celloutsig_0_9z[5:2];
  assign celloutsig_0_40z = { celloutsig_0_17z[3:0], celloutsig_0_38z, celloutsig_0_5z } & { celloutsig_0_33z, celloutsig_0_9z };
  assign celloutsig_0_41z = celloutsig_0_7z[9:1] & { celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_0_54z = { celloutsig_0_28z[1], celloutsig_0_11z, celloutsig_0_25z } & { celloutsig_0_41z[7:4], _02_, celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[167:160] & { in_data[150:146], celloutsig_1_0z };
  assign celloutsig_0_5z = _00_[6:4] & celloutsig_0_1z[2:0];
  assign celloutsig_1_8z = celloutsig_1_7z[5:1] & _01_[12:8];
  assign celloutsig_0_6z = { in_data[93:89], celloutsig_0_2z, celloutsig_0_2z } & in_data[35:13];
  assign celloutsig_1_11z = _01_[10:4] & celloutsig_1_7z;
  assign celloutsig_1_14z = celloutsig_1_6z[14:4] & celloutsig_1_12z[10:0];
  assign celloutsig_0_7z = celloutsig_0_6z[19:2] & { _00_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_2z[5:2] & celloutsig_0_1z;
  assign celloutsig_0_1z = celloutsig_0_0z & celloutsig_0_0z;
  assign celloutsig_0_13z = { celloutsig_0_11z[1:0], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z } & { celloutsig_0_7z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_15z = celloutsig_0_7z[9:6] & celloutsig_0_0z;
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } & { in_data[16:11], celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_0z } & { in_data[36:32], celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_2z[7:3] & in_data[80:76];
  assign celloutsig_0_26z = celloutsig_0_15z[3:1] & celloutsig_0_2z[4:2];
  assign celloutsig_0_27z = { celloutsig_0_0z[3:2], celloutsig_0_15z } & celloutsig_0_24z[9:4];
  assign celloutsig_0_28z = celloutsig_0_7z[16:12] & { celloutsig_0_3z[1], celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_19z[13:9], celloutsig_0_29z } ~^ { _03_[15:10], celloutsig_0_10z };
  assign celloutsig_0_32z = { celloutsig_0_13z[13:6], celloutsig_0_11z, celloutsig_0_0z } ~^ { in_data[45:32], celloutsig_0_3z };
  assign celloutsig_0_53z = { celloutsig_0_37z[9:0], celloutsig_0_38z } ~^ { celloutsig_0_40z[6:3], celloutsig_0_34z };
  assign celloutsig_1_0z = in_data[167:165] ~^ in_data[131:129];
  assign celloutsig_1_2z = { in_data[107:96], celloutsig_1_1z } ~^ in_data[143:124];
  assign celloutsig_1_3z = in_data[186:166] ~^ { celloutsig_1_0z[0], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_2z[15:6] ~^ celloutsig_1_2z[14:5];
  assign celloutsig_1_6z = { celloutsig_1_3z[13:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } ~^ { celloutsig_1_2z[10:2], celloutsig_1_3z, _01_ };
  assign celloutsig_1_7z = celloutsig_1_3z[15:9] ~^ { celloutsig_1_6z[10:7], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[5:0], celloutsig_1_1z } ~^ celloutsig_1_6z[28:15];
  assign celloutsig_1_16z = celloutsig_1_11z[6:2] ~^ celloutsig_1_12z[14:10];
  assign celloutsig_1_18z = celloutsig_1_1z[6:2] ~^ celloutsig_1_14z[10:6];
  assign celloutsig_1_19z = celloutsig_1_16z[2:0] ~^ celloutsig_1_9z[13:11];
  assign celloutsig_0_8z = _00_[5:2] ~^ in_data[79:76];
  assign celloutsig_0_9z = celloutsig_0_7z[12:6] ~^ { celloutsig_0_8z[2:0], celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_2z[6:4] ~^ celloutsig_0_6z[6:4];
  assign celloutsig_0_11z = { celloutsig_0_6z[13], celloutsig_0_0z } ~^ { celloutsig_0_6z[20:19], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_13z[6:3] ~^ celloutsig_0_6z[19:16];
  assign celloutsig_0_17z = { celloutsig_0_0z[3:1], _02_ } ~^ { celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_2z[5:2], celloutsig_0_10z, celloutsig_0_17z } ~^ { _00_[6:2], celloutsig_0_2z };
  assign celloutsig_0_24z = { _00_[5:1], celloutsig_0_14z, celloutsig_0_3z } ~^ { celloutsig_0_18z[1:0], _00_, celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_27z[4:1] ~^ celloutsig_0_24z[5:2];
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 20'h00000;
    else if (clkin_data[192]) celloutsig_1_12z = { celloutsig_1_3z[18:4], celloutsig_1_8z };
  assign { out_data[132:128], out_data[98:96], out_data[45:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
