module seq_plus_two (
    input clk,  // clock
    input rst,  // reset
    output out[16]
  ) {
  dff register_1[16] (#INIT(0), .clk(clk), .rst(rst));
  adder16 plus_two;
  always {
    plus_two.y = 16h02;
    plus_two.x = register_1.q;
    plus_two.cin = b0;
    register_1.d = plus_two.s;
    out = plus_two.s;
  }
}
