{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701108019047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701108019047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 12:00:18 2023 " "Processing started: Mon Nov 27 12:00:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701108019047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108019047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDDriver -c LCDDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDDriver -c LCDDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108019047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701108019134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701108019134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COMANDOS_LCD_REVC.vhd 2 0 " "Found 2 design units, including 0 entities, in source file COMANDOS_LCD_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD_REVC " "Found design unit 1: COMANDOS_LCD_REVC" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/COMANDOS_LCD_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD_REVC-body " "Found design unit 2: COMANDOS_LCD_REVC-body" {  } { { "COMANDOS_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/COMANDOS_LCD_REVC.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108023563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CARACTERES_ESPECIALES_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CARACTERES_ESPECIALES_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/CARACTERES_ESPECIALES_REVC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023564 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES_REVC " "Found entity 1: CARACTERES_ESPECIALES_REVC" {  } { { "CARACTERES_ESPECIALES_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/CARACTERES_ESPECIALES_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108023564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROCESADOR_LCD_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PROCESADOR_LCD_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD_REVC-Behavioral" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023565 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD_REVC " "Found entity 1: PROCESADOR_LCD_REVC" {  } { { "PROCESADOR_LCD_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/PROCESADOR_LCD_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108023565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LIB_LCD_INTESC_REVC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LIB_LCD_INTESC_REVC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_INTESC_REVC-Behavioral " "Found design unit 1: LIB_LCD_INTESC_REVC-Behavioral" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LIB_LCD_INTESC_REVC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023566 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_INTESC_REVC " "Found entity 1: LIB_LCD_INTESC_REVC" {  } { { "LIB_LCD_INTESC_REVC.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LIB_LCD_INTESC_REVC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108023566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCDDriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCDDriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDriver-rtl " "Found design unit 1: LCDDriver-rtl" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023566 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDDriver " "Found entity 1: LCDDriver" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701108023566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108023566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDDriver " "Elaborating entity \"LCDDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701108023594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_RX_Done LCDDriver.vhd(120) " "Verilog HDL or VHDL warning at LCDDriver.vhd(120): object \"r_RX_Done\" assigned a value but never read" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701108023596 "|LCDDriver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_RX_Data LCDDriver.vhd(122) " "Verilog HDL or VHDL warning at LCDDriver.vhd(122): object \"r_RX_Data\" assigned a value but never read" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701108023596 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_TX_Start LCDDriver.vhd(123) " "VHDL Signal Declaration warning at LCDDriver.vhd(123): used implicit default value for signal \"r_TX_Start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701108023596 "|LCDDriver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_RX_Error LCDDriver.vhd(124) " "Verilog HDL or VHDL warning at LCDDriver.vhd(124): object \"r_RX_Error\" assigned a value but never read" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701108023596 "|LCDDriver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Busy LCDDriver.vhd(125) " "Verilog HDL or VHDL warning at LCDDriver.vhd(125): object \"r_TX_Busy\" assigned a value but never read" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701108023596 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_Debounce_Reset LCDDriver.vhd(132) " "VHDL Signal Declaration warning at LCDDriver.vhd(132): used explicit default value for signal \"r_Debounce_Reset\" because signal was never assigned a value" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701108023596 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Count_Bytes LCDDriver.vhd(252) " "VHDL Process Statement warning at LCDDriver.vhd(252): signal \"r_Count_Bytes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Count_Bytes LCDDriver.vhd(255) " "VHDL Process Statement warning at LCDDriver.vhd(255): signal \"r_Count_Bytes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_TX_Data LCDDriver.vhd(257) " "VHDL Process Statement warning at LCDDriver.vhd(257): signal \"i_TX_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_TX_Data LCDDriver.vhd(259) " "VHDL Process Statement warning at LCDDriver.vhd(259): signal \"i_TX_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_TX_Data LCDDriver.vhd(261) " "VHDL Process Statement warning at LCDDriver.vhd(261): signal \"i_TX_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_TX_Data LCDDriver.vhd(263) " "VHDL Process Statement warning at LCDDriver.vhd(263): signal \"i_TX_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_Count_Bytes LCDDriver.vhd(272) " "VHDL Process Statement warning at LCDDriver.vhd(272): signal \"r_Count_Bytes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_Count_Bytes LCDDriver.vhd(249) " "VHDL Process Statement warning at LCDDriver.vhd(249): inferring latch(es) for signal or variable \"r_Count_Bytes\", which holds its previous value in one or more paths through the process" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 249 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701108023598 "|LCDDriver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_Data_TX_Send LCDDriver.vhd(249) " "VHDL Process Statement warning at LCDDriver.vhd(249): inferring latch(es) for signal or variable \"r_Data_TX_Send\", which holds its previous value in one or more paths through the process" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 249 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701108023599 "|LCDDriver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_Ready_To_Send LCDDriver.vhd(249) " "VHDL Process Statement warning at LCDDriver.vhd(249): inferring latch(es) for signal or variable \"r_Ready_To_Send\", which holds its previous value in one or more paths through the process" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 249 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701108023599 "|LCDDriver"}
{ "Error" "EVRFX_VHDL_1078_UNCONVERTED" "LCDDriver.vhd(282) " "VHDL error at LCDDriver.vhd(282): expression is not constant" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 282 0 0 } }  } 0 10779 "VHDL error at %1!s!: expression is not constant" 0 0 "Analysis & Synthesis" 0 -1 1701108023599 ""}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "LCDDriver.vhd(278) " "VHDL Process Statement error at LCDDriver.vhd(278): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "LCDDriver.vhd" "" { Text "/home/lord448/Documentos/TEC/9no/Hardware/HardwareProcessing/VHDLComponents/LCDDriver/LCDDriver.vhd" 278 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Analysis & Synthesis" 0 -1 1701108023599 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701108023599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701108023644 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 12:00:23 2023 " "Processing ended: Mon Nov 27 12:00:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701108023644 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701108023644 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701108023644 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701108023644 ""}
