INTSTYLE=ise
INFILE=D:\GitHub\LogicDesignLab\Lab7\Lab7-1\electronic_clock.ncd
OUTFILE=D:\GitHub\LogicDesignLab\Lab7\Lab7-1\electronic_clock.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=D:\GitHub\LogicDesignLab\Lab7\Lab7-1
LICENSE=WebPack
USER_INFO=210913348_0_0_143
