<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>my_net</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.758</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>30662206</Best-caseLatency>
<Average-caseLatency>30662206</Average-caseLatency>
<Worst-caseLatency>30662206</Worst-caseLatency>
<Interval-min>30662207</Interval-min>
<Interval-max>30662207</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>3</TripCount>
<Latency>30726</Latency>
<IterationLatency>10242</IterationLatency>
<Loop1.1>
<TripCount>1024</TripCount>
<Latency>10240</Latency>
<IterationLatency>10</IterationLatency>
</Loop1.1>
</Loop1>
<Loop2>
<TripCount>16</TripCount>
<Latency>12684944</Latency>
<IterationLatency>792809</IterationLatency>
<memset_output1>
<TripCount>784</TripCount>
<Latency>783</Latency>
<IterationLatency>1</IterationLatency>
</memset_output1>
<memset_output2>
<TripCount>784</TripCount>
<Latency>783</Latency>
<IterationLatency>1</IterationLatency>
</memset_output2>
<Loop2.3>
<TripCount>3</TripCount>
<Latency>752820</Latency>
<IterationLatency>250940</IterationLatency>
<Loop2.3.1>
<TripCount>784</TripCount>
<Latency>6272</Latency>
<IterationLatency>8</IterationLatency>
</Loop2.3.1>
</Loop2.3>
<Loop2.4>
<TripCount>784</TripCount>
<Latency>6272</Latency>
<IterationLatency>8</IterationLatency>
</Loop2.4>
<Loop2.5>
<TripCount>784</TripCount>
<Latency>32144</Latency>
<IterationLatency>41</IterationLatency>
</Loop2.5>
</Loop2>
<Loop3>
<TripCount>16</TripCount>
<Latency>72624</Latency>
<IterationLatency>4539</IterationLatency>
</Loop3>
<Loop4>
<TripCount>32</TripCount>
<Latency>16559648</Latency>
<IterationLatency>517489</IterationLatency>
<memset_output15>
<TripCount>100</TripCount>
<Latency>99</Latency>
<IterationLatency>1</IterationLatency>
</memset_output15>
<memset_output26>
<TripCount>100</TripCount>
<Latency>99</Latency>
<IterationLatency>1</IterationLatency>
</memset_output26>
<Loop4.3>
<TripCount>16</TripCount>
<Latency>512384</Latency>
<IterationLatency>32024</IterationLatency>
<Loop4.3.1>
<TripCount>100</TripCount>
<Latency>800</Latency>
<IterationLatency>8</IterationLatency>
</Loop4.3.1>
</Loop4.3>
<Loop4.4>
<TripCount>100</TripCount>
<Latency>800</Latency>
<IterationLatency>8</IterationLatency>
</Loop4.4>
<Loop4.5>
<TripCount>100</TripCount>
<Latency>4100</Latency>
<IterationLatency>41</IterationLatency>
</Loop4.5>
</Loop4>
<Loop5>
<TripCount>32</TripCount>
<Latency>18816</Latency>
<IterationLatency>588</IterationLatency>
</Loop5>
<Loop6>
<TripCount>32</TripCount>
<Latency>1664</Latency>
<IterationLatency>52</IterationLatency>
<Loop6.1>
<TripCount>25</TripCount>
<Latency>50</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.1>
</Loop6>
<Loop7>
<TripCount>60</TripCount>
<Latency>576540</Latency>
<IterationLatency>9609</IterationLatency>
<Loop7.1>
<TripCount>800</TripCount>
<Latency>9600</Latency>
<IterationLatency>12</IterationLatency>
</Loop7.1>
</Loop7>
<Loop8>
<TripCount>60</TripCount>
<Latency>576540</Latency>
<IterationLatency>9609</IterationLatency>
<Loop8.1>
<TripCount>800</TripCount>
<Latency>9600</Latency>
<IterationLatency>12</IterationLatency>
</Loop8.1>
</Loop8>
<Loop9>
<TripCount>120</TripCount>
<Latency>4920</Latency>
<IterationLatency>41</IterationLatency>
</Loop9>
<Loop10>
<TripCount>84</TripCount>
<Latency>121716</Latency>
<IterationLatency>1449</IterationLatency>
<Loop10.1>
<TripCount>120</TripCount>
<Latency>1440</Latency>
<IterationLatency>12</IterationLatency>
</Loop10.1>
</Loop10>
<Loop11>
<TripCount>84</TripCount>
<Latency>3444</Latency>
<IterationLatency>41</IterationLatency>
</Loop11>
<Loop12>
<TripCount>10</TripCount>
<Latency>10170</Latency>
<IterationLatency>1017</IterationLatency>
<Loop12.1>
<TripCount>84</TripCount>
<Latency>1008</Latency>
<IterationLatency>12</IterationLatency>
</Loop12.1>
</Loop12>
<Loop13>
<TripCount>10</TripCount>
<Latency>410</Latency>
<IterationLatency>41</IterationLatency>
</Loop13>
<Loop14>
<TripCount>10</TripCount>
<Latency>30</Latency>
<IterationLatency>3</IterationLatency>
</Loop14>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>201</BRAM_18K>
<DSP48E>25</DSP48E>
<FF>4927</FF>
<LUT>9117</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_CRTL_BUS_AWVALID</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_AWREADY</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_AWADDR</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WVALID</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WREADY</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WDATA</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_WSTRB</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_ARVALID</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_ARREADY</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_ARADDR</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RVALID</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RREADY</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RDATA</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_RRESP</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_BVALID</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_BREADY</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CRTL_BUS_BRESP</name>
<Object>CRTL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>my_net</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>my_net</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>my_net</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_Addr_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_EN_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_WEN_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Din_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Dout_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Clk_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Rst_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_Addr_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_EN_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_WEN_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_Din_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_Dout_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_Clk_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_Rst_A</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
