{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 18:31:49 2022 " "Info: Processing started: Thu May 05 18:31:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RoomManagementSystem -c RoomManagementSystem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RoomManagementSystem -c RoomManagementSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RoomManagementSystem.v(271) " "Warning (10268): Verilog HDL information at RoomManagementSystem.v(271): always construct contains both blocking and non-blocking assignments" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 271 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roommanagementsystem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file roommanagementsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RoomManagementSystem " "Info: Found entity 1: RoomManagementSystem" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_divider3.v " "Warning: Can't analyze file -- file clock_divider3.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_divider5.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider5 " "Info: Found entity 1: clock_divider5" {  } { { "clock_divider5.v" "" { Text "C:/Quartus Files/Project/clock_divider5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RoomManagementSystem " "Info: Elaborating entity \"RoomManagementSystem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key2_active_reg RoomManagementSystem.v(52) " "Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(52): object \"key2_active_reg\" assigned a value but never read" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key3_active_reg RoomManagementSystem.v(53) " "Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(53): object \"key3_active_reg\" assigned a value but never read" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inID_9 RoomManagementSystem.v(85) " "Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(85): object \"inID_9\" assigned a value but never read" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counterLEDr RoomManagementSystem.v(141) " "Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(141): object \"counterLEDr\" assigned a value but never read" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counterLEDg RoomManagementSystem.v(142) " "Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(142): object \"counterLEDg\" assigned a value but never read" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_1s RoomManagementSystem.v(146) " "Warning (10036): Verilog HDL or VHDL warning at RoomManagementSystem.v(146): object \"counter_1s\" assigned a value but never read" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RoomManagementSystem.v(324) " "Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(324): truncated value with size 32 to match size of target (4)" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RoomManagementSystem.v(449) " "Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(449): truncated value with size 32 to match size of target (4)" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RoomManagementSystem.v(528) " "Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(528): truncated value with size 32 to match size of target (4)" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RoomManagementSystem.v(570) " "Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(570): truncated value with size 32 to match size of target (4)" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RoomManagementSystem.v(669) " "Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(669): truncated value with size 32 to match size of target (4)" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RoomManagementSystem.v(672) " "Warning (10230): Verilog HDL assignment warning at RoomManagementSystem.v(672): truncated value with size 32 to match size of target (4)" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider1.v 1 1 " "Warning: Using design file clock_divider1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider1 " "Info: Found entity 1: clock_divider1" {  } { { "clock_divider1.v" "" { Text "C:/Quartus Files/Project/clock_divider1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider1 clock_divider1:div1 " "Info: Elaborating entity \"clock_divider1\" for hierarchy \"clock_divider1:div1\"" {  } { { "RoomManagementSystem.v" "div1" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_test.v 1 1 " "Warning: Using design file lcd_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Info: Found entity 1: LCD_TEST" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:lcd_inst1 " "Info: Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:lcd_inst1\"" {  } { { "RoomManagementSystem.v" "lcd_inst1" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 lcd_test.v(63) " "Warning (10230): Verilog HDL assignment warning at lcd_test.v(63): truncated value with size 32 to match size of target (18)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_test.v(71) " "Warning (10230): Verilog HDL assignment warning at lcd_test.v(71): truncated value with size 32 to match size of target (6)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA lcd_test.v(81) " "Warning (10240): Verilog HDL Always Construct warning at lcd_test.v(81): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] lcd_test.v(81) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at lcd_test.v(81)" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Warning: Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "C:/Quartus Files/Project/lcd_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:lcd_inst1\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:lcd_inst1\|LCD_Controller:u0\"" {  } { { "lcd_test.v" "u0" { Text "C:/Quartus Files/Project/lcd_test.v" 676 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Warning (10230): Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "C:/Quartus Files/Project/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Quartus Files/Project/reset_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:rd_inst1 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:rd_inst1\"" {  } { { "RoomManagementSystem.v" "rd_inst1" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_delay.v(30) " "Warning (10230): Verilog HDL assignment warning at reset_delay.v(30): truncated value with size 32 to match size of target (20)" {  } { { "reset_delay.v" "" { Text "C:/Quartus Files/Project/reset_delay.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Warning: Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info: Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:ps2key_inst1 " "Info: Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:ps2key_inst1\"" {  } { { "RoomManagementSystem.v" "ps2key_inst1" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK ps2_keyboard.v(59) " "Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard.v(59): object \"HOST_ACK\" assigned a value but never read" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ps2_keyboard.v(25) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(25): truncated value with size 32 to match size of target (11)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(32) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(32): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(59) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(76) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ps2_keyboard.v(95) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(95): truncated value with size 32 to match size of target (1)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ps2_keyboard.v(159) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(159): truncated value with size 32 to match size of target (9)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2_keyboard.v(181) " "Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(181): truncated value with size 32 to match size of target (8)" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "convert.v 1 1 " "Warning: Using design file convert.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convert " "Info: Found entity 1: convert" {  } { { "convert.v" "" { Text "C:/Quartus Files/Project/convert.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert convert:conv_int1 " "Info: Elaborating entity \"convert\" for hierarchy \"convert:conv_int1\"" {  } { { "RoomManagementSystem.v" "conv_int1" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bcd_7seg.v(10) " "Warning (10268): Verilog HDL information at bcd_7seg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "bcd_7seg.v" "" { Text "C:/Quartus Files/Project/bcd_7seg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_7seg.v 1 1 " "Warning: Using design file bcd_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7seg " "Info: Found entity 1: BCD_7seg" {  } { { "bcd_7seg.v" "" { Text "C:/Quartus Files/Project/bcd_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7seg BCD_7seg:inst1 " "Info: Elaborating entity \"BCD_7seg\" for hierarchy \"BCD_7seg:inst1\"" {  } { { "RoomManagementSystem.v" "inst1" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 229 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[5\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[5\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[4\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[4\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[3\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[3\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[2\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[2\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[1\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[1\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[0\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[0\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[8\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[8\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[7\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[7\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LCD_TEST:lcd_inst1\|LUT_DATA\[6\] " "Warning: LATCH primitive \"LCD_TEST:lcd_inst1\|LUT_DATA\[6\]\" is permanently enabled" {  } { { "lcd_test.v" "" { Text "C:/Quartus Files/Project/lcd_test.v" 81 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "Warning: 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLK " "Warning: Bidir \"CLK\" has no driver" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 38 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAT " "Warning: Bidir \"DAT\" has no driver" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ps2_keyboard.v" "" { Text "C:/Quartus Files/Project/ps2_keyboard.v" 110 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "RoomManagementSystem.v" "" { Text "C:/Quartus Files/Project/RoomManagementSystem.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~17 " "Info: Register \"state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~18 " "Info: Register \"state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~19 " "Info: Register \"state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~20 " "Info: Register \"state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|mLCD_ST~8 " "Info: Register \"LCD_TEST:lcd_inst1\|mLCD_ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|mLCD_ST~9 " "Info: Register \"LCD_TEST:lcd_inst1\|mLCD_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|mLCD_ST~10 " "Info: Register \"LCD_TEST:lcd_inst1\|mLCD_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|mLCD_ST~11 " "Info: Register \"LCD_TEST:lcd_inst1\|mLCD_ST~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|mLCD_ST~12 " "Info: Register \"LCD_TEST:lcd_inst1\|mLCD_ST~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|mLCD_ST~13 " "Info: Register \"LCD_TEST:lcd_inst1\|mLCD_ST~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|LCD_Controller:u0\|ST~8 " "Info: Register \"LCD_TEST:lcd_inst1\|LCD_Controller:u0\|ST~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_TEST:lcd_inst1\|LCD_Controller:u0\|ST~9 " "Info: Register \"LCD_TEST:lcd_inst1\|LCD_Controller:u0\|ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus Files/Project/RoomManagementSystem.map.smsg " "Info: Generated suppressed messages file C:/Quartus Files/Project/RoomManagementSystem.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1580 " "Info: Implemented 1580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Info: Implemented 94 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1480 " "Info: Implemented 1480 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 18:31:57 2022 " "Info: Processing ended: Thu May 05 18:31:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
