// Seed: 4128123510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1
    , id_7,
    output logic id_2,
    input  logic id_3,
    input  wire  id_4,
    output wand  id_5
);
  always_comb @(1 or id_3 or posedge 1'b0) begin
    id_2 <= id_3;
  end
  wire id_8;
  id_9 :
  assert property (@(posedge 1) 1)
  else $display;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_7, id_7
  );
endmodule
