============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 19:53:06 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.399640s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 264 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 128849018880"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109551730819072"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "ad1_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net fx_clk_dup_1 to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_3 to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5365 instances
RUN-0007 : 2297 luts, 446 seqs, 1691 mslices, 884 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 7804 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5297 nets have 2 pins
RUN-1001 : 2346 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     328     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5363 instances, 2297 luts, 446 seqs, 2575 slices, 145 macros(2575 instances: 1691 mslices 884 lslices)
PHY-0007 : Cell area utilization is 37%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29799, tnet num: 7802, tinst num: 5363, tnode num: 31538, tedge num: 52684.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.612739s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.93852e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5363.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.16851e+06, overlap = 221.812
PHY-3002 : Step(2): len = 1.07874e+06, overlap = 350.125
PHY-3002 : Step(3): len = 577279, overlap = 543.281
PHY-3002 : Step(4): len = 530131, overlap = 598.625
PHY-3002 : Step(5): len = 368920, overlap = 726.5
PHY-3002 : Step(6): len = 314693, overlap = 774
PHY-3002 : Step(7): len = 279011, overlap = 820.469
PHY-3002 : Step(8): len = 262116, overlap = 843.844
PHY-3002 : Step(9): len = 213102, overlap = 858.594
PHY-3002 : Step(10): len = 195651, overlap = 859
PHY-3002 : Step(11): len = 174214, overlap = 866.969
PHY-3002 : Step(12): len = 158583, overlap = 890.625
PHY-3002 : Step(13): len = 155697, overlap = 901.156
PHY-3002 : Step(14): len = 147771, overlap = 909.562
PHY-3002 : Step(15): len = 141514, overlap = 917.094
PHY-3002 : Step(16): len = 138072, overlap = 927
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88144e-06
PHY-3002 : Step(17): len = 135439, overlap = 917.812
PHY-3002 : Step(18): len = 140864, overlap = 909.812
PHY-3002 : Step(19): len = 209774, overlap = 748.406
PHY-3002 : Step(20): len = 258159, overlap = 619.594
PHY-3002 : Step(21): len = 223180, overlap = 609.5
PHY-3002 : Step(22): len = 214656, overlap = 600.75
PHY-3002 : Step(23): len = 187020, overlap = 618.969
PHY-3002 : Step(24): len = 170912, overlap = 617.844
PHY-3002 : Step(25): len = 168197, overlap = 615.312
PHY-3002 : Step(26): len = 169181, overlap = 611.406
PHY-3002 : Step(27): len = 166922, overlap = 580.594
PHY-3002 : Step(28): len = 169814, overlap = 563.375
PHY-3002 : Step(29): len = 172103, overlap = 520.094
PHY-3002 : Step(30): len = 176401, overlap = 477.25
PHY-3002 : Step(31): len = 181265, overlap = 426.188
PHY-3002 : Step(32): len = 173481, overlap = 426.031
PHY-3002 : Step(33): len = 172976, overlap = 414.469
PHY-3002 : Step(34): len = 171903, overlap = 413.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.76288e-06
PHY-3002 : Step(35): len = 171124, overlap = 395.344
PHY-3002 : Step(36): len = 171881, overlap = 395.375
PHY-3002 : Step(37): len = 172962, overlap = 391.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.17641e-06
PHY-3002 : Step(38): len = 246572, overlap = 188
PHY-3002 : Step(39): len = 249781, overlap = 184.438
PHY-3002 : Step(40): len = 224903, overlap = 181.375
PHY-3002 : Step(41): len = 224320, overlap = 174.969
PHY-3002 : Step(42): len = 220036, overlap = 169.969
PHY-3002 : Step(43): len = 209598, overlap = 164.719
PHY-3002 : Step(44): len = 203168, overlap = 168.781
PHY-3002 : Step(45): len = 204679, overlap = 153.844
PHY-3002 : Step(46): len = 208032, overlap = 141.875
PHY-3002 : Step(47): len = 214184, overlap = 115.938
PHY-3002 : Step(48): len = 215732, overlap = 102.938
PHY-3002 : Step(49): len = 216503, overlap = 104.688
PHY-3002 : Step(50): len = 220506, overlap = 86.5312
PHY-3002 : Step(51): len = 221266, overlap = 65.8438
PHY-3002 : Step(52): len = 220652, overlap = 58.1562
PHY-3002 : Step(53): len = 221130, overlap = 49.4062
PHY-3002 : Step(54): len = 221103, overlap = 45.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.43528e-05
PHY-3002 : Step(55): len = 220806, overlap = 43.25
PHY-3002 : Step(56): len = 221046, overlap = 45.3438
PHY-3002 : Step(57): len = 224211, overlap = 43.1562
PHY-3002 : Step(58): len = 224758, overlap = 42.75
PHY-3002 : Step(59): len = 223622, overlap = 47.9688
PHY-3002 : Step(60): len = 225119, overlap = 44.9688
PHY-3002 : Step(61): len = 229040, overlap = 49.1875
PHY-3002 : Step(62): len = 231564, overlap = 44.6875
PHY-3002 : Step(63): len = 233799, overlap = 33.3125
PHY-3002 : Step(64): len = 231619, overlap = 39.0625
PHY-3002 : Step(65): len = 232419, overlap = 37.8438
PHY-3002 : Step(66): len = 232795, overlap = 35.375
PHY-3002 : Step(67): len = 233110, overlap = 30.1562
PHY-3002 : Step(68): len = 230300, overlap = 25.2812
PHY-3002 : Step(69): len = 230012, overlap = 27.2188
PHY-3002 : Step(70): len = 227251, overlap = 27.5312
PHY-3002 : Step(71): len = 224299, overlap = 31.9062
PHY-3002 : Step(72): len = 224338, overlap = 32.4062
PHY-3002 : Step(73): len = 223330, overlap = 37.7812
PHY-3002 : Step(74): len = 223378, overlap = 36.1562
PHY-3002 : Step(75): len = 221746, overlap = 36.5
PHY-3002 : Step(76): len = 222006, overlap = 34.0938
PHY-3002 : Step(77): len = 222002, overlap = 32.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.87056e-05
PHY-3002 : Step(78): len = 222783, overlap = 30.4375
PHY-3002 : Step(79): len = 222995, overlap = 28.125
PHY-3002 : Step(80): len = 226559, overlap = 27.625
PHY-3002 : Step(81): len = 227620, overlap = 27.6875
PHY-3002 : Step(82): len = 231248, overlap = 28.4375
PHY-3002 : Step(83): len = 235753, overlap = 27.75
PHY-3002 : Step(84): len = 238493, overlap = 26.125
PHY-3002 : Step(85): len = 239591, overlap = 25.8125
PHY-3002 : Step(86): len = 241341, overlap = 25
PHY-3002 : Step(87): len = 240964, overlap = 23.625
PHY-3002 : Step(88): len = 241526, overlap = 27.125
PHY-3002 : Step(89): len = 243038, overlap = 21.125
PHY-3002 : Step(90): len = 243713, overlap = 15.0625
PHY-3002 : Step(91): len = 243999, overlap = 19.75
PHY-3002 : Step(92): len = 242021, overlap = 22
PHY-3002 : Step(93): len = 241682, overlap = 22.0625
PHY-3002 : Step(94): len = 242053, overlap = 20.1875
PHY-3002 : Step(95): len = 242267, overlap = 17.875
PHY-3002 : Step(96): len = 240331, overlap = 18.1875
PHY-3002 : Step(97): len = 239821, overlap = 20.125
PHY-3002 : Step(98): len = 239249, overlap = 14.8125
PHY-3002 : Step(99): len = 239386, overlap = 14.75
PHY-3002 : Step(100): len = 240085, overlap = 12.5625
PHY-3002 : Step(101): len = 239652, overlap = 15.6875
PHY-3002 : Step(102): len = 237616, overlap = 17.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.34453e-05
PHY-3002 : Step(103): len = 239286, overlap = 17.9375
PHY-3002 : Step(104): len = 239727, overlap = 17.9375
PHY-3002 : Step(105): len = 240082, overlap = 17.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7804.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 407888, over cnt = 1837(5%), over = 8074, worst = 35
PHY-1001 : End global iterations;  0.651980s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (119.8%)

PHY-1001 : Congestion index: top1 = 75.88, top5 = 57.33, top10 = 48.69, top15 = 43.42.
PHY-3001 : End congestion estimation;  0.765636s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (116.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155011s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13627e-06
PHY-3002 : Step(106): len = 233124, overlap = 37.1562
PHY-3002 : Step(107): len = 233755, overlap = 39.0312
PHY-3002 : Step(108): len = 228588, overlap = 69.4688
PHY-3002 : Step(109): len = 228064, overlap = 69.7812
PHY-3002 : Step(110): len = 217618, overlap = 70.6562
PHY-3002 : Step(111): len = 216001, overlap = 80.0938
PHY-3002 : Step(112): len = 212277, overlap = 97.1875
PHY-3002 : Step(113): len = 201573, overlap = 119.469
PHY-3002 : Step(114): len = 199544, overlap = 138.438
PHY-3002 : Step(115): len = 191296, overlap = 140.312
PHY-3002 : Step(116): len = 190986, overlap = 141.062
PHY-3002 : Step(117): len = 187968, overlap = 150.281
PHY-3002 : Step(118): len = 187076, overlap = 146.125
PHY-3002 : Step(119): len = 181195, overlap = 197.969
PHY-3002 : Step(120): len = 172393, overlap = 303.906
PHY-3002 : Step(121): len = 166267, overlap = 305.75
PHY-3002 : Step(122): len = 164610, overlap = 306.094
PHY-3002 : Step(123): len = 162453, overlap = 319.719
PHY-3002 : Step(124): len = 160934, overlap = 325.062
PHY-3002 : Step(125): len = 160752, overlap = 325.188
PHY-3002 : Step(126): len = 160522, overlap = 314.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27253e-06
PHY-3002 : Step(127): len = 161413, overlap = 336.312
PHY-3002 : Step(128): len = 161715, overlap = 336.062
PHY-3002 : Step(129): len = 161999, overlap = 335.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.54506e-06
PHY-3002 : Step(130): len = 178302, overlap = 250.594
PHY-3002 : Step(131): len = 179709, overlap = 234.625
PHY-3002 : Step(132): len = 182106, overlap = 205.812
PHY-3002 : Step(133): len = 182785, overlap = 199.469
PHY-3002 : Step(134): len = 190341, overlap = 180.594
PHY-3002 : Step(135): len = 198657, overlap = 140.531
PHY-3002 : Step(136): len = 200377, overlap = 124
PHY-3002 : Step(137): len = 201211, overlap = 114.656
PHY-3002 : Step(138): len = 199936, overlap = 113.75
PHY-3002 : Step(139): len = 199771, overlap = 110.938
PHY-3002 : Step(140): len = 199375, overlap = 95.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.70901e-05
PHY-3002 : Step(141): len = 201346, overlap = 92.125
PHY-3002 : Step(142): len = 201346, overlap = 92.125
PHY-3002 : Step(143): len = 204393, overlap = 74.125
PHY-3002 : Step(144): len = 204393, overlap = 74.125
PHY-3002 : Step(145): len = 205472, overlap = 68.3125
PHY-3002 : Step(146): len = 205878, overlap = 66.375
PHY-3002 : Step(147): len = 207473, overlap = 64.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.41803e-05
PHY-3002 : Step(148): len = 224781, overlap = 60.125
PHY-3002 : Step(149): len = 227179, overlap = 53.1875
PHY-3002 : Step(150): len = 238729, overlap = 51.75
PHY-3002 : Step(151): len = 241934, overlap = 45.1875
PHY-3002 : Step(152): len = 255669, overlap = 22.4062
PHY-3002 : Step(153): len = 253271, overlap = 17.9062
PHY-3002 : Step(154): len = 252579, overlap = 15.375
PHY-3002 : Step(155): len = 250255, overlap = 16.3125
PHY-3002 : Step(156): len = 250648, overlap = 14.375
PHY-3002 : Step(157): len = 250555, overlap = 11.125
PHY-3002 : Step(158): len = 250698, overlap = 7.9375
PHY-3002 : Step(159): len = 251880, overlap = 8.625
PHY-3002 : Step(160): len = 253650, overlap = 8
PHY-3002 : Step(161): len = 256098, overlap = 7.9375
PHY-3002 : Step(162): len = 255380, overlap = 7.5
PHY-3002 : Step(163): len = 255180, overlap = 9.3125
PHY-3002 : Step(164): len = 254548, overlap = 8.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.83605e-05
PHY-3002 : Step(165): len = 255486, overlap = 8.6875
PHY-3002 : Step(166): len = 255940, overlap = 8.375
PHY-3002 : Step(167): len = 257066, overlap = 7.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000136721
PHY-3002 : Step(168): len = 266532, overlap = 3.0625
PHY-3002 : Step(169): len = 268252, overlap = 3.0625
PHY-3002 : Step(170): len = 280595, overlap = 1.8125
PHY-3002 : Step(171): len = 284051, overlap = 2.125
PHY-3002 : Step(172): len = 295392, overlap = 3.875
PHY-3002 : Step(173): len = 285114, overlap = 3.625
PHY-3002 : Step(174): len = 283670, overlap = 3.625
PHY-3002 : Step(175): len = 275426, overlap = 2.125
PHY-3002 : Step(176): len = 273627, overlap = 1.75
PHY-3002 : Step(177): len = 272153, overlap = 1.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 19/7804.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 482336, over cnt = 1856(5%), over = 7178, worst = 21
PHY-1001 : End global iterations;  0.627422s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (134.5%)

PHY-1001 : Congestion index: top1 = 63.53, top5 = 50.68, top10 = 44.19, top15 = 40.06.
PHY-3001 : End congestion estimation;  0.748274s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (127.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161533s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.34172e-05
PHY-3002 : Step(178): len = 269717, overlap = 65.25
PHY-3002 : Step(179): len = 269850, overlap = 62.8438
PHY-3002 : Step(180): len = 268623, overlap = 58.375
PHY-3002 : Step(181): len = 268671, overlap = 64.4375
PHY-3002 : Step(182): len = 268020, overlap = 63.125
PHY-3002 : Step(183): len = 264673, overlap = 53.8125
PHY-3002 : Step(184): len = 263573, overlap = 51.9688
PHY-3002 : Step(185): len = 261540, overlap = 58.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000186834
PHY-3002 : Step(186): len = 262672, overlap = 53.5938
PHY-3002 : Step(187): len = 263086, overlap = 47.4062
PHY-3002 : Step(188): len = 264751, overlap = 42.1875
PHY-3002 : Step(189): len = 266255, overlap = 44.625
PHY-3002 : Step(190): len = 267838, overlap = 40.5938
PHY-3002 : Step(191): len = 268632, overlap = 44.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000373669
PHY-3002 : Step(192): len = 272049, overlap = 42.2812
PHY-3002 : Step(193): len = 276565, overlap = 41.3125
PHY-3002 : Step(194): len = 279164, overlap = 42.625
PHY-3002 : Step(195): len = 280779, overlap = 40.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000747337
PHY-3002 : Step(196): len = 282474, overlap = 40.6562
PHY-3002 : Step(197): len = 285054, overlap = 39.4688
PHY-3002 : Step(198): len = 290085, overlap = 41.3438
PHY-3002 : Step(199): len = 293487, overlap = 42.5
PHY-3002 : Step(200): len = 296183, overlap = 44.2188
PHY-3002 : Step(201): len = 296544, overlap = 43.875
PHY-3002 : Step(202): len = 296381, overlap = 42.2812
PHY-3002 : Step(203): len = 296309, overlap = 41.125
PHY-3002 : Step(204): len = 296648, overlap = 38.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00149467
PHY-3002 : Step(205): len = 298571, overlap = 38.3438
PHY-3002 : Step(206): len = 301416, overlap = 41.0312
PHY-3002 : Step(207): len = 304382, overlap = 38.5312
PHY-3002 : Step(208): len = 308714, overlap = 37.8125
PHY-3002 : Step(209): len = 310987, overlap = 38.0938
PHY-3002 : Step(210): len = 311927, overlap = 38.0938
PHY-3002 : Step(211): len = 312059, overlap = 36.25
PHY-3002 : Step(212): len = 311650, overlap = 32.8125
PHY-3002 : Step(213): len = 311366, overlap = 38.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00278866
PHY-3002 : Step(214): len = 311968, overlap = 30.0625
PHY-3002 : Step(215): len = 314130, overlap = 29.5
PHY-3002 : Step(216): len = 314975, overlap = 29.5
PHY-3002 : Step(217): len = 316410, overlap = 29.9062
PHY-3002 : Step(218): len = 317222, overlap = 29.5312
PHY-3002 : Step(219): len = 318185, overlap = 29.375
PHY-3002 : Step(220): len = 318681, overlap = 28.4688
PHY-3002 : Step(221): len = 319247, overlap = 27.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00454635
PHY-3002 : Step(222): len = 319548, overlap = 28.7812
PHY-3002 : Step(223): len = 322243, overlap = 28.5312
PHY-3002 : Step(224): len = 323180, overlap = 28.4062
PHY-3002 : Step(225): len = 323544, overlap = 28.2812
PHY-3002 : Step(226): len = 323990, overlap = 28
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29799, tnet num: 7802, tinst num: 5363, tnode num: 31538, tedge num: 52684.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 267.03 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 289/7804.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 574616, over cnt = 1719(4%), over = 6173, worst = 20
PHY-1001 : End global iterations;  0.664925s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (148.0%)

PHY-1001 : Congestion index: top1 = 59.27, top5 = 50.31, top10 = 44.08, top15 = 40.14.
PHY-1001 : End incremental global routing;  0.788613s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (140.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165460s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.062102s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (130.9%)

OPT-1001 : Current memory(MB): used = 421, reserve = 403, peak = 423.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6274/7804.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 574616, over cnt = 1719(4%), over = 6173, worst = 20
PHY-1002 : len = 592312, over cnt = 1204(3%), over = 3348, worst = 17
PHY-1002 : len = 605352, over cnt = 337(0%), over = 838, worst = 17
PHY-1002 : len = 609104, over cnt = 76(0%), over = 153, worst = 10
PHY-1002 : len = 609976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.680464s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (149.3%)

PHY-1001 : Congestion index: top1 = 46.81, top5 = 40.58, top10 = 36.78, top15 = 34.36.
OPT-1001 : End congestion update;  0.801169s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (142.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7802 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127058s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.4%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.928329s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (136.3%)

OPT-1001 : Current memory(MB): used = 424, reserve = 407, peak = 424.
OPT-1001 : End physical optimization;  2.568527s wall, 3.156250s user + 0.093750s system = 3.250000s CPU (126.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2297 LUT to BLE ...
SYN-4008 : Packed 2297 LUT and 203 SEQ to BLE.
SYN-4003 : Packing 243 remaining SEQ's ...
SYN-4005 : Packed 128 SEQ with LUT/SLICE
SYN-4006 : 1984 single LUT's are left
SYN-4006 : 115 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2412/5126 primitive instances ...
PHY-3001 : End packing;  0.130920s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.5%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3865 instances
RUN-1001 : 1909 mslices, 1909 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 7621 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5133 nets have 2 pins
RUN-1001 : 2330 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3863 instances, 3818 slices, 145 macros(2575 instances: 1691 mslices 884 lslices)
PHY-3001 : Cell area utilization is 45%
PHY-3001 : After packing: Len = 322622, Over = 46.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5230/7621.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 597296, over cnt = 404(1%), over = 479, worst = 5
PHY-1002 : len = 597784, over cnt = 267(0%), over = 295, worst = 3
PHY-1002 : len = 599168, over cnt = 124(0%), over = 136, worst = 2
PHY-1002 : len = 599632, over cnt = 83(0%), over = 86, worst = 2
PHY-1002 : len = 600440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.497735s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (113.0%)

PHY-1001 : Congestion index: top1 = 45.26, top5 = 39.83, top10 = 36.23, top15 = 33.88.
PHY-3001 : End congestion estimation;  0.637793s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (110.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29036, tnet num: 7619, tinst num: 3863, tnode num: 30398, tedge num: 51739.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.794343s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.1409e-05
PHY-3002 : Step(227): len = 294860, overlap = 38.25
PHY-3002 : Step(228): len = 285861, overlap = 42.25
PHY-3002 : Step(229): len = 277551, overlap = 42
PHY-3002 : Step(230): len = 275202, overlap = 41
PHY-3002 : Step(231): len = 273907, overlap = 41.25
PHY-3002 : Step(232): len = 271213, overlap = 46.25
PHY-3002 : Step(233): len = 270694, overlap = 45.75
PHY-3002 : Step(234): len = 270223, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000162818
PHY-3002 : Step(235): len = 274889, overlap = 43.25
PHY-3002 : Step(236): len = 276586, overlap = 41.75
PHY-3002 : Step(237): len = 282915, overlap = 39.75
PHY-3002 : Step(238): len = 281131, overlap = 37.5
PHY-3002 : Step(239): len = 280826, overlap = 37
PHY-3002 : Step(240): len = 280501, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000325636
PHY-3002 : Step(241): len = 288340, overlap = 38.5
PHY-3002 : Step(242): len = 291977, overlap = 36.25
PHY-3002 : Step(243): len = 296853, overlap = 35.75
PHY-3002 : Step(244): len = 296329, overlap = 34
PHY-3002 : Step(245): len = 295762, overlap = 33.25
PHY-3002 : Step(246): len = 295325, overlap = 32.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000599312
PHY-3002 : Step(247): len = 299486, overlap = 31
PHY-3002 : Step(248): len = 302577, overlap = 31
PHY-3002 : Step(249): len = 304333, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.464595s wall, 0.406250s user + 0.890625s system = 1.296875s CPU (279.1%)

PHY-3001 : Trial Legalized: Len = 319219
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 259/7621.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 537168, over cnt = 1073(3%), over = 2077, worst = 8
PHY-1002 : len = 545328, over cnt = 668(1%), over = 1025, worst = 8
PHY-1002 : len = 553624, over cnt = 184(0%), over = 280, worst = 6
PHY-1002 : len = 555888, over cnt = 24(0%), over = 37, worst = 4
PHY-1002 : len = 556016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.062484s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (147.1%)

PHY-1001 : Congestion index: top1 = 42.35, top5 = 37.05, top10 = 34.07, top15 = 32.08.
PHY-3001 : End congestion estimation;  1.213842s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (139.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171739s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110835
PHY-3002 : Step(250): len = 300783, overlap = 2.5
PHY-3002 : Step(251): len = 292659, overlap = 6.5
PHY-3002 : Step(252): len = 292117, overlap = 6.5
PHY-3002 : Step(253): len = 292124, overlap = 6.5
PHY-3002 : Step(254): len = 292169, overlap = 6.25
PHY-3002 : Step(255): len = 292183, overlap = 6.75
PHY-3002 : Step(256): len = 291628, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007238s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (215.9%)

PHY-3001 : Legalized: Len = 295549, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.012497s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.0%)

PHY-3001 : 12 instances has been re-located, deltaX = 3, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 295591, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29036, tnet num: 7619, tinst num: 3863, tnode num: 30398, tedge num: 51739.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2833/7621.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 522904, over cnt = 923(2%), over = 1539, worst = 8
PHY-1002 : len = 528000, over cnt = 570(1%), over = 811, worst = 6
PHY-1002 : len = 535176, over cnt = 141(0%), over = 199, worst = 6
PHY-1002 : len = 537000, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 537056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.891313s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (138.5%)

PHY-1001 : Congestion index: top1 = 42.03, top5 = 37.13, top10 = 34.26, top15 = 32.29.
PHY-1001 : End incremental global routing;  1.029091s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (133.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164164s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.357362s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (125.5%)

OPT-1001 : Current memory(MB): used = 444, reserve = 426, peak = 446.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6054/7621.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 537056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044689s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 42.03, top5 = 37.13, top10 = 34.26, top15 = 32.29.
OPT-1001 : End congestion update;  0.201560s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128581s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.330235s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.4%)

OPT-1001 : Current memory(MB): used = 445, reserve = 427, peak = 446.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109876s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6054/7621.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 537056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055642s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.3%)

PHY-1001 : Congestion index: top1 = 42.03, top5 = 37.13, top10 = 34.26, top15 = 32.29.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119828s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.620690
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.846052s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (112.0%)

RUN-1003 : finish command "place" in  18.460039s wall, 38.750000s user + 8.843750s system = 47.593750s CPU (257.8%)

RUN-1004 : used memory is 415 MB, reserved memory is 397 MB, peak memory is 446 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.273932s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (166.8%)

RUN-1004 : used memory is 430 MB, reserved memory is 415 MB, peak memory is 485 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3865 instances
RUN-1001 : 1909 mslices, 1909 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 7621 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5133 nets have 2 pins
RUN-1001 : 2330 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29036, tnet num: 7619, tinst num: 3863, tnode num: 30398, tedge num: 51739.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1909 mslices, 1909 lslices, 29 pads, 1 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 509024, over cnt = 1092(3%), over = 2098, worst = 8
PHY-1002 : len = 516408, over cnt = 731(2%), over = 1145, worst = 8
PHY-1002 : len = 525792, over cnt = 230(0%), over = 338, worst = 5
PHY-1002 : len = 529584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.956553s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (135.6%)

PHY-1001 : Congestion index: top1 = 41.59, top5 = 36.67, top10 = 33.91, top15 = 31.95.
PHY-1001 : End global routing;  1.100769s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (132.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 465, reserve = 448, peak = 485.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 708, reserve = 695, peak = 708.
PHY-1001 : End build detailed router design. 3.500881s wall, 3.328125s user + 0.171875s system = 3.500000s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 33880, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.688245s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 741, reserve = 729, peak = 741.
PHY-1001 : End phase 1; 2.693505s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 67% nets.
PHY-1022 : len = 1.96175e+06, over cnt = 1380(0%), over = 1381, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 747, reserve = 734, peak = 747.
PHY-1001 : End initial routed; 22.126375s wall, 30.515625s user + 0.218750s system = 30.734375s CPU (138.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.961088s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 754, reserve = 741, peak = 754.
PHY-1001 : End phase 2; 23.087530s wall, 31.468750s user + 0.218750s system = 31.687500s CPU (137.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.96175e+06, over cnt = 1380(0%), over = 1381, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.022864s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87753e+06, over cnt = 358(0%), over = 358, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 8.541125s wall, 9.781250s user + 0.000000s system = 9.781250s CPU (114.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85543e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.443681s wall, 3.500000s user + 0.015625s system = 3.515625s CPU (143.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.85466e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.482341s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (110.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.85408e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.278363s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.85411e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.134633s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.963768s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (98.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 256 feed throughs used by 60 nets
PHY-1001 : End commit to database; 1.712467s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 802, reserve = 790, peak = 802.
PHY-1001 : End phase 3; 14.740682s wall, 17.078125s user + 0.015625s system = 17.093750s CPU (116.0%)

PHY-1003 : Routed, final wirelength = 1.85411e+06
PHY-1001 : Current memory(MB): used = 803, reserve = 792, peak = 803.
PHY-1001 : End export database. 0.024055s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.0%)

PHY-1001 : End detail routing;  44.316280s wall, 54.828125s user + 0.421875s system = 55.250000s CPU (124.7%)

RUN-1003 : finish command "route" in  46.238666s wall, 57.046875s user + 0.453125s system = 57.500000s CPU (124.4%)

RUN-1004 : used memory is 762 MB, reserved memory is 752 MB, peak memory is 803 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7447   out of  19600   37.99%
#reg                      532   out of  19600    2.71%
#le                      7562
  #lut only              7030   out of   7562   92.96%
  #reg only               115   out of   7562    1.52%
  #lut&reg                417   out of   7562    5.51%
#dsp                        7   out of     29   24.14%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     2
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      138
#2        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             52
#3        csget/mcu_write_start_n         GCLK               mslice             spi_slave/tx_flag_n_syn_22.f0               47
#4        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      41
#5        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_14.f0                           39
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    22
#7        ad1_clk_dup_3                   GCLK               lslice             f_div/reg0_syn_23.q0                        3
#8        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#11       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      NONE    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7562   |4872    |2575    |535     |1       |7       |
|  ad_delay                |ad_delay_module                        |56     |37      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_m                     |f_measure_module                       |6575   |4316    |2184    |286     |0       |7       |
|  fifo                    |fifo_module                            |153    |89      |32      |113     |0       |0       |
|    fifo_generator_0_u    |FIFO                                   |151    |88      |32      |111     |0       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |47     |26      |0       |47      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |36     |28      |0       |36      |0       |0       |
|  mux                     |mux2_module                            |72     |58      |6       |63      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |39     |31      |8       |10      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5101  
    #2          2       134   
    #3          3       2089  
    #4          4       105   
    #5        5-10       17   
    #6        11-50      48   
    #7       51-100      53   
    #8       101-500     29   
  Average     2.78            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.461077s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (163.6%)

RUN-1004 : used memory is 763 MB, reserved memory is 753 MB, peak memory is 818 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29036, tnet num: 7619, tinst num: 3863, tnode num: 30398, tedge num: 51739.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7619 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 11 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
		ad0_clk_syn_7
		ad1_clk_syn_6
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div/clk
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_syn_4
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: 485b5f4e7da866d0f6f85198596a0b9c60b74b283fea1c17992203b641646546 -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3863
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7621, pip num: 90042
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 256
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3130 valid insts, and 279314 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100100000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  8.942668s wall, 111.140625s user + 0.187500s system = 111.328125s CPU (1244.9%)

RUN-1004 : used memory is 815 MB, reserved memory is 814 MB, peak memory is 976 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_195306.log"
