
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.857334                       # Number of seconds simulated
sim_ticks                                857334435500                       # Number of ticks simulated
final_tick                               1530186053000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88471                       # Simulator instruction rate (inst/s)
host_op_rate                                   109510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37924714                       # Simulator tick rate (ticks/s)
host_mem_usage                                9615020                       # Number of bytes of host memory used
host_seconds                                 22606.22                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2475610367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       146880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     83019072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83165952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       146880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17661568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17661568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1297173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1299468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        275962                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             275962                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       171322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     96833941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97005263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       171322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           171322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20600558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20600558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20600558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       171322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     96833941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            117605821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1299468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     275962                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1299468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   275962                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               83104640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17660032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83165952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17661568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    958                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             68347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             91115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             89925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             86134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             86831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            86647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            78172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            86029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            80295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            90173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16881                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  857333506500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1299468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               275962                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  822389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  302791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  135726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1242051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     81.127438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.648565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.288582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1052257     84.72%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       159576     12.85%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20153      1.62%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6150      0.50%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1846      0.15%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          758      0.06%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          374      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          265      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          672      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1242051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      80.044507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.516671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.778108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1602      9.88%      9.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2260     13.93%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2160     13.32%     37.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2517     15.52%     52.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2498     15.40%     68.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1925     11.87%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1369      8.44%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          891      5.49%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          490      3.02%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          247      1.52%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          132      0.81%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           65      0.40%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           24      0.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           18      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            8      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.010110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.978898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8086     49.85%     49.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              313      1.93%     51.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7452     45.94%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              323      1.99%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.25%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16222                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  49899270000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             74246332500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6492550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38428.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57178.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   233832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     544190.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    21.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4436867400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2358243360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4551114540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              726874560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         65032599840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          30601981590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2347347840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    201749917680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     88690900320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      32457195675                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           432972292245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            505.021460                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         784068084000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   3358769000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   27575410000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 110669100500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 230965768500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   42331246750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 442434140750                       # Time in different power states
system.mem_ctrls_1.actEnergy               4431391020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2355340185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4720246860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              713521800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         65258172720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          31153107180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2349287040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    202113012240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     88988744160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31794070110                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           433897501875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            506.100632                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         782854126750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   3354193250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   27670854000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 107880632500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 231742678000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   43454346500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 443231731250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   226                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8276675                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           455743333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8277699                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.056766                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.179802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.820198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         947484257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        947484257                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    295485284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       295485284                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    158185575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      158185575                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1380783                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1380783                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       181787                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       181787                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       184712                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       184712                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    453670859                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        453670859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    455051642                       # number of overall hits
system.cpu.dcache.overall_hits::total       455051642                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     11615130                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11615130                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2563956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2563956                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         3639                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3639                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2925                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2925                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14179086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14179086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14182725                       # number of overall misses
system.cpu.dcache.overall_misses::total      14182725                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 369579796000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 369579796000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 122181947491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 122181947491                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     38089000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     38089000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 491761743491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 491761743491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 491761743491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 491761743491                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    307100414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    307100414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    160749531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160749531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1384422                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1384422                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       184712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       184712                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    467849945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    467849945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    469234367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    469234367                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.037822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037822                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015950                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.002629                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002629                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015835                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015835                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.030307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.030225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030225                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31818.825618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31818.825618                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 47653.683406                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47653.683406                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13021.880342                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13021.880342                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34682.189211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34682.189211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34673.290464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34673.290464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     28731037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1950757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.728148                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2783758                       # number of writebacks
system.cpu.dcache.writebacks::total           2783758                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4047759                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4047759                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1859068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1859068                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5906827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5906827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5906827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5906827                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7567371                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7567371                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       704888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       704888                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         2942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2942                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2925                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2925                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8272259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8272259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8275201                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8275201                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 192421353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 192421353000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  28403469996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28403469996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     83484500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     83484500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     35164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     35164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 220824822996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 220824822996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 220908307496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 220908307496                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.024641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.002125                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002125                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.015835                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015835                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017681                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017681                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017636                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 25427.767847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25427.767847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 40295.011400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40295.011400                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 28376.784500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28376.784500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12021.880342                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12021.880342                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 26694.621505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26694.621505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 26695.219548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26695.219548                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          14829487                       # number of replacements
system.cpu.icache.tags.tagsinuse           502.116131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           849893164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          14829986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.309101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   214.811399                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   287.304732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.419554                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.561142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         866878234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        866878234                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    409656488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       409656488                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    409656488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        409656488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    409656488                       # number of overall hits
system.cpu.icache.overall_hits::total       409656488                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     16367043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      16367043                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     16367043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       16367043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     16367043                       # number of overall misses
system.cpu.icache.overall_misses::total      16367043                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 202730016500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 202730016500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 202730016500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 202730016500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 202730016500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 202730016500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    426023531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    426023531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    426023531                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    426023531                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    426023531                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    426023531                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.038418                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038418                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.038418                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038418                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.038418                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038418                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12386.477906                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12386.477906                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12386.477906                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12386.477906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12386.477906                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12386.477906                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     14829487                       # number of writebacks
system.cpu.icache.writebacks::total          14829487                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1535871                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1535871                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      1535871                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1535871                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      1535871                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1535871                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     14831172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     14831172                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     14831172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     14831172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     14831172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     14831172                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 179080316500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 179080316500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 179080316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 179080316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 179080316500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 179080316500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.034813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.034813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.034813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034813                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12074.589689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12074.589689                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12074.589689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12074.589689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12074.589689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12074.589689                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1301476                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    75722086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1334244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     56.752802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       97.034635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        193.204598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3478.754547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    81.692666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28917.313554                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.106163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.882486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4838                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27195                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 365714052                       # Number of tag accesses
system.l2.tags.data_accesses                365714052                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2783758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2783758                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     14232794                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         14232794                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data         1450                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1450                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       463051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                463051                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst     14827314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14827314                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6516425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6516425                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst      14827314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6979476                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21806790                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     14827314                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6979476                       # number of overall hits
system.l2.overall_hits::total                21806790                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       240531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              240531                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2297                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1056668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1056668                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2297                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1297199                       # number of demand (read+write) misses
system.l2.demand_misses::total                1299496                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2297                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1297199                       # number of overall misses
system.l2.overall_misses::total               1299496                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        25500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        25500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  22454939000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22454939000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    270653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    270653500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 110822555000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 110822555000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    270653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 133277494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     133548147500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    270653500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 133277494000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    133548147500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2783758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2783758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     14232794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     14232794                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         1451                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1451                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       703582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            703582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst     14829611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14829611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7573093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7573093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     14829611                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8276675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23106286                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     14829611                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8276675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23106286                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.000689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000689                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.341866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.341866                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000155                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.139529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139529                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.156729                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056240                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.156729                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056240                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        25500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        25500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93355.696355                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93355.696355                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 117829.124946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117829.124946                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 104879.257250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104879.257250                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 117829.124946                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 102742.519845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102769.187054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 117829.124946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 102742.519845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102769.187054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               275962                       # number of writebacks
system.l2.writebacks::total                    275962                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  23                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 23                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       240531                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         240531                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2295                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1056647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1056647                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1297178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1299473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1297178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1299473                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  20049629000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20049629000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    247590500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    247590500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 100253514500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 100253514500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    247590500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 120303143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120550734000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    247590500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 120303143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120550734000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.000689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.341866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.341866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.139526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139526                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.156727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.156727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056239                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83355.696355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83355.696355                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 107882.570806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107882.570806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 94878.908945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94878.908945                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 107882.570806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 92742.201533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92768.940948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 107882.570806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 92742.201533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92768.940948                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       2598750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1299547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1058942                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       275962                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1023314                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            240526                       # Transaction distribution
system.membus.trans_dist::ReadExResp           240526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1058942                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3898218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3898218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    100827520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               100827520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1299474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1299474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1299474                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1851299000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3428664500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       335742729                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    234327850                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     35240829                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    259804046                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       180404709                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     69.438760                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        35265906                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       175201                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     13139685                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      7411475                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      5728210                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1890210                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1530186053000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1714668871                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    730593988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1453838529                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           335742729                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    223082090                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             926693300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        70528008                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          777                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         426023532                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      13058343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1692552403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.068686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.294823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        921984808     54.47%     54.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        175047037     10.34%     64.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        152801392      9.03%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        442719166     26.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1692552403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.195806                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.847883                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        737739771                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     195284458                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         714352472                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      14460219                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       30715482                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    168117242                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       4643002                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1634512588                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      98078929                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       30715482                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        802126436                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       115880871                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     14825379                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         663699015                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      65305219                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1549722971                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      42204535                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      13455075                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2575669                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       35135052                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       13560446                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        14427                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1805845991                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6837141915                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1700916663                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      1850929                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426916418                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        378929555                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       232907                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       217481                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29912423                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    352481671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    194853920                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3138649                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     13690347                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1512725909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       662428                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1422044366                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     21356042                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    277305967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    647086012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       108066                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1692552403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.840177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.027920                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    879135577     51.94%     51.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    355646372     21.01%     72.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    325234395     19.22%     92.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    116224831      6.87%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15037881      0.89%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       538865      0.03%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       732522      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1950      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           10      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1692552403                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        70178727     28.45%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       84978409     34.45%     62.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      91503428     37.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     900476117     63.32%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       932013      0.07%     63.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        824091      0.06%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         2025      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       459638      0.03%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    335953324     23.62%     87.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    177241759     12.46%     99.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      4319617      0.30%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1835780      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1422044366                       # Type of FU issued
system.switch_cpus.iq.rate                   0.829341                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           246660564                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.173455                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4791423610                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1780796748                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1349719590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     13234128                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      9923677                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4456891                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1662087868                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         6617062                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4247907                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     68253020                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        76917                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        32284                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     32189340                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      4018869                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      5141660                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       30715482                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        19220636                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      27073676                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1513645442                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     352481671                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    194853920                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       228945                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          18945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      27089068                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        32284                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     21202994                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     10663617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     31866611                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1375803196                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     322458636                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     46241167                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                257105                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            493732653                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        253341155                       # Number of branches executed
system.switch_cpus.iew.exec_stores          171274017                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.802373                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1355495056                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1354176481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         590453758                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         822807992                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.789760                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.717608                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    233230743                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       554362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     30692307                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1643920990                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.751911                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.416186                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1058750274     64.40%     64.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    295425590     17.97%     82.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    145979437      8.88%     91.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62191151      3.78%     95.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21994133      1.34%     96.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23392527      1.42%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9701933      0.59%     98.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     12913878      0.79%     99.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     13572067      0.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1643920990                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1236082364                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              446893230                       # Number of memory references committed
system.switch_cpus.commit.loads             284228650                       # Number of loads committed
system.switch_cpus.commit.membars              369424                       # Number of memory barriers committed
system.switch_cpus.commit.branches          229561221                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            4081261                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1074918868                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22890765                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    786991381     63.67%     63.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       929785      0.08%     63.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       814935      0.07%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            4      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       453027      0.04%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            2      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    282414536     22.85%     86.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    160850466     13.01%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1814114      0.15%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1814114      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1236082364                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      13572067                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3099659092                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2987301517                       # The number of ROB writes
system.switch_cpus.timesIdled                 6348714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                22116468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1236082364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.714669                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.714669                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.583203                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.583203                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1503790861                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       848225769                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           1829832                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3599425                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4912560986                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        719995669                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       517127879                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         738854                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     46215460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     23106401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       694319                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2348                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1530186053000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22404265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3059720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     14829487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6518431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           703582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          703582                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14831172                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7573093                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     44490270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24832927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              69323197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1898182272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    707867712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2606049984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1303037                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17761472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24410774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028540                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.166512                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23714088     97.15%     97.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 696680      2.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24410774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        40720975000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22248614280                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12417361247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
