# vgen
This repo contains several Python scripts for generating Verilog modules used in more complex projects. Below are what will be generated: <br />
. LFSR module <br />
. Parallel pseudo-random data for an input seed <br />
. CRC bits for an input data <br />
. SECDED ECC modules <br />
. random prime numbers <br />
. and more <br />

