{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744453603116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744453603117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 15:26:42 2025 " "Processing started: Sat Apr 12 15:26:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744453603117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453603117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes_encrypter -c aes_encrypter " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes_encrypter -c aes_encrypter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453603117 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453603483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744453603530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744453603530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/aes_encrypter/verilog/sim/tb_aes_encrypter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/aes_encrypter/verilog/sim/tb_aes_encrypter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_aes_encrypter " "Found entity 1: tb_aes_encrypter" {  } { { "../sim/tb_aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/sim/tb_aes_encrypter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/sub_byte/verilog/rtl/sub_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/sub_byte/verilog/rtl/sub_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "../../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/shift_rows/verilog/rtl/shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/shift_rows/verilog/rtl/shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "../../../shift_rows/verilog/rtl/shift_rows.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../../../mix_column/verilog/rtl/mix_column.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/gf_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/gf_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mul " "Found entity 1: gf_mul" {  } { { "../../../mix_column/verilog/rtl/gf_mul.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/memory/verilog/rtl/aes_sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/memory/verilog/rtl/aes_sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../../../memory/verilog/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/verilog/rtl/aes_sbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_word " "Found entity 1: sub_word" {  } { { "../../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "../../../key_expansion/verilog/rtl/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/fifo_128/verilog/rtl/fifo_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/fifo_128/verilog/rtl/fifo_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_128 " "Found entity 1: fifo_128" {  } { { "../../../fifo_128/verilog/rtl/fifo_128.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/aes_encrypter/verilog/rtl/aes_encrypter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/aes_encrypter/verilog/rtl/aes_encrypter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encrypter " "Found entity 1: aes_encrypter" {  } { { "../rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744453611131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453611131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes_encrypter " "Elaborating entity \"aes_encrypter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744453611314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion key_expansion:key_exp " "Elaborating entity \"key_expansion\" for hierarchy \"key_expansion:key_exp\"" {  } { { "../rtl/aes_encrypter.sv" "key_exp" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "exp_key " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"exp_key\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744453611392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_word key_expansion:key_exp\|sub_word:sub_word " "Elaborating entity \"sub_word\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\"" {  } { { "../../../key_expansion/verilog/rtl/key_expansion.sv" "sub_word" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/key_expansion.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx " "Elaborating entity \"aes_sbox\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\"" {  } { { "../../../key_expansion/verilog/rtl/sub_word.sv" "subsword\[0\].sboxx" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_128 fifo_128:input_fifo " "Elaborating entity \"fifo_128\" for hierarchy \"fifo_128:input_fifo\"" {  } { { "../rtl/aes_encrypter.sv" "input_fifo" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_byte sub_byte:aes_rounds\[0\].sub_byte_inst " "Elaborating entity \"sub_byte\" for hierarchy \"sub_byte:aes_rounds\[0\].sub_byte_inst\"" {  } { { "../rtl/aes_encrypter.sv" "aes_rounds\[0\].sub_byte_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows shift_rows:aes_rounds\[0\].shift_rows_inst " "Elaborating entity \"shift_rows\" for hierarchy \"shift_rows:aes_rounds\[0\].shift_rows_inst\"" {  } { { "../rtl/aes_encrypter.sv" "aes_rounds\[0\].shift_rows_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column mix_column:aes_rounds\[0\].mix_columns_inst " "Elaborating entity \"mix_column\" for hierarchy \"mix_column:aes_rounds\[0\].mix_columns_inst\"" {  } { { "../rtl/aes_encrypter.sv" "aes_rounds\[0\].mix_columns_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611533 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744453611565 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mul_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mul_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744453611565 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mul " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mul\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744453611565 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "const_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"const_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744453611565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mul mix_column:aes_rounds\[0\].mix_columns_inst\|gf_mul:row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst " "Elaborating entity \"gf_mul\" for hierarchy \"mix_column:aes_rounds\[0\].mix_columns_inst\|gf_mul:row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst\"" {  } { { "../../../mix_column/verilog/rtl/mix_column.sv" "row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453611565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744453622682 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453891451 ""}
{ "Info" "ISTA_SDC_FOUND" "aes_encrypter.out.sdc " "Reading SDC File: 'aes_encrypter.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1744453893102 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "myclk (Rise) myclk (Rise) setup and hold " "From myclk (Rise) to myclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1744453893448 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1744453893448 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1744453893448 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744453893448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744453893448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000        myclk " "  10.000        myclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744453893448 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453893448 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453894297 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1744453895778 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453895791 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1744453896248 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453896279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744453897976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744453897976 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "32 " "Ignored 32 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[6\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[6\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[2\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[2\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[5\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[5\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[5\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[5\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[1\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[1\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[7\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[7\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[0\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[0\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:shift_rows_last " "Ignored Virtual Pin assignment to \"shift_rows:shift_rows_last\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[8\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[8\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "key_expansion:key_exp " "Ignored Virtual Pin assignment to \"key_expansion:key_exp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[5\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[5\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[3\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[3\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[0\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[0\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[6\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[6\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[1\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[1\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[8\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[8\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[4\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[4\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[7\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[7\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[1\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[1\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[4\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[4\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[8\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[8\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:aes_rounds\[2\].sub_byte_inst " "Ignored Virtual Pin assignment to \"sub_byte:aes_rounds\[2\].sub_byte_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[4\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[4\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "sub_byte:sub_byte_last " "Ignored Virtual Pin assignment to \"sub_byte:sub_byte_last\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[6\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[6\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fifo_128:output_fifo " "Ignored Virtual Pin assignment to \"fifo_128:output_fifo\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[7\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[7\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[3\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[3\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[3\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[3\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "shift_rows:aes_rounds\[0\].shift_rows_inst " "Ignored Virtual Pin assignment to \"shift_rows:aes_rounds\[0\].shift_rows_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "fifo_128:input_fifo " "Ignored Virtual Pin assignment to \"fifo_128:input_fifo\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "mix_column:aes_rounds\[2\].mix_columns_inst " "Ignored Virtual Pin assignment to \"mix_column:aes_rounds\[2\].mix_columns_inst\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1744453898416 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1744453898416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40304 " "Implemented 40304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744453899378 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744453899378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39916 " "Implemented 39916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744453899378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744453899378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744453899425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 15:31:39 2025 " "Processing ended: Sat Apr 12 15:31:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744453899438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:57 " "Elapsed time: 00:04:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744453899438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744453899438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744453899425 ""}
