

================================================================
== Vivado HLS Report for 'indexGeneration'
================================================================
* Date:           Sat Jan 11 14:24:31 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.404|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    4|  6252501|    4|  6252501|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    3|  6252500| 3 ~ 2501 |          -|          -| 1 ~ 2500 |    no    |
        | + Loop 1.1  |    1|     2499|         1|          -|          -| 1 ~ 2499 |    no    |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_12_i_i)
3 --> 
	3  / (tmp_18_i_i)
	2  / (!tmp_18_i_i)

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.00ns)   --->   "%simConfig_rowEnd_V_r = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowEnd_V)"   --->   Operation 15 'read' 'simConfig_rowEnd_V_r' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.00ns)   --->   "%simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)"   --->   Operation 16 'read' 'simConfig_BLOCK_NUMB' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.00ns)   --->   "%rowOffset_V = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowBegin_V)" [modules/V_read/V_read.cpp:6]   --->   Operation 25 'read' 'rowOffset_V' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i27 %simConfig_rowEnd_V_r to i28" [modules/V_read/V_read.cpp:6]   --->   Operation 26 'sext' 'tmp_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %0" [modules/V_read/V_read.cpp:6]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_0_V = phi i27 [ %rowOffset_V, %entry ], [ %rowOffset_V_1, %3 ]"   --->   Operation 28 'phi' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_cast_i_i_19 = zext i27 %tmp_data_0_V to i28" [modules/V_read/V_read.cpp:6]   --->   Operation 29 'zext' 'tmp_cast_i_i_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.45ns)   --->   "%tmp_12_i_i = icmp slt i28 %tmp_cast_i_i_19, %tmp_cast_i_i" [modules/V_read/V_read.cpp:6]   --->   Operation 30 'icmp' 'tmp_12_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_12_i_i, label %1, label %.exit" [modules/V_read/V_read.cpp:6]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str827)" [modules/V_read/V_read.cpp:7]   --->   Operation 32 'specregionbegin' 'tmp_1_i_i' <Predicate = (tmp_12_i_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 1250, [1 x i8]* @p_str423) nounwind" [modules/V_read/V_read.cpp:8]   --->   Operation 33 'speclooptripcount' <Predicate = (tmp_12_i_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.40ns)   --->   "%tmp_data_1_V = add i27 %tmp_data_0_V, 1" [modules/V_read/V_read.cpp:11]   --->   Operation 34 'add' 'tmp_data_1_V' <Predicate = (tmp_12_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.40ns)   --->   "%tmp_data_2_V = add i27 %tmp_data_0_V, 2" [modules/V_read/V_read.cpp:12]   --->   Operation 35 'add' 'tmp_data_2_V' <Predicate = (tmp_12_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.40ns)   --->   "%tmp_data_3_V = add i27 %tmp_data_0_V, 3" [modules/V_read/V_read.cpp:13]   --->   Operation 36 'add' 'tmp_data_3_V' <Predicate = (tmp_12_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vi_idx_V_data_V_0, i27* @Vi_idx_V_data_V_1, i27* @Vi_idx_V_data_V_2, i27* @Vi_idx_V_data_V_3, i27 %tmp_data_0_V, i27 %tmp_data_1_V, i27 %tmp_data_2_V, i27 %tmp_data_3_V)" [modules/V_read/V_read.cpp:14]   --->   Operation 37 'write' <Predicate = (tmp_12_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [modules/V_read/V_read.cpp:16]   --->   Operation 38 'br' <Predicate = (tmp_12_i_i)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (!tmp_12_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%t_V = phi i12 [ %block_V, %2 ], [ 0, %1 ]"   --->   Operation 40 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%t_V_cast_i_i = zext i12 %t_V to i27" [modules/V_read/V_read.cpp:17]   --->   Operation 41 'zext' 't_V_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.45ns)   --->   "%tmp_18_i_i = icmp slt i27 %t_V_cast_i_i, %simConfig_BLOCK_NUMB" [modules/V_read/V_read.cpp:17]   --->   Operation 42 'icmp' 'tmp_18_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2499, i64 1250)"   --->   Operation 43 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%block_V = add i12 %t_V, 1" [modules/V_read/V_read.cpp:17]   --->   Operation 44 'add' 'block_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_18_i_i, label %2, label %3" [modules/V_read/V_read.cpp:17]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%column_V = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %t_V, i2 0)" [modules/V_read/V_read.cpp:19]   --->   Operation 46 'bitconcatenate' 'column_V' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = zext i14 %column_V to i27" [modules/V_read/V_read.cpp:19]   --->   Operation 47 'zext' 'tmp_data_0_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_1_V_2 = or i14 %column_V, 1" [modules/V_read/V_read.cpp:22]   --->   Operation 48 'or' 'tmp_data_1_V_2' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3 = zext i14 %tmp_data_1_V_2 to i27" [modules/V_read/V_read.cpp:22]   --->   Operation 49 'zext' 'tmp_data_1_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_2_V_2 = or i14 %column_V, 2" [modules/V_read/V_read.cpp:23]   --->   Operation 50 'or' 'tmp_data_2_V_2' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_2_V_3 = zext i14 %tmp_data_2_V_2 to i27" [modules/V_read/V_read.cpp:23]   --->   Operation 51 'zext' 'tmp_data_2_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_3_V_2 = or i14 %column_V, 3" [modules/V_read/V_read.cpp:24]   --->   Operation 52 'or' 'tmp_data_3_V_2' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_3_V_3 = zext i14 %tmp_data_3_V_2 to i27" [modules/V_read/V_read.cpp:24]   --->   Operation 53 'zext' 'tmp_data_3_V_3' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vj_idx_V_data_V_0, i27* @Vj_idx_V_data_V_1, i27* @Vj_idx_V_data_V_2, i27* @Vj_idx_V_data_V_3, i27 %tmp_data_0_V_3, i27 %tmp_data_1_V_3, i27 %tmp_data_2_V_3, i27 %tmp_data_3_V_3)" [modules/V_read/V_read.cpp:25]   --->   Operation 54 'write' <Predicate = (tmp_18_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [modules/V_read/V_read.cpp:17]   --->   Operation 55 'br' <Predicate = (tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str827, i32 %tmp_1_i_i)" [modules/V_read/V_read.cpp:27]   --->   Operation 56 'specregionend' 'empty' <Predicate = (!tmp_18_i_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.40ns)   --->   "%rowOffset_V_1 = add i27 %tmp_data_0_V, 4" [modules/V_read/V_read.cpp:7]   --->   Operation 57 'add' 'rowOffset_V_1' <Predicate = (!tmp_18_i_i)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %0" [modules/V_read/V_read.cpp:7]   --->   Operation 58 'br' <Predicate = (!tmp_18_i_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 4ns.

 <State 1>: 3ns
The critical path consists of the following:
	fifo read on port 'simConfig_rowEnd_V' [23]  (3 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'phi' operation ('rowOffset.V') with incoming values : ('rowOffset.V', modules/V_read/V_read.cpp:6) ('rowOffset.V', modules/V_read/V_read.cpp:7) [37]  (0 ns)
	'add' operation ('tmp.data[2].V', modules/V_read/V_read.cpp:12) [45]  (2.4 ns)
	fifo write on port 'Vi_idx_V_data_V_0' (modules/V_read/V_read.cpp:14) [47]  (3 ns)

 <State 3>: 3ns
The critical path consists of the following:
	'phi' operation ('block.V') with incoming values : ('block.V', modules/V_read/V_read.cpp:17) [50]  (0 ns)
	'or' operation ('tmp.data[3].V', modules/V_read/V_read.cpp:24) [63]  (0 ns)
	fifo write on port 'Vj_idx_V_data_V_0' (modules/V_read/V_read.cpp:25) [65]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
