{'byteOut': {'CDeps': [[[], [], ['byteN']], [[], [], ['byteN']]],
             'CLines': [[None, None, '223:C'], [None, None, '223:C']],
             'Clocked': False,
             'DDeps': [['byteIn'], ['byteIn']],
             'DLines': ['229:D', '225:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5e5ab4da10>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5e5ab4dc50>]}}
