0.7
2020.2
Jun 10 2021
20:04:57
D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK.v,1668074106,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v,,PCLK,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK_clk_wiz.v,1668074106,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK.v,,PCLK_clk_wiz,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/VRAM/sim/VRAM.v,1669283296,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK_clk_wiz.v,,VRAM,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DST_test_tb.v,1668679030,verilog,,,,DST_test_tb,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DU_test_tb.v,1668669576,verilog,,,,DU_test_tb,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DisplayScanTiming_tb.v,1668072606,verilog,,,,DisplayScanTiming_tb,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v,1668670079,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v,,Counter,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DST_test.v,1668082178,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v,,DST_test,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v,1669283490,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v,,DU_test,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v,1669105771,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v,,DisplayDataProcessing,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v,1668691309,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v,,DisplayScanTiming,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v,1668687367,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DU_test_tb.v,,DisplayUnit,,,../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
