;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, <122
	SUB -100, -302
	ADD @-30, 4
	ADD @-30, 4
	ADD @-30, 4
	JMZ <121, <103
	JMZ <121, <103
	SUB 10, 3
	SPL 213, 30
	SPL 100, 32
	SUB @-127, 100
	SUB @124, 106
	SUB @124, 106
	SPL 0, <-22
	JMZ 0, <122
	DJN -1, @-26
	DJN -1, @-26
	CMP <3, @602
	JMN @72, #500
	MOV -4, <-20
	ADD @-121, @103
	ADD @-121, @103
	SUB -12, @10
	SPL 0, <-22
	JMZ 0, <122
	MOV @121, 103
	DJN -1, @-20
	SUB -207, <-120
	SUB 600, 300
	MOV -1, <-20
	JMZ 0, <122
	CMP -100, -302
	SUB @-127, 100
	CMP -12, @10
	MOV -4, <-20
	DJN -11, @-123
	ADD -11, <-123
	ADD -11, <-123
	JMZ 0, <122
	MOV -1, <-20
	CMP @-30, 4
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	SPL 0, <-22
