#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 25 11:13:31 2022
# Process ID: 10992
# Current directory: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18296 C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/vivado.log
# Journal file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Register.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Register.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Decodeur.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Decodeur.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Compteur.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Compteur.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Register_fd.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M1_Register_fd.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/M1_Decodeur_tb.vhd w ]
add_files -fileset sim_1 C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/M1_Decodeur_tb.vhd
update_compile_order -fileset sim_1
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M5_Compteur.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M5_Compteur.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M5_MEF.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M5_MEF.vhd
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M8_memory.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/M8_memory.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simul_module_sig_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/new/M1_Decodeur_tb.vhd]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_calcul_param_2_0_0
update_module_reference design_1_calcul_param_1_0_0
source C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/schema.tcl
update_module_reference design_1_module_commande_0_0
update_module_reference design_1_module_commande_0_0
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_calcul_param_1_0_0
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
run 10 ms
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run 10 ms
relaunch_sim
run all
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_calcul_param_1_0_0
close_sim
