#Build: Fabric Inserter 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: cdt_ins.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Inserter (version 2023.2-SP1 build 147282) at Thu Jun 13 12:30:50 2024
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
Compiling architecture definition.
License checkout: fabric_beta_features from D:\Pango\PDS_2023.2-SP1\pds_74563C6A7B6C.lic
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
Read project 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.fic' Successfully.
M_PROCESS_FINISH_STARTED

E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/xge_rx_data' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/xge_rx_data_byte_vaild' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/xge_rx_data' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/xge_rx_data_byte_vaild' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/xge_rx_data' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/xge_rx_data_byte_vaild' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_group_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_h_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find netbus 'LinkMain/tx_data_seq_0' in schematic graph
E: Inserter-0025: Failed to find net 'LinkMain/xge_rx_data_sop' in schematic graph
E: Inserter-0025: Failed to find net 'LinkMain/xge_rx_data_eop' in schematic graph
E: Inserter-0025: Failed to find net 'LinkMain/xge_rx_data_en' in schematic graph
E: Inserter-0025: Failed to find net 'LinkMain/xge_rx_data_eop' in schematic graph
E: Inserter-0025: Failed to find net 'LinkMain/xge_rx_data_en' in schematic graph
E: Inserter-0025: Failed to find net 'LinkMain/p_pma_nearend_ploop' in schematic graph
Successfully Write Project G:/Current_Pango/TenGigTest/synthesize/Main_syn.fic.
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
*************************************************************************
*
*  Parsing design. Please be patient as this can take several minutes.
*
*************************************************************************
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Main.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/Link10G.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/mac_src_syn_encrypt/mac_core_v1_1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/pcs_src_syn_encrypt/pcs_core_v1_vpAll.vp
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/MAC_Link.sv
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_apb_mif_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_clk_gen_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_cmd_parser_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_fifo_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_mdio_mif_16bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_ctrl_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_rx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_top_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/pgr_uart_tx_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/rstn_sync_32bit.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_ctr_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_fifo_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/ipm_distributed_sdpram_v1_2_pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/uart_ctrl_32bit/fifo/pgr_prefetch_fifo.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/reg_union_bridge_top.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/packet_gen.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/source/prbs_any.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/PLL_IN_50/PLL_IN_50.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Transceiver_10G/Transceiver_10G.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/FIFO_CORE/FIFO_CORE.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/fifo_512x44/fifo_512x44.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/tx_ram_0/tx_ram_0.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta/ram_data_sta.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
I: Found Verilog include file G:/Current_Pango/TenGigTest/ipcore/Debug_pll/Debug_pll.v
Compiling file 'G:/Current_Pango/TenGigTest/synthesize/Main_syn.adf' successful.
Creating module hierarchy.
Collecting net information.
*************************************************************************
*
*  Design Parsing Done.
*
*************************************************************************
Successfully Write Project G:/Current_Pango/TenGigTest/synthesize/Main_syn.fic.
