{
    "args": [
        "-o",
        "etx_ddr3_reset_controller",
        "--base_path",
        "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory_controller",
            "name": "efx_ddr_reset_controller",
            "version": "1.1"
        }
    ],
    "conf": {
        "FREQ": "100"
    },
    "output": {
        "external_source": [
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\etx_ddr3_reset_controller_tmpl.vhd",
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\etx_ddr3_reset_controller_define.vh",
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\etx_ddr3_reset_controller_tmpl.v",
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\etx_ddr3_reset_controller.v"
        ],
        "external_testbench": [
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\Testbench\\ddr_reset_sequencer_tb.v",
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\Testbench\\modelsim.do",
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\Testbench\\etx_ddr3_reset_controller.v",
            "D:\\Efinity_Project\\01_T35F324_Examples\\07_AR0135_DDR3_LCD_Display\\Efinity\\ip\\etx_ddr3_reset_controller\\Testbench\\etx_ddr3_reset_controller_define.vh"
        ]
    },
    "sw_version": "2022.1.226",
    "generated_date": "2022-12-31T03:53:18.654541"
}