{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427903314281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427903314281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 16:48:34 2015 " "Processing started: Wed Apr 01 16:48:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427903314281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427903314281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427903314281 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1427903314785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Found entity 1: dsp" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427903314844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427903314844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427903314860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427903314860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/tailieu/altera_work/lab7/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427903314876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427903314876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427903314876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427903314876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1427903314938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp dsp:inst " "Elaborating entity \"dsp\" for hierarchy \"dsp:inst\"" {  } { { "lab7.bdf" "inst" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 272 120 344 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427903314938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "lab7.bdf" "inst1" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427903314954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1427903315141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1427903315141 ""}  } { { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1427903315141 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[34\]\" and its non-tri-state driver." {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1427903315579 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1427903315579 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[34\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[34\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[31\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[31\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[30\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[30\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[29\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[29\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[28\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[28\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[27\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[27\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[26\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[26\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[25\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[25\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[24\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[24\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[23\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[23\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[22\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[22\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[21\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[21\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[20\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[20\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[19\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[19\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[17\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[17\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[15\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[15\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[14\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[14\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[13\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[13\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[12\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[12\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[11\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[11\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[10\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[10\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[9\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[9\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[8\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[8\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[7\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[7\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[6\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[6\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[5\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[5\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[4\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[4\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[3\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[3\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[2\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[2\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[1\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[1\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_0_TEMP\[0\] " "Bidir \"dsp:inst\|GPIO_0_TEMP\[0\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[20\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[20\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[15\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[15\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[14\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[14\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[13\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[13\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[12\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[12\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[11\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[11\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[10\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[10\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[9\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[9\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[8\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[8\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[7\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[7\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[6\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[6\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[5\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[5\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[4\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[4\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[3\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[3\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[2\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[2\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[1\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[1\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dsp:inst\|GPIO_1_TEMP\[0\] " "Bidir \"dsp:inst\|GPIO_1_TEMP\[0\]\" has no driver" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1427903315579 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1427903315579 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] VCC pin " "The pin \"GPIO_0\[35\]\" is fed by VCC" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[32\] VCC pin " "The pin \"GPIO_0\[32\]\" is fed by VCC" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0\[35..3\]" "" } { 432 24 200 448 "GPIO_0\[2\]" "" } { 392 424 600 408 "GPIO_0\[1\]" "" } { 392 40 216 408 "GPIO_0\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[35\] VCC pin " "The pin \"GPIO_1\[35\]\" is fed by VCC" {  } { { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1\[1\]" "" } { 544 424 600 560 "GPIO_1\[35..3\]" "" } { 480 32 208 496 "GPIO_1\[0\]" "" } { 528 40 216 544 "GPIO_1\[2\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1427903315594 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1427903315594 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_0_TEMP\[35\]~synth " "Node \"dsp:inst\|GPIO_0_TEMP\[35\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_0_TEMP\[32\]~synth " "Node \"dsp:inst\|GPIO_0_TEMP\[32\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_0_TEMP\[18\]~synth " "Node \"dsp:inst\|GPIO_0_TEMP\[18\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_0_TEMP\[16\]~synth " "Node \"dsp:inst\|GPIO_0_TEMP\[16\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_1_TEMP\[35\]~synth " "Node \"dsp:inst\|GPIO_1_TEMP\[35\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_1_TEMP\[34\]~synth " "Node \"dsp:inst\|GPIO_1_TEMP\[34\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[2\]~synth " "Node \"dsp:inst\|adc_b\[2\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[0\]~synth " "Node \"dsp:inst\|adc_b\[0\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[3\]~synth " "Node \"dsp:inst\|adc_b\[3\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[1\]~synth " "Node \"dsp:inst\|adc_b\[1\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[6\]~synth " "Node \"dsp:inst\|adc_b\[6\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[4\]~synth " "Node \"dsp:inst\|adc_b\[4\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[7\]~synth " "Node \"dsp:inst\|adc_b\[7\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[5\]~synth " "Node \"dsp:inst\|adc_b\[5\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[8\]~synth " "Node \"dsp:inst\|adc_b\[8\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[10\]~synth " "Node \"dsp:inst\|adc_b\[10\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[9\]~synth " "Node \"dsp:inst\|adc_b\[9\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[11\]~synth " "Node \"dsp:inst\|adc_b\[11\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[12\]~synth " "Node \"dsp:inst\|adc_b\[12\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|adc_b\[13\]~synth " "Node \"dsp:inst\|adc_b\[13\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_1_TEMP\[18\]~synth " "Node \"dsp:inst\|GPIO_1_TEMP\[18\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_1_TEMP\[17\]~synth " "Node \"dsp:inst\|GPIO_1_TEMP\[17\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dsp:inst\|GPIO_1_TEMP\[16\]~synth " "Node \"dsp:inst\|GPIO_1_TEMP\[16\]~synth\"" {  } { { "dsp.v" "" { Text "E:/tailieu/altera_work/lab7/dsp.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1427903315594 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1427903315594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1427903315829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1427903315829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1427903315907 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1427903315907 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1427903315907 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1427903315907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1427903315907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427903315964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 16:48:35 2015 " "Processing ended: Wed Apr 01 16:48:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427903315964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427903315964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427903315964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427903315964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427903317792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427903317808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 16:48:37 2015 " "Processing started: Wed Apr 01 16:48:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427903317808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427903317808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427903317808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1427903317886 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1427903317902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1427903317945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1427903317945 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk0 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1427903317982 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|_clk1 5 4 0 0 " "Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1427903317982 ""}  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1427903317982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1427903319383 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1427903319399 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1427903319904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1427903319904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1427903319904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1427903319904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1427903319904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1427903319904 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1427903319904 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 73 " "No exact pin location assignment(s) for 35 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[34\] " "Pin GPIO_0\[34\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[31\] " "Pin GPIO_0\[31\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[30\] " "Pin GPIO_0\[30\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[29\] " "Pin GPIO_0\[29\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[28\] " "Pin GPIO_0\[28\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[27\] " "Pin GPIO_0\[27\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[26\] " "Pin GPIO_0\[26\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[25\] " "Pin GPIO_0\[25\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[24\] " "Pin GPIO_0\[24\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[23\] " "Pin GPIO_0\[23\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[22\] " "Pin GPIO_0\[22\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[21\] " "Pin GPIO_0\[21\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[20\] " "Pin GPIO_0\[20\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[19\] " "Pin GPIO_0\[19\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[17\] " "Pin GPIO_0\[17\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[2\] " "Pin GPIO_0\[2\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[0\] " "Pin GPIO_0\[0\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[33\] " "Pin GPIO_1\[33\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[15\] " "Pin GPIO_1\[15\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[14\] " "Pin GPIO_1\[14\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[13\] " "Pin GPIO_1\[13\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[12\] " "Pin GPIO_1\[12\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[11\] " "Pin GPIO_1\[11\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[10\] " "Pin GPIO_1\[10\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[9\] " "Pin GPIO_1\[9\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[8\] " "Pin GPIO_1\[8\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[7\] " "Pin GPIO_1\[7\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[6\] " "Pin GPIO_1\[6\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[5\] " "Pin GPIO_1\[5\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[4\] " "Pin GPIO_1\[4\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[3\] " "Pin GPIO_1\[3\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[2\] " "Pin GPIO_1\[2\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[1\] " "Pin GPIO_1\[1\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[0\] " "Pin GPIO_1\[0\] not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_50 " "Pin clk_50 not assigned to an exact location on the device" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 72 40 208 88 "clk_50" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1427903320013 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1427903320013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1427903320029 ""}  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1427903320029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1427903320029 ""}  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1427903320029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7.sdc " "Synopsys Design Constraints File file not found: 'lab7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1427903320091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1427903320091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1427903320091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1427903320091 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1427903320091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1427903320091 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1427903320091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1427903320091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1427903320095 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1427903320095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1427903320095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1427903320095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1427903320095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1427903320095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1427903320095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1427903320095 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 0 0 34 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 34 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1427903320103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1427903320103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1427903320103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 19 46 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 20 39 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1427903320103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1427903320103 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1427903320103 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "altpll0:inst1\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[0\] GPIO_1\[16\] " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"GPIO_1\[16\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[0\] GPIO_1\[17\] " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"GPIO_1\[17\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[0\] GPIO_1\[18\] " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"GPIO_1\[18\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[0\] GPIO_1\[34\] " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"GPIO_1\[34\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[1\] GPIO_0\[18\] " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"GPIO_0\[18\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst1\|altpll:altpll_component\|pll clk\[1\] GPIO_0\[16\] " "PLL \"altpll0:inst1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"GPIO_0\[16\]\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/tailieu/altera_work/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "altpll0.v" "" { Text "E:/tailieu/altera_work/lab7/altpll0.v" 107 0 0 } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { -16 248 600 176 "inst1" "" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1427903320147 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1427903320147 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SWITCH " "Node \"SWITCH\" is assigned to location or region, but does not exist in design" {  } { { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1427903320147 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1427903320147 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1427903320147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1427903321539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1427903321563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1427903321565 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1427903321731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1427903321731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1427903322191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1427903322909 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1427903322909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1427903322996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1427903322998 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1427903322998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1427903322998 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1427903323008 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "72 " "Found 72 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1427903323011 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1427903323011 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1427903323093 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1427903323098 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1427903323182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1427903323458 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1427903323582 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 440 424 600 456 "GPIO_0" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently enabled " "Pin GPIO_1\[32\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/tailieu/altera_work/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/tailieu/altera_work/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "lab7.bdf" "" { Schematic "E:/tailieu/altera_work/lab7/lab7.bdf" { { 496 416 592 512 "GPIO_1" "" } } } } { "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/tailieu/altera_work/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/tailieu/altera_work/lab7/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1427903323586 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1427903323586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/tailieu/altera_work/lab7/output_files/lab7.fit.smsg " "Generated suppressed messages file E:/tailieu/altera_work/lab7/output_files/lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1427903323702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427903323904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 16:48:43 2015 " "Processing ended: Wed Apr 01 16:48:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427903323904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427903323904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427903323904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427903323904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427903325857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427903325857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 16:48:45 2015 " "Processing started: Wed Apr 01 16:48:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427903325857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427903325857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427903325857 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1427903327153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1427903327192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427903327841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 16:48:47 2015 " "Processing ended: Wed Apr 01 16:48:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427903327841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427903327841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427903327841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427903327841 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1427903328466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427903330044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427903330044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 16:48:49 2015 " "Processing started: Wed Apr 01 16:48:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427903330044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427903330044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7 -c lab7 " "Command: quartus_sta lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427903330044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1427903330247 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1427903330372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1427903330419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1427903330419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7.sdc " "Synopsys Design Constraints File file not found: 'lab7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1427903330544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1427903330544 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1427903330544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|pll\|clk\[0\]\} \{inst1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|pll\|clk\[0\]\} \{inst1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1427903330544 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|pll\|clk\[1\]\} \{inst1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|pll\|clk\[1\]\} \{inst1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1427903330544 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1427903330544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1427903330544 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1427903330544 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1427903330560 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1427903330607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1427903330685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1427903330685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 clk_50  " "   10.000         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1427903330685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1427903330685 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1427903330700 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1427903330700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1427903330810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1427903330825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1427903330825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000         0.000 clk_50  " "   10.000         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1427903330825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1427903330825 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1427903330857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1427903330888 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1427903330888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427903330997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 16:48:50 2015 " "Processing ended: Wed Apr 01 16:48:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427903330997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427903330997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427903330997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427903330997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427903333104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427903333120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 16:48:52 2015 " "Processing started: Wed Apr 01 16:48:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427903333120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427903333120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427903333120 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab7.vho\", \"lab7_fast.vho lab7_vhd.sdo lab7_vhd_fast.sdo E:/tailieu/altera_work/lab7/simulation/modelsim/ simulation " "Generated files \"lab7.vho\", \"lab7_fast.vho\", \"lab7_vhd.sdo\" and \"lab7_vhd_fast.sdo\" in directory \"E:/tailieu/altera_work/lab7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1427903333401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427903333479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 16:48:53 2015 " "Processing ended: Wed Apr 01 16:48:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427903333479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427903333479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427903333479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427903333479 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus II Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427903334120 ""}
