
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/xalancbmk_99B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3058653 heartbeat IPC: 3.26941 cumulative IPC: 3.26941 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3058653 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 35462474 heartbeat IPC: 0.308606 cumulative IPC: 0.308606 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 71562379 heartbeat IPC: 0.277009 cumulative IPC: 0.291955 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 105708305 heartbeat IPC: 0.292861 cumulative IPC: 0.292256 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 139496124 heartbeat IPC: 0.295965 cumulative IPC: 0.293175 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 173909665 heartbeat IPC: 0.290583 cumulative IPC: 0.292653 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 207222724 heartbeat IPC: 0.300183 cumulative IPC: 0.293881 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 241736697 heartbeat IPC: 0.289738 cumulative IPC: 0.293282 (Simulation time: 0 hr 6 min 13 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 277829495 heartbeat IPC: 0.277064 cumulative IPC: 0.291152 (Simulation time: 0 hr 6 min 53 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 309328221 heartbeat IPC: 0.317473 cumulative IPC: 0.293859 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 341547109 heartbeat IPC: 0.310377 cumulative IPC: 0.295431 (Simulation time: 0 hr 7 min 58 sec) 
Finished CPU 0 instructions: 100000000 cycles: 338488456 cumulative IPC: 0.295431 (Simulation time: 0 hr 7 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.295431 instructions: 100000000 cycles: 338488456
cpu0_DTLB TOTAL     ACCESS:   22782744  HIT:   22222086  MISS:     560658
cpu0_DTLB LOAD      ACCESS:   21403904  HIT:   20852790  MISS:     551114
cpu0_DTLB RFO       ACCESS:    1378840  HIT:    1369296  MISS:       9544
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 37.1344 cycles
cpu0_ITLB TOTAL     ACCESS:   13331689  HIT:   13304331  MISS:      27358
cpu0_ITLB LOAD      ACCESS:   13331689  HIT:   13304331  MISS:      27358
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.9135 cycles
cpu0_L1I TOTAL     ACCESS:     670935  HIT:     563885  MISS:     107050
cpu0_L1I LOAD      ACCESS:     670935  HIT:     563885  MISS:     107050
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 23.6212 cycles
cpu0_STLB TOTAL     ACCESS:     588016  HIT:     173003  MISS:     415013
cpu0_STLB LOAD      ACCESS:     578472  HIT:     164979  MISS:     413493
cpu0_STLB RFO       ACCESS:       9544  HIT:       8024  MISS:       1520
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 38.0584 cycles
cpu0_L1D TOTAL     ACCESS:   17701992  HIT:   14556845  MISS:    3145147
cpu0_L1D LOAD      ACCESS:   15461768  HIT:   12334532  MISS:    3127236
cpu0_L1D RFO       ACCESS:    1870289  HIT:    1858330  MISS:      11959
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     369935  HIT:     363983  MISS:       5952
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 138.645 cycles
cpu0_L2C TOTAL     ACCESS:    3279985  HIT:     136125  MISS:    3143860
cpu0_L2C LOAD      ACCESS:    3234276  HIT:     101427  MISS:    3132849
cpu0_L2C RFO       ACCESS:      11955  HIT:       2661  MISS:       9294
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      27802  HIT:      27412  MISS:        390
cpu0_L2C TRANSLATION ACCESS:       5952  HIT:       4625  MISS:       1327
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 127.966 cycles
LLC TOTAL     ACCESS:    3163858  HIT:    1030345  MISS:    2133513
LLC LOAD      ACCESS:    3132849  HIT:    1008633  MISS:    2124216
LLC RFO       ACCESS:       9293  HIT:       4543  MISS:       4750
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      20389  HIT:      16062  MISS:       4327
LLC TRANSLATION ACCESS:       1327  HIT:       1107  MISS:        220
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.624 cycles
Insertion Distribution: 
	LOAD 0 0 82690 2282166 
	RFO 0 0 1908 3122 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4374 
	 0 0 29 218 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     537482  ROW_BUFFER_MISS:    1591704
 DBUS AVG_CONGESTED_CYCLE:    3.91563
 WQ ROW_BUFFER_HIT:       1957  ROW_BUFFER_MISS:       3664  FULL:          0


CPU 0 Branch Prediction Accuracy: 90.7444% MPKI: 27.9345 Average ROB Occupancy at Mispredict: 19.3125
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0.0087
BRANCH_CONDITIONAL: 27.8577
BRANCH_DIRECT_CALL: 0.00024
BRANCH_INDIRECT_CALL: 0.02508
BRANCH_RETURN: 0.04245

