#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  3 00:11:24 2021
# Process ID: 15019
# Current directory: /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/synth_1/top.vds
# Journal file: /home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15050 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.863 ; gain = 201.715 ; free physical = 4173 ; free virtual = 11224
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/top.vhd:46]
INFO: [Synth 8-3491] module 'clock_divider' declared at '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/clock_divider.v:23' bound to instance 'clock_divider1' of component 'clock_divider' [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/top.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/clock_divider.v:23]
	Parameter div_value bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/clock_divider.v:23]
	Parameter T1 bound to: 8 - type: integer 
	Parameter T2 bound to: 2 - type: integer 
	Parameter T3 bound to: 6 - type: integer 
	Parameter T4 bound to: 2 - type: integer 
	Parameter divisor bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'semaforo' declared at '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/semaforo.vhd:34' bound to instance 'semaforoA' of component 'semaforo' [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'semaforo' [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/semaforo.vhd:56]
	Parameter T1 bound to: 8 - type: integer 
	Parameter T2 bound to: 2 - type: integer 
	Parameter T3 bound to: 6 - type: integer 
	Parameter T4 bound to: 2 - type: integer 
	Parameter divisor bound to: 10000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/semaforo.vhd:111]
INFO: [Synth 8-226] default block is never used [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/semaforo.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'semaforo' (2#1) [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/semaforo.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/sources_1/new/top.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.613 ; gain = 263.465 ; free physical = 4207 ; free virtual = 11260
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.613 ; gain = 263.465 ; free physical = 4201 ; free virtual = 11254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1930.613 ; gain = 263.465 ; free physical = 4201 ; free virtual = 11254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.613 ; gain = 0.000 ; free physical = 4194 ; free virtual = 11248
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/constrs_1/new/constraints_semaforo.xdc]
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/constrs_1/new/constraints_semaforo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.srcs/constrs_1/new/constraints_semaforo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.395 ; gain = 0.000 ; free physical = 4095 ; free virtual = 11165
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.395 ; gain = 0.000 ; free physical = 4095 ; free virtual = 11165
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 4123 ; free virtual = 11193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 4123 ; free virtual = 11193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 4123 ; free virtual = 11193
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'semaforo'
INFO: [Synth 8-5544] ROM "luces" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s1 |                               00 |                               00
                      s2 |                               01 |                               01
                      s3 |                               10 |                               10
                      s4 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'semaforo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 4114 ; free virtual = 11185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module semaforo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 4102 ; free virtual = 11177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3910 ; free virtual = 11099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3907 ; free virtual = 11096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3908 ; free virtual = 11096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    36|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |    48|
|7     |LUT5   |    11|
|8     |LUT6   |    49|
|9     |FDRE   |   103|
|10    |IBUF   |     3|
|11    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   267|
|2     |  clock_divider1 |clock_divider |    52|
|3     |  semaforoA      |semaforo      |   204|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3869 ; free virtual = 11044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2090.395 ; gain = 263.465 ; free physical = 3919 ; free virtual = 11095
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2090.395 ; gain = 423.246 ; free physical = 3919 ; free virtual = 11095
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2090.395 ; gain = 0.000 ; free physical = 3960 ; free virtual = 11162
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.395 ; gain = 0.000 ; free physical = 3913 ; free virtual = 11109
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2090.395 ; gain = 620.414 ; free physical = 4045 ; free virtual = 11241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.395 ; gain = 0.000 ; free physical = 4045 ; free virtual = 11241
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class2-traffic-lights/class2-traffic-lights.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  3 00:12:04 2021...
