INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.1 COMBINATIONAL LOGIC/HDL Example 4.1.srcs/sim_1/imports/HDL Example 4.1 COMBINATIONAL LOGIC/TB_HDL Example 4_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_1
