ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SDIO_SD_Init:
  27              	.LFB140:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "fatfs.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** #include <string.h>
  28:Core/Src/main.c **** #include "math.h"
  29:Core/Src/main.c **** #include "audio.h"
  30:Core/Src/main.c **** #include "wavPlayer.h"
  31:Core/Src/main.c **** #include "cpu_time.h"
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 2


  32:Core/Src/main.c **** #include "util.h"
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PD */
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi3_tx;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** SD_HandleTypeDef hsd;
  54:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdio_rx;
  55:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdio_tx;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** UART_HandleTypeDef huart2;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** WavPlayer player;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PV */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  66:Core/Src/main.c **** void SystemClock_Config(void);
  67:Core/Src/main.c **** static void MX_GPIO_Init(void);
  68:Core/Src/main.c **** static void MX_DMA_Init(void);
  69:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  70:Core/Src/main.c **** static void MX_I2S3_Init(void);
  71:Core/Src/main.c **** static void MX_SDIO_SD_Init(void);
  72:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  73:Core/Src/main.c **** /* USER CODE END PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  76:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END 0 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /**
  81:Core/Src/main.c ****   * @brief  The application entry point.
  82:Core/Src/main.c ****   * @retval int
  83:Core/Src/main.c ****   */
  84:Core/Src/main.c **** int main(void)
  85:Core/Src/main.c **** {
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:Core/Src/main.c ****   HAL_Init();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  97:Core/Src/main.c ****   // Init DWT Cycle Counter, for debugging purposes
  98:Core/Src/main.c ****   EnableDWT();
  99:Core/Src/main.c ****   /* USER CODE END Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Configure the system clock */
 102:Core/Src/main.c ****   SystemClock_Config();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Initialize all configured peripherals */
 109:Core/Src/main.c ****   MX_GPIO_Init();
 110:Core/Src/main.c ****   MX_DMA_Init();
 111:Core/Src/main.c ****   MX_USART2_UART_Init();
 112:Core/Src/main.c ****   MX_FATFS_Init();
 113:Core/Src/main.c ****   MX_I2S3_Init();
 114:Core/Src/main.c ****   MX_SDIO_SD_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****     HAL_Delay(1000); //a short delay is important to let the SD card settle
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     //vars for Fatfs
 120:Core/Src/main.c ****     FATFS FatFs; 	//Fatfs handle
 121:Core/Src/main.c ****     FIL fil; 		//File handle
 122:Core/Src/main.c ****     FRESULT fres; //Result after operations
 123:Core/Src/main.c ****     //wav header
 124:Core/Src/main.c ****     wav_header_t wavHeader;
 125:Core/Src/main.c ****     
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****     //Open the file system
 128:Core/Src/main.c ****     fres = f_mount(&FatFs, SDPath, 1); //1=mount now
 129:Core/Src/main.c ****     if (fres != FR_OK) {
 130:Core/Src/main.c ****   	uart_printf("f_mount error (%i)\r\n", fres);
 131:Core/Src/main.c ****   	  while(1);
 132:Core/Src/main.c ****     }
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     // Init the player
 135:Core/Src/main.c ****     initPlayer(&player, &fil, &wavHeader);
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****     //Now let's try to open file "test.txt"
 138:Core/Src/main.c ****     fres = f_open(player.file, "letsroll.wav", FA_READ);
 139:Core/Src/main.c ****     if (fres != FR_OK) {
 140:Core/Src/main.c ****   	  while(1);
 141:Core/Src/main.c ****     }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****     // f_lseek(&fil,0);
 144:Core/Src/main.c ****     // initSineTable();
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* USER CODE END 2 */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* Infinite loop */
 150:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 151:Core/Src/main.c ****     
 152:Core/Src/main.c ****     // wavPlay(&fil, &currentWav);
 153:Core/Src/main.c ****     // generateSineWave(1000.0);
 154:Core/Src/main.c ****     while (1)
 155:Core/Src/main.c ****     {
 156:Core/Src/main.c ****       if(player.playbackActive){
 157:Core/Src/main.c ****         // wavPlayPitched(&fil, &currentWav);
 158:Core/Src/main.c ****         wavPlay(&player);
 159:Core/Src/main.c ****       }
 160:Core/Src/main.c ****     /* USER CODE END WHILE */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 163:Core/Src/main.c ****     }
 164:Core/Src/main.c ****   /* USER CODE END 3 */
 165:Core/Src/main.c **** }
 166:Core/Src/main.c **** 
 167:Core/Src/main.c **** /**
 168:Core/Src/main.c ****   * @brief System Clock Configuration
 169:Core/Src/main.c ****   * @retval None
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c **** void SystemClock_Config(void)
 172:Core/Src/main.c **** {
 173:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 174:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 179:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 182:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 193:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 201:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 5


 203:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     Error_Handler();
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 215:Core/Src/main.c ****   * @param None
 216:Core/Src/main.c ****   * @retval None
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c **** static void MX_I2S3_Init(void)
 219:Core/Src/main.c **** {
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 228:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 229:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 230:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 231:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 232:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 233:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 234:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 235:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 236:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 237:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****   * @brief SDIO Initialization Function
 249:Core/Src/main.c ****   * @param None
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** static void MX_SDIO_SD_Init(void)
 253:Core/Src/main.c **** {
  28              		.loc 1 253 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 254:Core/Src/main.c **** 
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 6


 255:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END SDIO_Init 0 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 1 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END SDIO_Init 1 */
 262:Core/Src/main.c ****   hsd.Instance = SDIO;
  33              		.loc 1 262 3 view .LVU1
  34              		.loc 1 262 16 is_stmt 0 view .LVU2
  35 0000 054B     		ldr	r3, .L2
  36 0002 064A     		ldr	r2, .L2+4
  37 0004 1A60     		str	r2, [r3]
 263:Core/Src/main.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
  38              		.loc 1 263 3 is_stmt 1 view .LVU3
  39              		.loc 1 263 22 is_stmt 0 view .LVU4
  40 0006 0022     		movs	r2, #0
  41 0008 5A60     		str	r2, [r3, #4]
 264:Core/Src/main.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 264 3 is_stmt 1 view .LVU5
  43              		.loc 1 264 24 is_stmt 0 view .LVU6
  44 000a 9A60     		str	r2, [r3, #8]
 265:Core/Src/main.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
  45              		.loc 1 265 3 is_stmt 1 view .LVU7
  46              		.loc 1 265 27 is_stmt 0 view .LVU8
  47 000c DA60     		str	r2, [r3, #12]
 266:Core/Src/main.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  48              		.loc 1 266 3 is_stmt 1 view .LVU9
  49              		.loc 1 266 20 is_stmt 0 view .LVU10
  50 000e 1A61     		str	r2, [r3, #16]
 267:Core/Src/main.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  51              		.loc 1 267 3 is_stmt 1 view .LVU11
  52              		.loc 1 267 32 is_stmt 0 view .LVU12
  53 0010 5A61     		str	r2, [r3, #20]
 268:Core/Src/main.c ****   hsd.Init.ClockDiv = 0;
  54              		.loc 1 268 3 is_stmt 1 view .LVU13
  55              		.loc 1 268 21 is_stmt 0 view .LVU14
  56 0012 9A61     		str	r2, [r3, #24]
 269:Core/Src/main.c ****   /* USER CODE BEGIN SDIO_Init 2 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END SDIO_Init 2 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** }
  57              		.loc 1 273 1 view .LVU15
  58 0014 7047     		bx	lr
  59              	.L3:
  60 0016 00BF     		.align	2
  61              	.L2:
  62 0018 00000000 		.word	hsd
  63 001c 002C0140 		.word	1073818624
  64              		.cfi_endproc
  65              	.LFE140:
  67              		.section	.text.MX_GPIO_Init,"ax",%progbits
  68              		.align	1
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 7


  73              	MX_GPIO_Init:
  74              	.LFB143:
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****   * @brief USART2 Initialization Function
 277:Core/Src/main.c ****   * @param None
 278:Core/Src/main.c ****   * @retval None
 279:Core/Src/main.c ****   */
 280:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 281:Core/Src/main.c **** {
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 290:Core/Src/main.c ****   huart2.Instance = USART2;
 291:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 292:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 293:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 294:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 295:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 296:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 297:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 298:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** /**
 309:Core/Src/main.c ****   * Enable DMA controller clock
 310:Core/Src/main.c ****   */
 311:Core/Src/main.c **** static void MX_DMA_Init(void)
 312:Core/Src/main.c **** {
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* DMA controller clock enable */
 315:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 316:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* DMA interrupt init */
 319:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 320:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 321:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 322:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 323:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 324:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 325:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 326:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 327:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 328:Core/Src/main.c **** 
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 8


 329:Core/Src/main.c **** }
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** /**
 332:Core/Src/main.c ****   * @brief GPIO Initialization Function
 333:Core/Src/main.c ****   * @param None
 334:Core/Src/main.c ****   * @retval None
 335:Core/Src/main.c ****   */
 336:Core/Src/main.c **** static void MX_GPIO_Init(void)
 337:Core/Src/main.c **** {
  75              		.loc 1 337 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 40
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  80              		.cfi_def_cfa_offset 20
  81              		.cfi_offset 4, -20
  82              		.cfi_offset 5, -16
  83              		.cfi_offset 6, -12
  84              		.cfi_offset 7, -8
  85              		.cfi_offset 14, -4
  86 0002 8BB0     		sub	sp, sp, #44
  87              		.cfi_def_cfa_offset 64
 338:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  88              		.loc 1 338 3 view .LVU17
  89              		.loc 1 338 20 is_stmt 0 view .LVU18
  90 0004 0024     		movs	r4, #0
  91 0006 0594     		str	r4, [sp, #20]
  92 0008 0694     		str	r4, [sp, #24]
  93 000a 0794     		str	r4, [sp, #28]
  94 000c 0894     		str	r4, [sp, #32]
  95 000e 0994     		str	r4, [sp, #36]
 339:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 340:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 343:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  96              		.loc 1 343 3 is_stmt 1 view .LVU19
  97              	.LBB2:
  98              		.loc 1 343 3 view .LVU20
  99 0010 0094     		str	r4, [sp]
 100              		.loc 1 343 3 view .LVU21
 101 0012 394B     		ldr	r3, .L6
 102 0014 1A6B     		ldr	r2, [r3, #48]
 103 0016 42F00402 		orr	r2, r2, #4
 104 001a 1A63     		str	r2, [r3, #48]
 105              		.loc 1 343 3 view .LVU22
 106 001c 1A6B     		ldr	r2, [r3, #48]
 107 001e 02F00402 		and	r2, r2, #4
 108 0022 0092     		str	r2, [sp]
 109              		.loc 1 343 3 view .LVU23
 110 0024 009A     		ldr	r2, [sp]
 111              	.LBE2:
 112              		.loc 1 343 3 view .LVU24
 344:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 113              		.loc 1 344 3 view .LVU25
 114              	.LBB3:
 115              		.loc 1 344 3 view .LVU26
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 9


 116 0026 0194     		str	r4, [sp, #4]
 117              		.loc 1 344 3 view .LVU27
 118 0028 1A6B     		ldr	r2, [r3, #48]
 119 002a 42F08002 		orr	r2, r2, #128
 120 002e 1A63     		str	r2, [r3, #48]
 121              		.loc 1 344 3 view .LVU28
 122 0030 1A6B     		ldr	r2, [r3, #48]
 123 0032 02F08002 		and	r2, r2, #128
 124 0036 0192     		str	r2, [sp, #4]
 125              		.loc 1 344 3 view .LVU29
 126 0038 019A     		ldr	r2, [sp, #4]
 127              	.LBE3:
 128              		.loc 1 344 3 view .LVU30
 345:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 129              		.loc 1 345 3 view .LVU31
 130              	.LBB4:
 131              		.loc 1 345 3 view .LVU32
 132 003a 0294     		str	r4, [sp, #8]
 133              		.loc 1 345 3 view .LVU33
 134 003c 1A6B     		ldr	r2, [r3, #48]
 135 003e 42F00102 		orr	r2, r2, #1
 136 0042 1A63     		str	r2, [r3, #48]
 137              		.loc 1 345 3 view .LVU34
 138 0044 1A6B     		ldr	r2, [r3, #48]
 139 0046 02F00102 		and	r2, r2, #1
 140 004a 0292     		str	r2, [sp, #8]
 141              		.loc 1 345 3 view .LVU35
 142 004c 029A     		ldr	r2, [sp, #8]
 143              	.LBE4:
 144              		.loc 1 345 3 view .LVU36
 346:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 145              		.loc 1 346 3 view .LVU37
 146              	.LBB5:
 147              		.loc 1 346 3 view .LVU38
 148 004e 0394     		str	r4, [sp, #12]
 149              		.loc 1 346 3 view .LVU39
 150 0050 1A6B     		ldr	r2, [r3, #48]
 151 0052 42F00202 		orr	r2, r2, #2
 152 0056 1A63     		str	r2, [r3, #48]
 153              		.loc 1 346 3 view .LVU40
 154 0058 1A6B     		ldr	r2, [r3, #48]
 155 005a 02F00202 		and	r2, r2, #2
 156 005e 0392     		str	r2, [sp, #12]
 157              		.loc 1 346 3 view .LVU41
 158 0060 039A     		ldr	r2, [sp, #12]
 159              	.LBE5:
 160              		.loc 1 346 3 view .LVU42
 347:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 161              		.loc 1 347 3 view .LVU43
 162              	.LBB6:
 163              		.loc 1 347 3 view .LVU44
 164 0062 0494     		str	r4, [sp, #16]
 165              		.loc 1 347 3 view .LVU45
 166 0064 1A6B     		ldr	r2, [r3, #48]
 167 0066 42F00802 		orr	r2, r2, #8
 168 006a 1A63     		str	r2, [r3, #48]
 169              		.loc 1 347 3 view .LVU46
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 10


 170 006c 1B6B     		ldr	r3, [r3, #48]
 171 006e 03F00803 		and	r3, r3, #8
 172 0072 0493     		str	r3, [sp, #16]
 173              		.loc 1 347 3 view .LVU47
 174 0074 049B     		ldr	r3, [sp, #16]
 175              	.LBE6:
 176              		.loc 1 347 3 view .LVU48
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 350:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 177              		.loc 1 350 3 view .LVU49
 178 0076 214E     		ldr	r6, .L6+4
 179 0078 2246     		mov	r2, r4
 180 007a 2021     		movs	r1, #32
 181 007c 3046     		mov	r0, r6
 182 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL0:
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 353:Core/Src/main.c ****   HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 184              		.loc 1 353 3 view .LVU50
 185 0082 1F4D     		ldr	r5, .L6+8
 186 0084 2246     		mov	r2, r4
 187 0086 0221     		movs	r1, #2
 188 0088 2846     		mov	r0, r5
 189 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 190              	.LVL1:
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 356:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 191              		.loc 1 356 3 view .LVU51
 192              		.loc 1 356 23 is_stmt 0 view .LVU52
 193 008e 4FF40053 		mov	r3, #8192
 194 0092 0593     		str	r3, [sp, #20]
 357:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 195              		.loc 1 357 3 is_stmt 1 view .LVU53
 196              		.loc 1 357 24 is_stmt 0 view .LVU54
 197 0094 4FF40413 		mov	r3, #2162688
 198 0098 0693     		str	r3, [sp, #24]
 358:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 358 3 is_stmt 1 view .LVU55
 200              		.loc 1 358 24 is_stmt 0 view .LVU56
 201 009a 0794     		str	r4, [sp, #28]
 359:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 202              		.loc 1 359 3 is_stmt 1 view .LVU57
 203 009c 05A9     		add	r1, sp, #20
 204 009e 1948     		ldr	r0, .L6+12
 205 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 206              	.LVL2:
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 362:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 207              		.loc 1 362 3 view .LVU58
 208              		.loc 1 362 23 is_stmt 0 view .LVU59
 209 00a4 2023     		movs	r3, #32
 210 00a6 0593     		str	r3, [sp, #20]
 363:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 11


 211              		.loc 1 363 3 is_stmt 1 view .LVU60
 212              		.loc 1 363 24 is_stmt 0 view .LVU61
 213 00a8 0127     		movs	r7, #1
 214 00aa 0697     		str	r7, [sp, #24]
 364:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 364 3 is_stmt 1 view .LVU62
 216              		.loc 1 364 24 is_stmt 0 view .LVU63
 217 00ac 0794     		str	r4, [sp, #28]
 365:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 218              		.loc 1 365 3 is_stmt 1 view .LVU64
 219              		.loc 1 365 25 is_stmt 0 view .LVU65
 220 00ae 0894     		str	r4, [sp, #32]
 366:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 221              		.loc 1 366 3 is_stmt 1 view .LVU66
 222 00b0 05A9     		add	r1, sp, #20
 223 00b2 3046     		mov	r0, r6
 224 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 225              	.LVL3:
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /*Configure GPIO pin : SD_CS_Pin */
 369:Core/Src/main.c ****   GPIO_InitStruct.Pin = SD_CS_Pin;
 226              		.loc 1 369 3 view .LVU67
 227              		.loc 1 369 23 is_stmt 0 view .LVU68
 228 00b8 0226     		movs	r6, #2
 229 00ba 0596     		str	r6, [sp, #20]
 370:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 230              		.loc 1 370 3 is_stmt 1 view .LVU69
 231              		.loc 1 370 24 is_stmt 0 view .LVU70
 232 00bc 0697     		str	r7, [sp, #24]
 371:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 371 3 is_stmt 1 view .LVU71
 234              		.loc 1 371 24 is_stmt 0 view .LVU72
 235 00be 0794     		str	r4, [sp, #28]
 372:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 236              		.loc 1 372 3 is_stmt 1 view .LVU73
 237              		.loc 1 372 25 is_stmt 0 view .LVU74
 238 00c0 0894     		str	r4, [sp, #32]
 373:Core/Src/main.c ****   HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 239              		.loc 1 373 3 is_stmt 1 view .LVU75
 240 00c2 05A9     		add	r1, sp, #20
 241 00c4 2846     		mov	r0, r5
 242 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL4:
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /*Configure GPIO pins : PB13 PB14 PB15 */
 376:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 244              		.loc 1 376 3 view .LVU76
 245              		.loc 1 376 23 is_stmt 0 view .LVU77
 246 00ca 4FF46043 		mov	r3, #57344
 247 00ce 0593     		str	r3, [sp, #20]
 377:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 377 3 is_stmt 1 view .LVU78
 249              		.loc 1 377 24 is_stmt 0 view .LVU79
 250 00d0 0696     		str	r6, [sp, #24]
 378:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 378 3 is_stmt 1 view .LVU80
 252              		.loc 1 378 24 is_stmt 0 view .LVU81
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 12


 253 00d2 0794     		str	r4, [sp, #28]
 379:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 254              		.loc 1 379 3 is_stmt 1 view .LVU82
 255              		.loc 1 379 25 is_stmt 0 view .LVU83
 256 00d4 0323     		movs	r3, #3
 257 00d6 0893     		str	r3, [sp, #32]
 380:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 258              		.loc 1 380 3 is_stmt 1 view .LVU84
 259              		.loc 1 380 29 is_stmt 0 view .LVU85
 260 00d8 0523     		movs	r3, #5
 261 00da 0993     		str	r3, [sp, #36]
 381:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 262              		.loc 1 381 3 is_stmt 1 view .LVU86
 263 00dc 05A9     		add	r1, sp, #20
 264 00de 2846     		mov	r0, r5
 265 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 266              	.LVL5:
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* EXTI interrupt init*/
 384:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 267              		.loc 1 384 3 view .LVU87
 268 00e4 2246     		mov	r2, r4
 269 00e6 2146     		mov	r1, r4
 270 00e8 2820     		movs	r0, #40
 271 00ea FFF7FEFF 		bl	HAL_NVIC_SetPriority
 272              	.LVL6:
 385:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 273              		.loc 1 385 3 view .LVU88
 274 00ee 2820     		movs	r0, #40
 275 00f0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 276              	.LVL7:
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 388:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 389:Core/Src/main.c **** }
 277              		.loc 1 389 1 is_stmt 0 view .LVU89
 278 00f4 0BB0     		add	sp, sp, #44
 279              		.cfi_def_cfa_offset 20
 280              		@ sp needed
 281 00f6 F0BD     		pop	{r4, r5, r6, r7, pc}
 282              	.L7:
 283              		.align	2
 284              	.L6:
 285 00f8 00380240 		.word	1073887232
 286 00fc 00000240 		.word	1073872896
 287 0100 00040240 		.word	1073873920
 288 0104 00080240 		.word	1073874944
 289              		.cfi_endproc
 290              	.LFE143:
 292              		.section	.text.MX_DMA_Init,"ax",%progbits
 293              		.align	1
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	MX_DMA_Init:
 299              	.LFB142:
 312:Core/Src/main.c **** 
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 13


 300              		.loc 1 312 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 10B5     		push	{r4, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 4, -8
 307              		.cfi_offset 14, -4
 308 0002 82B0     		sub	sp, sp, #8
 309              		.cfi_def_cfa_offset 16
 315:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 310              		.loc 1 315 3 view .LVU91
 311              	.LBB7:
 315:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 312              		.loc 1 315 3 view .LVU92
 313 0004 0024     		movs	r4, #0
 314 0006 0094     		str	r4, [sp]
 315:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 315              		.loc 1 315 3 view .LVU93
 316 0008 164B     		ldr	r3, .L10
 317 000a 1A6B     		ldr	r2, [r3, #48]
 318 000c 42F40012 		orr	r2, r2, #2097152
 319 0010 1A63     		str	r2, [r3, #48]
 315:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 320              		.loc 1 315 3 view .LVU94
 321 0012 1A6B     		ldr	r2, [r3, #48]
 322 0014 02F40012 		and	r2, r2, #2097152
 323 0018 0092     		str	r2, [sp]
 315:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 324              		.loc 1 315 3 view .LVU95
 325 001a 009A     		ldr	r2, [sp]
 326              	.LBE7:
 315:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 327              		.loc 1 315 3 view .LVU96
 316:Core/Src/main.c **** 
 328              		.loc 1 316 3 view .LVU97
 329              	.LBB8:
 316:Core/Src/main.c **** 
 330              		.loc 1 316 3 view .LVU98
 331 001c 0194     		str	r4, [sp, #4]
 316:Core/Src/main.c **** 
 332              		.loc 1 316 3 view .LVU99
 333 001e 1A6B     		ldr	r2, [r3, #48]
 334 0020 42F48002 		orr	r2, r2, #4194304
 335 0024 1A63     		str	r2, [r3, #48]
 316:Core/Src/main.c **** 
 336              		.loc 1 316 3 view .LVU100
 337 0026 1B6B     		ldr	r3, [r3, #48]
 338 0028 03F48003 		and	r3, r3, #4194304
 339 002c 0193     		str	r3, [sp, #4]
 316:Core/Src/main.c **** 
 340              		.loc 1 316 3 view .LVU101
 341 002e 019B     		ldr	r3, [sp, #4]
 342              	.LBE8:
 316:Core/Src/main.c **** 
 343              		.loc 1 316 3 view .LVU102
 320:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 14


 344              		.loc 1 320 3 view .LVU103
 345 0030 2246     		mov	r2, r4
 346 0032 2146     		mov	r1, r4
 347 0034 1020     		movs	r0, #16
 348 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 349              	.LVL8:
 321:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 350              		.loc 1 321 3 view .LVU104
 351 003a 1020     		movs	r0, #16
 352 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 353              	.LVL9:
 323:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 354              		.loc 1 323 3 view .LVU105
 355 0040 2246     		mov	r2, r4
 356 0042 2146     		mov	r1, r4
 357 0044 3B20     		movs	r0, #59
 358 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 359              	.LVL10:
 324:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 360              		.loc 1 324 3 view .LVU106
 361 004a 3B20     		movs	r0, #59
 362 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 363              	.LVL11:
 326:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 364              		.loc 1 326 3 view .LVU107
 365 0050 2246     		mov	r2, r4
 366 0052 2146     		mov	r1, r4
 367 0054 4520     		movs	r0, #69
 368 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 369              	.LVL12:
 327:Core/Src/main.c **** 
 370              		.loc 1 327 3 view .LVU108
 371 005a 4520     		movs	r0, #69
 372 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 373              	.LVL13:
 329:Core/Src/main.c **** 
 374              		.loc 1 329 1 is_stmt 0 view .LVU109
 375 0060 02B0     		add	sp, sp, #8
 376              		.cfi_def_cfa_offset 8
 377              		@ sp needed
 378 0062 10BD     		pop	{r4, pc}
 379              	.L11:
 380              		.align	2
 381              	.L10:
 382 0064 00380240 		.word	1073887232
 383              		.cfi_endproc
 384              	.LFE142:
 386              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 387              		.align	1
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	MX_USART2_UART_Init:
 393              	.LFB141:
 281:Core/Src/main.c **** 
 394              		.loc 1 281 1 is_stmt 1 view -0
 395              		.cfi_startproc
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 15


 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 08B5     		push	{r3, lr}
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
 290:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 402              		.loc 1 290 3 view .LVU111
 290:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 403              		.loc 1 290 19 is_stmt 0 view .LVU112
 404 0002 0848     		ldr	r0, .L14
 405 0004 084B     		ldr	r3, .L14+4
 406 0006 0360     		str	r3, [r0]
 291:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 407              		.loc 1 291 3 is_stmt 1 view .LVU113
 291:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 408              		.loc 1 291 24 is_stmt 0 view .LVU114
 409 0008 4FF4E133 		mov	r3, #115200
 410 000c 4360     		str	r3, [r0, #4]
 292:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 411              		.loc 1 292 3 is_stmt 1 view .LVU115
 292:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 412              		.loc 1 292 26 is_stmt 0 view .LVU116
 413 000e 0023     		movs	r3, #0
 414 0010 8360     		str	r3, [r0, #8]
 293:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 415              		.loc 1 293 3 is_stmt 1 view .LVU117
 293:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 416              		.loc 1 293 24 is_stmt 0 view .LVU118
 417 0012 C360     		str	r3, [r0, #12]
 294:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 418              		.loc 1 294 3 is_stmt 1 view .LVU119
 294:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 419              		.loc 1 294 22 is_stmt 0 view .LVU120
 420 0014 0361     		str	r3, [r0, #16]
 295:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 421              		.loc 1 295 3 is_stmt 1 view .LVU121
 295:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 422              		.loc 1 295 20 is_stmt 0 view .LVU122
 423 0016 0C22     		movs	r2, #12
 424 0018 4261     		str	r2, [r0, #20]
 296:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 425              		.loc 1 296 3 is_stmt 1 view .LVU123
 296:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 426              		.loc 1 296 25 is_stmt 0 view .LVU124
 427 001a 8361     		str	r3, [r0, #24]
 297:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 428              		.loc 1 297 3 is_stmt 1 view .LVU125
 297:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 429              		.loc 1 297 28 is_stmt 0 view .LVU126
 430 001c C361     		str	r3, [r0, #28]
 298:Core/Src/main.c ****   {
 431              		.loc 1 298 3 is_stmt 1 view .LVU127
 298:Core/Src/main.c ****   {
 432              		.loc 1 298 7 is_stmt 0 view .LVU128
 433 001e FFF7FEFF 		bl	HAL_UART_Init
 434              	.LVL14:
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 16


 300:Core/Src/main.c ****   }
 435              		.loc 1 300 5 is_stmt 1 view .LVU129
 306:Core/Src/main.c **** 
 436              		.loc 1 306 1 is_stmt 0 view .LVU130
 437 0022 08BD     		pop	{r3, pc}
 438              	.L15:
 439              		.align	2
 440              	.L14:
 441 0024 00000000 		.word	huart2
 442 0028 00440040 		.word	1073759232
 443              		.cfi_endproc
 444              	.LFE141:
 446              		.section	.text.MX_I2S3_Init,"ax",%progbits
 447              		.align	1
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	MX_I2S3_Init:
 453              	.LFB139:
 219:Core/Src/main.c **** 
 454              		.loc 1 219 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458 0000 08B5     		push	{r3, lr}
 459              		.cfi_def_cfa_offset 8
 460              		.cfi_offset 3, -8
 461              		.cfi_offset 14, -4
 228:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 462              		.loc 1 228 3 view .LVU132
 228:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 463              		.loc 1 228 18 is_stmt 0 view .LVU133
 464 0002 0948     		ldr	r0, .L18
 465 0004 094B     		ldr	r3, .L18+4
 466 0006 0360     		str	r3, [r0]
 229:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 467              		.loc 1 229 3 is_stmt 1 view .LVU134
 229:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 468              		.loc 1 229 19 is_stmt 0 view .LVU135
 469 0008 4FF40072 		mov	r2, #512
 470 000c 4260     		str	r2, [r0, #4]
 230:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 471              		.loc 1 230 3 is_stmt 1 view .LVU136
 230:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 472              		.loc 1 230 23 is_stmt 0 view .LVU137
 473 000e 0023     		movs	r3, #0
 474 0010 8360     		str	r3, [r0, #8]
 231:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 475              		.loc 1 231 3 is_stmt 1 view .LVU138
 231:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 476              		.loc 1 231 25 is_stmt 0 view .LVU139
 477 0012 C360     		str	r3, [r0, #12]
 232:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 478              		.loc 1 232 3 is_stmt 1 view .LVU140
 232:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 479              		.loc 1 232 25 is_stmt 0 view .LVU141
 480 0014 0261     		str	r2, [r0, #16]
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 17


 233:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 481              		.loc 1 233 3 is_stmt 1 view .LVU142
 233:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 482              		.loc 1 233 24 is_stmt 0 view .LVU143
 483 0016 4AF64442 		movw	r2, #44100
 484 001a 4261     		str	r2, [r0, #20]
 234:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 485              		.loc 1 234 3 is_stmt 1 view .LVU144
 234:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 486              		.loc 1 234 19 is_stmt 0 view .LVU145
 487 001c 8361     		str	r3, [r0, #24]
 235:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 488              		.loc 1 235 3 is_stmt 1 view .LVU146
 235:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 489              		.loc 1 235 26 is_stmt 0 view .LVU147
 490 001e C361     		str	r3, [r0, #28]
 236:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 491              		.loc 1 236 3 is_stmt 1 view .LVU148
 236:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 492              		.loc 1 236 29 is_stmt 0 view .LVU149
 493 0020 0362     		str	r3, [r0, #32]
 237:Core/Src/main.c ****   {
 494              		.loc 1 237 3 is_stmt 1 view .LVU150
 237:Core/Src/main.c ****   {
 495              		.loc 1 237 7 is_stmt 0 view .LVU151
 496 0022 FFF7FEFF 		bl	HAL_I2S_Init
 497              	.LVL15:
 239:Core/Src/main.c ****   }
 498              		.loc 1 239 5 is_stmt 1 view .LVU152
 245:Core/Src/main.c **** 
 499              		.loc 1 245 1 is_stmt 0 view .LVU153
 500 0026 08BD     		pop	{r3, pc}
 501              	.L19:
 502              		.align	2
 503              	.L18:
 504 0028 00000000 		.word	hi2s3
 505 002c 003C0040 		.word	1073757184
 506              		.cfi_endproc
 507              	.LFE139:
 509              		.section	.text.SystemClock_Config,"ax",%progbits
 510              		.align	1
 511              		.global	SystemClock_Config
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 516              	SystemClock_Config:
 517              	.LFB138:
 172:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 518              		.loc 1 172 1 is_stmt 1 view -0
 519              		.cfi_startproc
 520              		@ args = 0, pretend = 0, frame = 80
 521              		@ frame_needed = 0, uses_anonymous_args = 0
 522 0000 30B5     		push	{r4, r5, lr}
 523              		.cfi_def_cfa_offset 12
 524              		.cfi_offset 4, -12
 525              		.cfi_offset 5, -8
 526              		.cfi_offset 14, -4
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 18


 527 0002 95B0     		sub	sp, sp, #84
 528              		.cfi_def_cfa_offset 96
 173:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 529              		.loc 1 173 3 view .LVU155
 173:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 530              		.loc 1 173 22 is_stmt 0 view .LVU156
 531 0004 3022     		movs	r2, #48
 532 0006 0021     		movs	r1, #0
 533 0008 08A8     		add	r0, sp, #32
 534 000a FFF7FEFF 		bl	memset
 535              	.LVL16:
 174:Core/Src/main.c **** 
 536              		.loc 1 174 3 is_stmt 1 view .LVU157
 174:Core/Src/main.c **** 
 537              		.loc 1 174 22 is_stmt 0 view .LVU158
 538 000e 0024     		movs	r4, #0
 539 0010 0394     		str	r4, [sp, #12]
 540 0012 0494     		str	r4, [sp, #16]
 541 0014 0594     		str	r4, [sp, #20]
 542 0016 0694     		str	r4, [sp, #24]
 543 0018 0794     		str	r4, [sp, #28]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 544              		.loc 1 178 3 is_stmt 1 view .LVU159
 545              	.LBB9:
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 546              		.loc 1 178 3 view .LVU160
 547 001a 0194     		str	r4, [sp, #4]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 548              		.loc 1 178 3 view .LVU161
 549 001c 1B4B     		ldr	r3, .L22
 550 001e 1A6C     		ldr	r2, [r3, #64]
 551 0020 42F08052 		orr	r2, r2, #268435456
 552 0024 1A64     		str	r2, [r3, #64]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 553              		.loc 1 178 3 view .LVU162
 554 0026 1B6C     		ldr	r3, [r3, #64]
 555 0028 03F08053 		and	r3, r3, #268435456
 556 002c 0193     		str	r3, [sp, #4]
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 557              		.loc 1 178 3 view .LVU163
 558 002e 019B     		ldr	r3, [sp, #4]
 559              	.LBE9:
 178:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 560              		.loc 1 178 3 view .LVU164
 179:Core/Src/main.c **** 
 561              		.loc 1 179 3 view .LVU165
 562              	.LBB10:
 179:Core/Src/main.c **** 
 563              		.loc 1 179 3 view .LVU166
 564 0030 0294     		str	r4, [sp, #8]
 179:Core/Src/main.c **** 
 565              		.loc 1 179 3 view .LVU167
 566 0032 174A     		ldr	r2, .L22+4
 567 0034 1368     		ldr	r3, [r2]
 568 0036 23F44043 		bic	r3, r3, #49152
 569 003a 43F40043 		orr	r3, r3, #32768
 570 003e 1360     		str	r3, [r2]
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 19


 179:Core/Src/main.c **** 
 571              		.loc 1 179 3 view .LVU168
 572 0040 1368     		ldr	r3, [r2]
 573 0042 03F44043 		and	r3, r3, #49152
 574 0046 0293     		str	r3, [sp, #8]
 179:Core/Src/main.c **** 
 575              		.loc 1 179 3 view .LVU169
 576 0048 029B     		ldr	r3, [sp, #8]
 577              	.LBE10:
 179:Core/Src/main.c **** 
 578              		.loc 1 179 3 view .LVU170
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 579              		.loc 1 184 3 view .LVU171
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 580              		.loc 1 184 36 is_stmt 0 view .LVU172
 581 004a 0225     		movs	r5, #2
 582 004c 0895     		str	r5, [sp, #32]
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 583              		.loc 1 185 3 is_stmt 1 view .LVU173
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 584              		.loc 1 185 30 is_stmt 0 view .LVU174
 585 004e 0123     		movs	r3, #1
 586 0050 0B93     		str	r3, [sp, #44]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 587              		.loc 1 186 3 is_stmt 1 view .LVU175
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 588              		.loc 1 186 41 is_stmt 0 view .LVU176
 589 0052 1023     		movs	r3, #16
 590 0054 0C93     		str	r3, [sp, #48]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 591              		.loc 1 187 3 is_stmt 1 view .LVU177
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 592              		.loc 1 187 34 is_stmt 0 view .LVU178
 593 0056 0E95     		str	r5, [sp, #56]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 594              		.loc 1 188 3 is_stmt 1 view .LVU179
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 595              		.loc 1 188 35 is_stmt 0 view .LVU180
 596 0058 0F94     		str	r4, [sp, #60]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 597              		.loc 1 189 3 is_stmt 1 view .LVU181
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 598              		.loc 1 189 30 is_stmt 0 view .LVU182
 599 005a 1093     		str	r3, [sp, #64]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 600              		.loc 1 190 3 is_stmt 1 view .LVU183
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 601              		.loc 1 190 30 is_stmt 0 view .LVU184
 602 005c 4FF4A873 		mov	r3, #336
 603 0060 1193     		str	r3, [sp, #68]
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 604              		.loc 1 191 3 is_stmt 1 view .LVU185
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 605              		.loc 1 191 30 is_stmt 0 view .LVU186
 606 0062 0423     		movs	r3, #4
 607 0064 1293     		str	r3, [sp, #72]
 192:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 20


 608              		.loc 1 192 3 is_stmt 1 view .LVU187
 192:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 609              		.loc 1 192 30 is_stmt 0 view .LVU188
 610 0066 0723     		movs	r3, #7
 611 0068 1393     		str	r3, [sp, #76]
 193:Core/Src/main.c ****   {
 612              		.loc 1 193 3 is_stmt 1 view .LVU189
 193:Core/Src/main.c ****   {
 613              		.loc 1 193 7 is_stmt 0 view .LVU190
 614 006a 08A8     		add	r0, sp, #32
 615 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 616              	.LVL17:
 195:Core/Src/main.c ****   }
 617              		.loc 1 195 5 is_stmt 1 view .LVU191
 200:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 618              		.loc 1 200 3 view .LVU192
 200:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 619              		.loc 1 200 31 is_stmt 0 view .LVU193
 620 0070 0F23     		movs	r3, #15
 621 0072 0393     		str	r3, [sp, #12]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 622              		.loc 1 202 3 is_stmt 1 view .LVU194
 202:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 623              		.loc 1 202 34 is_stmt 0 view .LVU195
 624 0074 0495     		str	r5, [sp, #16]
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 625              		.loc 1 203 3 is_stmt 1 view .LVU196
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 626              		.loc 1 203 35 is_stmt 0 view .LVU197
 627 0076 0594     		str	r4, [sp, #20]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 628              		.loc 1 204 3 is_stmt 1 view .LVU198
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 629              		.loc 1 204 36 is_stmt 0 view .LVU199
 630 0078 4FF48053 		mov	r3, #4096
 631 007c 0693     		str	r3, [sp, #24]
 205:Core/Src/main.c **** 
 632              		.loc 1 205 3 is_stmt 1 view .LVU200
 205:Core/Src/main.c **** 
 633              		.loc 1 205 36 is_stmt 0 view .LVU201
 634 007e 0794     		str	r4, [sp, #28]
 207:Core/Src/main.c ****   {
 635              		.loc 1 207 3 is_stmt 1 view .LVU202
 207:Core/Src/main.c ****   {
 636              		.loc 1 207 7 is_stmt 0 view .LVU203
 637 0080 2946     		mov	r1, r5
 638 0082 03A8     		add	r0, sp, #12
 639 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 640              	.LVL18:
 209:Core/Src/main.c ****   }
 641              		.loc 1 209 5 is_stmt 1 view .LVU204
 211:Core/Src/main.c **** 
 642              		.loc 1 211 1 is_stmt 0 view .LVU205
 643 0088 15B0     		add	sp, sp, #84
 644              		.cfi_def_cfa_offset 12
 645              		@ sp needed
 646 008a 30BD     		pop	{r4, r5, pc}
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 21


 647              	.L23:
 648              		.align	2
 649              	.L22:
 650 008c 00380240 		.word	1073887232
 651 0090 00700040 		.word	1073770496
 652              		.cfi_endproc
 653              	.LFE138:
 655              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 656              		.align	2
 657              	.LC0:
 658 0000 665F6D6F 		.ascii	"f_mount error (%i)\015\012\000"
 658      756E7420 
 658      6572726F 
 658      72202825 
 658      69290D0A 
 659 0015 000000   		.align	2
 660              	.LC1:
 661 0018 6C657473 		.ascii	"letsroll.wav\000"
 661      726F6C6C 
 661      2E776176 
 661      00
 662              		.section	.text.main,"ax",%progbits
 663              		.align	1
 664              		.global	main
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 669              	main:
 670              	.LFB137:
  85:Core/Src/main.c **** 
 671              		.loc 1 85 1 is_stmt 1 view -0
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 8344
 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675 0000 10B5     		push	{r4, lr}
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 4, -8
 678              		.cfi_offset 14, -4
 679 0002 ADF5025D 		sub	sp, sp, #8320
 680              		.cfi_def_cfa_offset 8328
 681 0006 86B0     		sub	sp, sp, #24
 682              		.cfi_def_cfa_offset 8352
  94:Core/Src/main.c **** 
 683              		.loc 1 94 3 view .LVU207
 684 0008 FFF7FEFF 		bl	HAL_Init
 685              	.LVL19:
  98:Core/Src/main.c ****   /* USER CODE END Init */
 686              		.loc 1 98 3 view .LVU208
 687 000c FFF7FEFF 		bl	EnableDWT
 688              	.LVL20:
 102:Core/Src/main.c **** 
 689              		.loc 1 102 3 view .LVU209
 690 0010 FFF7FEFF 		bl	SystemClock_Config
 691              	.LVL21:
 109:Core/Src/main.c ****   MX_DMA_Init();
 692              		.loc 1 109 3 view .LVU210
 693 0014 FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 22


 694              	.LVL22:
 110:Core/Src/main.c ****   MX_USART2_UART_Init();
 695              		.loc 1 110 3 view .LVU211
 696 0018 FFF7FEFF 		bl	MX_DMA_Init
 697              	.LVL23:
 111:Core/Src/main.c ****   MX_FATFS_Init();
 698              		.loc 1 111 3 view .LVU212
 699 001c FFF7FEFF 		bl	MX_USART2_UART_Init
 700              	.LVL24:
 112:Core/Src/main.c ****   MX_I2S3_Init();
 701              		.loc 1 112 3 view .LVU213
 702 0020 FFF7FEFF 		bl	MX_FATFS_Init
 703              	.LVL25:
 113:Core/Src/main.c ****   MX_SDIO_SD_Init();
 704              		.loc 1 113 3 view .LVU214
 705 0024 FFF7FEFF 		bl	MX_I2S3_Init
 706              	.LVL26:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 707              		.loc 1 114 3 view .LVU215
 708 0028 FFF7FEFF 		bl	MX_SDIO_SD_Init
 709              	.LVL27:
 117:Core/Src/main.c **** 
 710              		.loc 1 117 5 view .LVU216
 711 002c 4FF47A70 		mov	r0, #1000
 712 0030 FFF7FEFF 		bl	HAL_Delay
 713              	.LVL28:
 120:Core/Src/main.c ****     FIL fil; 		//File handle
 714              		.loc 1 120 5 view .LVU217
 121:Core/Src/main.c ****     FRESULT fres; //Result after operations
 715              		.loc 1 121 5 view .LVU218
 122:Core/Src/main.c ****     //wav header
 716              		.loc 1 122 5 view .LVU219
 124:Core/Src/main.c ****     
 717              		.loc 1 124 5 view .LVU220
 128:Core/Src/main.c ****     if (fres != FR_OK) {
 718              		.loc 1 128 5 view .LVU221
 128:Core/Src/main.c ****     if (fres != FR_OK) {
 719              		.loc 1 128 12 is_stmt 0 view .LVU222
 720 0034 0122     		movs	r2, #1
 721 0036 1049     		ldr	r1, .L31
 722 0038 0DF58350 		add	r0, sp, #4192
 723 003c FFF7FEFF 		bl	f_mount
 724              	.LVL29:
 129:Core/Src/main.c ****   	uart_printf("f_mount error (%i)\r\n", fres);
 725              		.loc 1 129 5 is_stmt 1 view .LVU223
 129:Core/Src/main.c ****   	uart_printf("f_mount error (%i)\r\n", fres);
 726              		.loc 1 129 8 is_stmt 0 view .LVU224
 727 0040 20B1     		cbz	r0, .L25
 728 0042 0146     		mov	r1, r0
 130:Core/Src/main.c ****   	  while(1);
 729              		.loc 1 130 4 is_stmt 1 view .LVU225
 730 0044 0D48     		ldr	r0, .L31+4
 731              	.LVL30:
 130:Core/Src/main.c ****   	  while(1);
 732              		.loc 1 130 4 is_stmt 0 view .LVU226
 733 0046 FFF7FEFF 		bl	uart_printf
 734              	.LVL31:
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 23


 735              	.L26:
 131:Core/Src/main.c ****     }
 736              		.loc 1 131 6 is_stmt 1 view .LVU227
 131:Core/Src/main.c ****     }
 737              		.loc 1 131 11 view .LVU228
 738 004a FEE7     		b	.L26
 739              	.LVL32:
 740              	.L25:
 135:Core/Src/main.c **** 
 741              		.loc 1 135 5 view .LVU229
 742 004c 0C4C     		ldr	r4, .L31+8
 743 004e 01AA     		add	r2, sp, #4
 744 0050 0CA9     		add	r1, sp, #48
 745 0052 2046     		mov	r0, r4
 746              	.LVL33:
 135:Core/Src/main.c **** 
 747              		.loc 1 135 5 is_stmt 0 view .LVU230
 748 0054 FFF7FEFF 		bl	initPlayer
 749              	.LVL34:
 138:Core/Src/main.c ****     if (fres != FR_OK) {
 750              		.loc 1 138 5 is_stmt 1 view .LVU231
 138:Core/Src/main.c ****     if (fres != FR_OK) {
 751              		.loc 1 138 12 is_stmt 0 view .LVU232
 752 0058 0122     		movs	r2, #1
 753 005a 0A49     		ldr	r1, .L31+12
 754 005c 6068     		ldr	r0, [r4, #4]
 755 005e FFF7FEFF 		bl	f_open
 756              	.LVL35:
 139:Core/Src/main.c ****   	  while(1);
 757              		.loc 1 139 5 is_stmt 1 view .LVU233
 139:Core/Src/main.c ****   	  while(1);
 758              		.loc 1 139 8 is_stmt 0 view .LVU234
 759 0062 00B1     		cbz	r0, .L29
 760              	.L28:
 140:Core/Src/main.c ****     }
 761              		.loc 1 140 6 is_stmt 1 view .LVU235
 140:Core/Src/main.c ****     }
 762              		.loc 1 140 11 view .LVU236
 763 0064 FEE7     		b	.L28
 764              	.LVL36:
 765              	.L29:
 154:Core/Src/main.c ****     {
 766              		.loc 1 154 5 view .LVU237
 156:Core/Src/main.c ****         // wavPlayPitched(&fil, &currentWav);
 767              		.loc 1 156 7 view .LVU238
 156:Core/Src/main.c ****         // wavPlayPitched(&fil, &currentWav);
 768              		.loc 1 156 16 is_stmt 0 view .LVU239
 769 0066 064B     		ldr	r3, .L31+8
 770 0068 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 156:Core/Src/main.c ****         // wavPlayPitched(&fil, &currentWav);
 771              		.loc 1 156 9 view .LVU240
 772 006a 002B     		cmp	r3, #0
 773 006c FBD0     		beq	.L29
 158:Core/Src/main.c ****       }
 774              		.loc 1 158 9 is_stmt 1 view .LVU241
 775 006e 0448     		ldr	r0, .L31+8
 776 0070 FFF7FEFF 		bl	wavPlay
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 24


 777              	.LVL37:
 778 0074 F7E7     		b	.L29
 779              	.L32:
 780 0076 00BF     		.align	2
 781              	.L31:
 782 0078 00000000 		.word	SDPath
 783 007c 00000000 		.word	.LC0
 784 0080 00000000 		.word	player
 785 0084 18000000 		.word	.LC1
 786              		.cfi_endproc
 787              	.LFE137:
 789              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 790              		.align	1
 791              		.global	HAL_GPIO_EXTI_Callback
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	HAL_GPIO_EXTI_Callback:
 797              	.LVL38:
 798              	.LFB144:
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 799              		.loc 1 393 48 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 394:Core/Src/main.c ****     if (GPIO_Pin == B1_Pin) {
 803              		.loc 1 394 5 view .LVU243
 804              		.loc 1 394 8 is_stmt 0 view .LVU244
 805 0000 B0F5005F 		cmp	r0, #8192
 806 0004 00D0     		beq	.L39
 807 0006 7047     		bx	lr
 808              	.L39:
 393:Core/Src/main.c ****     if (GPIO_Pin == B1_Pin) {
 809              		.loc 1 393 48 view .LVU245
 810 0008 08B5     		push	{r3, lr}
 811              		.cfi_def_cfa_offset 8
 812              		.cfi_offset 3, -8
 813              		.cfi_offset 14, -4
 395:Core/Src/main.c ****         // Handle the button press
 396:Core/Src/main.c ****         playButtonHandler(&player);
 814              		.loc 1 396 9 is_stmt 1 view .LVU246
 815 000a 0248     		ldr	r0, .L40
 816              	.LVL39:
 817              		.loc 1 396 9 is_stmt 0 view .LVU247
 818 000c FFF7FEFF 		bl	playButtonHandler
 819              	.LVL40:
 397:Core/Src/main.c ****     }
 398:Core/Src/main.c **** }
 820              		.loc 1 398 1 view .LVU248
 821 0010 08BD     		pop	{r3, pc}
 822              	.L41:
 823 0012 00BF     		.align	2
 824              	.L40:
 825 0014 00000000 		.word	player
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 25


 826              		.cfi_endproc
 827              	.LFE144:
 829              		.section	.text.Error_Handler,"ax",%progbits
 830              		.align	1
 831              		.global	Error_Handler
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	Error_Handler:
 837              	.LFB145:
 399:Core/Src/main.c **** 
 400:Core/Src/main.c **** 
 401:Core/Src/main.c **** /* USER CODE END 4 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c **** /**
 404:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 405:Core/Src/main.c ****   * @retval None
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c **** void Error_Handler(void)
 408:Core/Src/main.c **** {
 838              		.loc 1 408 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 409:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 410:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 413:Core/Src/main.c **** }
 843              		.loc 1 413 1 view .LVU250
 844 0000 7047     		bx	lr
 845              		.cfi_endproc
 846              	.LFE145:
 848              		.global	player
 849              		.section	.bss.player,"aw",%nobits
 850              		.align	2
 853              	player:
 854 0000 00000000 		.space	12
 854      00000000 
 854      00000000 
 855              		.global	huart2
 856              		.section	.bss.huart2,"aw",%nobits
 857              		.align	2
 860              	huart2:
 861 0000 00000000 		.space	72
 861      00000000 
 861      00000000 
 861      00000000 
 861      00000000 
 862              		.global	hdma_sdio_tx
 863              		.section	.bss.hdma_sdio_tx,"aw",%nobits
 864              		.align	2
 867              	hdma_sdio_tx:
 868 0000 00000000 		.space	96
 868      00000000 
 868      00000000 
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 26


 868      00000000 
 868      00000000 
 869              		.global	hdma_sdio_rx
 870              		.section	.bss.hdma_sdio_rx,"aw",%nobits
 871              		.align	2
 874              	hdma_sdio_rx:
 875 0000 00000000 		.space	96
 875      00000000 
 875      00000000 
 875      00000000 
 875      00000000 
 876              		.global	hsd
 877              		.section	.bss.hsd,"aw",%nobits
 878              		.align	2
 881              	hsd:
 882 0000 00000000 		.space	132
 882      00000000 
 882      00000000 
 882      00000000 
 882      00000000 
 883              		.global	hdma_spi3_tx
 884              		.section	.bss.hdma_spi3_tx,"aw",%nobits
 885              		.align	2
 888              	hdma_spi3_tx:
 889 0000 00000000 		.space	96
 889      00000000 
 889      00000000 
 889      00000000 
 889      00000000 
 890              		.global	hi2s3
 891              		.section	.bss.hi2s3,"aw",%nobits
 892              		.align	2
 895              	hi2s3:
 896 0000 00000000 		.space	108
 896      00000000 
 896      00000000 
 896      00000000 
 896      00000000 
 897              		.text
 898              	.Letext0:
 899              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 900              		.file 3 "C:/Users/jonas/AppData/Roaming/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-de
 901              		.file 4 "C:/Users/jonas/AppData/Roaming/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-de
 902              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 903              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 904              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 905              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 906              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 907              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 908              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 909              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 910              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 911              		.file 14 "Middlewares/Third_Party/FatFs/src/integer.h"
 912              		.file 15 "Middlewares/Third_Party/FatFs/src/ff.h"
 913              		.file 16 "FATFS/App/fatfs.h"
 914              		.file 17 "Core/Inc/audio.h"
 915              		.file 18 "Core/Inc/wavPlayer.h"
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 27


 916              		.file 19 "Core/Inc/util.h"
 917              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 918              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 919              		.file 22 "Core/Inc/cpu_time.h"
 920              		.file 23 "<built-in>"
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:21     .text.MX_SDIO_SD_Init:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:26     .text.MX_SDIO_SD_Init:00000000 MX_SDIO_SD_Init
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:62     .text.MX_SDIO_SD_Init:00000018 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:881    .bss.hsd:00000000 hsd
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:68     .text.MX_GPIO_Init:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:73     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:285    .text.MX_GPIO_Init:000000f8 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:293    .text.MX_DMA_Init:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:298    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:382    .text.MX_DMA_Init:00000064 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:387    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:392    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:441    .text.MX_USART2_UART_Init:00000024 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:860    .bss.huart2:00000000 huart2
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:447    .text.MX_I2S3_Init:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:452    .text.MX_I2S3_Init:00000000 MX_I2S3_Init
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:504    .text.MX_I2S3_Init:00000028 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:895    .bss.hi2s3:00000000 hi2s3
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:510    .text.SystemClock_Config:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:516    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:650    .text.SystemClock_Config:0000008c $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:656    .rodata.main.str1.4:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:663    .text.main:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:669    .text.main:00000000 main
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:782    .text.main:00000078 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:853    .bss.player:00000000 player
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:790    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:796    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:825    .text.HAL_GPIO_EXTI_Callback:00000014 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:830    .text.Error_Handler:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:836    .text.Error_Handler:00000000 Error_Handler
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:850    .bss.player:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:857    .bss.huart2:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:867    .bss.hdma_sdio_tx:00000000 hdma_sdio_tx
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:864    .bss.hdma_sdio_tx:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:874    .bss.hdma_sdio_rx:00000000 hdma_sdio_rx
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:871    .bss.hdma_sdio_rx:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:878    .bss.hsd:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:888    .bss.hdma_spi3_tx:00000000 hdma_spi3_tx
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:885    .bss.hdma_spi3_tx:00000000 $d
C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s:892    .bss.hi2s3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
HAL_I2S_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
EnableDWT
MX_FATFS_Init
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccrNjnYM.s 			page 29


HAL_Delay
f_mount
uart_printf
initPlayer
f_open
wavPlay
SDPath
playButtonHandler
