(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2015.4 SW Build on Dec 14 2015 23:02:57
# Start time    : Fri Jan 01 08:43:38 -0800 2016
# Command line  : sds++ -o lab5a.elf ./src/SDSoC_lab_design_main.o ./src/edge_detect.o ./src/rgb_2_gray.o ./src/sharpen.o -dmclkid 1 -sds-pf zed
# Log file      : C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/reports/sds.log
# Journal file  : C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/reports/sds.jou
# Report file   : C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/reports/sds.rpt
#-----------------------------------------------------------

Libraries: 
Library Paths {}
INFO: [SDSoC 0-0] Analyzing object files
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo C:/xup/SDSoC/labs/lab5a/SDDebug/src/SDSoC_lab_design_main.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xdinfo.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata C:/xup/SDSoC/labs/lab5a/SDDebug/src/SDSoC_lab_design_main.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xddata.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo C:/xup/SDSoC/labs/lab5a/SDDebug/src/edge_detect.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xdinfo.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata C:/xup/SDSoC/labs/lab5a/SDDebug/src/edge_detect.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xddata.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo C:/xup/SDSoC/labs/lab5a/SDDebug/src/rgb_2_gray.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xdinfo.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata C:/xup/SDSoC/labs/lab5a/SDDebug/src/rgb_2_gray.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xddata.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo C:/xup/SDSoC/labs/lab5a/SDDebug/src/sharpen.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xdinfo.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata C:/xup/SDSoC/labs/lab5a/SDDebug/src/sharpen.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/sharpen_filter.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp C:/xup/SDSoC/labs/lab5a/SDDebug/src/sharpen.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.pp/sharpen.i
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap C:/xup/SDSoC/labs/lab5a/SDDebug/src/sharpen.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/sharpen_filter.fcnmap.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore C:/xup/SDSoC/labs/lab5a/SDDebug/src/sharpen.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/xilinx_com_hls_sharpen_filter_1_0.zip
unzip -u -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/xilinx_com_hls_sharpen_filter_1_0.zip -d C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0
Archive:  C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/xilinx_com_hls_sharpen_filter_1_0.zip
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/component.xml  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/constraints/sharpen_filter_ooc.xdc  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/hdl/verilog/sharpen_filter.v  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/hdl/verilog/sharpen_filter_buff_A_0.v  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/hdl/verilog/sharpen_filter_buff_A_2.v  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/hdl/vhdl/sharpen_filter.vhd  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/hdl/vhdl/sharpen_filter_buff_A_0.vhd  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/hdl/vhdl/sharpen_filter_buff_A_2.vhd  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/doc/ReleaseNotes.txt  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/misc/logo.png  
  inflating: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/xgui/sharpen_filter_v1_0.tcl  
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif C:/xup/SDSoC/labs/lab5a/SDDebug/src/sharpen.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/sharpen_filter_if.xml
build_xd_ip_db  -sds-pf C:/Xilinx/SDSoC/2015.4/platforms/zed/zed_hw.pfm  -ip C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0  -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable C:/Xilinx/SDSoC/2015.4
processing accelerators: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0
ip_dir: C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0
xsltproc --stringparam xpath "spirit:component/spirit:name/text()" C:/Xilinx/SDSoC/2015.4/scripts/xdcc/xpathValueOf.xsl C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo/xilinx_com_hls_sharpen_filter_1_0/component.xml
ip_name: sharpen_filter
INFO: [SDSoC 0-0] Generating data motion network
llvm-link -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/sds_all.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/SDSoC_lab_design_main.s C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/edge_detect.s C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/rgb_2_gray.s C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/sharpen.s

C:\xup\SDSoC\labs\lab5a\SDDebug>C:\Xilinx\SDSoC\2015.4\llvm-clang\win64\llvm\bin\llvm-link.exe -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/sds_all.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/SDSoC_lab_design_main.s C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/edge_detect.s C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/rgb_2_gray.s C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/./src/sharpen.s 

C:\xup\SDSoC\labs\lab5a\SDDebug>exit /b 0 
XidanePass  --platform zed  --dmclkid 1  --repo C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/xd_ip_db.xml  --dmdb C:/Xilinx/SDSoC/2015.4/data/DM.db   -os linux 

C:\xup\SDSoC\labs\lab5a\SDDebug\_sds\.llvm>opt -disable-output -instcombine -mem2reg -basicaa -XidanePass --platform zed --dmclkid 1 --repo C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/xd_ip_db.xml --dmdb C:/Xilinx/SDSoC/2015.4/data/DM.db -os linux  0<sds_all.o 
INFO: [SDSoC 0-0] Analyzing hardware accelerators...
INFO: [SDSoC 0-0] Analyzing callers to hardware accelerators...
INFO: [SDSoC 0-0] Scheduling data transfer graph for partition 0
INFO: [SDSoC 0-0] Creating data motion network hardware for partition 0
INFO: [SDSoC 0-0] Creating software stub functions for partition 0
INFO: [SDSoC 0-0] Generating data motion network report for partition 0
INFO: [SDSoC 0-0] Rewriting caller code
xsltproc  -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/p0/ipi/apsys_acc_info.xml  --stringparam P_XD_IP_REPOS C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/xd_ip_db.xml  C:/Xilinx/SDSoC/2015.4/scripts/xsd/genAdapterPackagedIpInfo.xsl 
      C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/apsys_0.xml
INFO: [SDSoC 0-0] Creating block diagram (BD), address map, port information and device registration for partition 0 (this may take a few minutes)
system_linker -cf-input C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/xd_ip_db.xml -ip-repo C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo -sds-pf C:/Xilinx/SDSoC/2015.4/platforms/zed:linux -software-only   -sdsoc
system_linker started at Fri Jan 01 08:43:41 -0800 2016
INFO: [SDSoC 0-0] Copying address map
INFO: [SDSoC 0-0] Creating port and device registration data
system_linker completed at Fri Jan 01 08:45:50 -0800 2016
INFO: [SDSoC 0-0] Rewrite caller functions
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo C:/xup/SDSoC/labs/lab5a/SDDebug/src/SDSoC_lab_design_main.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xdinfo.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata C:/xup/SDSoC/labs/lab5a/SDDebug/src/SDSoC_lab_design_main.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/xddata.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata C:/xup/SDSoC/labs/lab5a/SDDebug/src/SDSoC_lab_design_main.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.data/SDSoC_lab_design_main.o.xml
caller_rewrite  -rewrite C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/caller0.cfrewrite  -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/SDSoC_lab_design_main.c  C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/unix_SDSoC_lab_design_main.c  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -w    -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include  -IC:/xup/SDSoC/labs/lab5a/src -IC:/xup/SDSoC/labs/lab5a/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__
INFO: [SDSoC 0-0] Compile caller rewrite file C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/SDSoC_lab_design_main.c
arm-xilinx-linux-gnueabi-gcc  -c C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/SDSoC_lab_design_main.c  -IC:/xup/SDSoC/labs/lab5a/src -IC:/xup/SDSoC/labs/lab5a/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__    -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include  -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/SDSoC_lab_design_main.o
INFO: [SDSoC 0-0] Prepare hardware access API functions
INFO: [SDSoC 0-0] Create accelerator stub functions
stub_gen  -func sharpen_filter  -stub C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/sharpen_filter.cfrewrite  -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/sharpen.c  C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/unix_sharpen.c  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -mfpu=vfp -O0 -g -w    -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/lib/gcc/arm-xilinx-linux-gnueabi/4.9.2/include-fixed  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/include  -IC:/Xilinx/SDSoC/2015.4/SDK/2015.4/gnu/arm/nt/arm-xilinx-linux-gnueabi/libc/usr/include  -IC:/xup/SDSoC/labs/lab5a/src -IC:/xup/SDSoC/labs/lab5a/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__
INFO: [SDSoC 0-0] Compile hardware access API functions
arm-xilinx-linux-gnueabi-gcc   -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include  -c  C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/devreg.c
arm-xilinx-linux-gnueabi-gcc   -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include   -c  C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/portinfo.c
arm-xilinx-linux-gnueabi-g++   -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include  -c  C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/cf_stub.c
arm-xilinx-linux-gnueabi-ar crs C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/libxlnk_stub.a C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/devreg.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/portinfo.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/cf_stub.o
INFO: [SDSoC 0-0] Compile accelerator stub functions
arm-xilinx-linux-gnueabi-gcc -c sharpen.c   -I C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/include  -I C:/Xilinx/SDSoC/2015.4/Vivado_HLS/2015.4/include -IC:/xup/SDSoC/labs/lab5a/src -IC:/xup/SDSoC/labs/lab5a/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -o sharpen.o
sharpen.c: In function 'sharpen_filter':
sharpen.c: In function 'linebuffer_shift_up':
sharpen.c: In function 'linebuffer_getval':
sharpen.c: In function 'linebuffer_insert_bottom':
sharpen.c: In function 'window_shift_right':
sharpen.c: In function 'window_insert':
sharpen.c: In function 'window_getval':
arm-xilinx-linux-gnueabi-ar crs C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/liblab5a.a C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/devreg.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/portinfo.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/cf_stub.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/sharpen.o
INFO: [SDSoC 0-0] Link application ELF file
arm-xilinx-linux-gnueabi-g++   C:/xup/SDSoC/labs/lab5a/SDDebug/src/edge_detect.o C:/xup/SDSoC/labs/lab5a/SDDebug/src/rgb_2_gray.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/SDSoC_lab_design_main.o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/sharpen.o     -L C:/Xilinx/SDSoC/2015.4/arm-xilinx-linux-gnueabi/lib -LC:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/lab5a.elf
arm-xilinx-linux-gnueabi-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdsdata -R .xdpp C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/lab5a.elf
INFO: [SDSoC 0-0] Enable generation of hardware programming files
INFO: [SDSoC 0-0] Enable generation of boot files
INFO: [SDSoC 0-0] Calling system_linker for partition 0
system_linker -cf-input C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/.cdb/xd_ip_db.xml -ip-repo C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/iprepo/repo -sds-pf C:/Xilinx/SDSoC/2015.4/platforms/zed:linux -bitstream -bit-name lab5a.elf.bit -boot-files   -mdev-no-swgen -mdev-no-xsd -sdsoc -sd-output-dir _sds/p0/sd_card -bit-binary -elf C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/swstubs/lab5a.elf
system_linker started at Fri Jan 01 08:45:53 -0800 2016
INFO: [SDSoC 0-0] Generating bitstream for platform zed.
      This may take some time to complete
... [08:46:33] Starting synth_design
... [08:46:38] Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 393.742 ; gain = 221.445
... [09:02:45] Start Loading Part and Timing Information
... [09:02:45] Start Applying 'set_property' XDC Constraints
... [09:03:10] Start RTL Component Statistics 
... [09:03:10] Start RTL Hierarchical Component Statistics 
... [09:03:11] Start Part Resource Summary
... [09:03:11] Start Parallel Synthesis Optimization  : Time (s): cpu = 00:16:28 ; elapsed = 00:16:52 . Memory (MB): peak = 1059.723 ; gain = 887.426
... [09:03:11] Start Cross Boundary Optimization
... [09:03:16] Start ROM, RAM, DSP and Shift Register Reporting
... [09:03:16] Start Area Optimization
... [09:03:36] Start Timing Optimization
... [09:03:51] Start Applying XDC Timing Constraints
... [09:04:01] Start Technology Mapping
... [09:04:16] Start IO Insertion
... [09:04:16] Start Flattening Before IO Insertion
... [09:04:16] Start Final Netlist Cleanup
... [09:04:16] Start Renaming Generated Instances
... [09:04:21] Start Rebuilding User Hierarchy
... [09:04:21] Start Renaming Generated Ports
... [09:04:26] Start Handling Custom Attributes
... [09:04:26] Start Renaming Generated Nets
... [09:04:26] Start ROM, RAM, DSP and Shift Register Reporting
... [09:04:26] Start Writing Synthesis Report
... [09:05:36] Starting DRC Task
... [09:05:36] Starting Logic Optimization Task
... [09:05:41] Starting Connectivity Check Task
... [09:05:41] Starting Power Optimization Task
... [09:05:51] Starting PowerOpt Patch Enables Task
... [09:05:56] Starting Placer Task
... [09:06:42] Starting Routing Task
INFO: [SDSoC 0-0] Creating boot files
system_linker completed at Fri Jan 01 09:08:29 -0800 2016
All user specified timing constraints are met.
sds++ log file saved as C:/xup/SDSoC/labs/lab5a/SDDebug/_sds/reports/sds.log
sds++ completed at Fri Jan 01 09:08:29 -0800 2016
