#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x13ff0a9f0 .scope module, "Mux_test_clean" "Mux_test_clean" 2 6;
 .timescale 0 0;
v0x13ff48fb0_0 .var "a", 0 0;
v0x13ff49040_0 .var "b", 0 0;
v0x13ff490d0_0 .var/i "i", 31 0;
RS_0x130040d60 .resolv tri, L_0x13ff53850, L_0x13ff53940, L_0x13ff53a10;
v0x13ff49160_0 .net8 "out", 0 0, RS_0x130040d60;  3 drivers, strength-aware
v0x13ff491f0_0 .var "sel", 0 0;
v0x13ff49280 .array "test_vectors", 7 0, 3 0;
S_0x13ff07db0 .scope module, "uut" "Mux" 2 14, 3 7 0, S_0x13ff0a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x13ff48a80_0 .net "a", 0 0, v0x13ff48fb0_0;  1 drivers
v0x13ff48b50_0 .net "b", 0 0, v0x13ff49040_0;  1 drivers
RS_0x1300400d0 .resolv tri, L_0x13ff51b20, L_0x13ff51cd0, L_0x13ff51d60;
v0x13ff48c20_0 .net8 "nsel", 0 0, RS_0x1300400d0;  3 drivers, strength-aware
v0x13ff48d30_0 .net8 "out", 0 0, RS_0x130040d60;  alias, 3 drivers, strength-aware
RS_0x1300402b0 .resolv tri, L_0x13ff523b0, L_0x13ff52560, L_0x13ff525f0;
v0x13ff48dc0_0 .net8 "out1", 0 0, RS_0x1300402b0;  3 drivers, strength-aware
RS_0x1300406a0 .resolv tri, L_0x13ff52c30, L_0x13ff52de0, L_0x13ff52e70;
v0x13ff48e90_0 .net8 "out2", 0 0, RS_0x1300406a0;  3 drivers, strength-aware
v0x13ff48f20_0 .net "sel", 0 0, v0x13ff491f0_0;  1 drivers
S_0x13ff09070 .scope module, "and1" "And" 3 10, 4 6 0, S_0x13ff07db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff44d20_0 .net "a", 0 0, v0x13ff48fb0_0;  alias, 1 drivers
v0x13ff44dc0_0 .net8 "b", 0 0, RS_0x1300400d0;  alias, 3 drivers, strength-aware
RS_0x130040130 .resolv tri, L_0x13ff48cb0, L_0x13ff52120, L_0x13ff52230;
v0x13ff44e70_0 .net8 "nand_out", 0 0, RS_0x130040130;  3 drivers, strength-aware
v0x13ff44f20_0 .net8 "out", 0 0, RS_0x1300402b0;  alias, 3 drivers, strength-aware
S_0x13ff091e0 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x13ff09070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff51e10 .functor NMOS 1, L_0x1300780e8, RS_0x1300400d0, C4<0>, C4<0>;
L_0x13ff48cb0 .functor NMOS 1, L_0x13ff51e10, v0x13ff48fb0_0, C4<0>, C4<0>;
L_0x130078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff52120 .functor PMOS 1, L_0x130078130, v0x13ff48fb0_0, C4<0>, C4<0>;
L_0x130078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff52230 .functor PMOS 1, L_0x130078178, RS_0x1300400d0, C4<0>, C4<0>;
v0x13ff09660_0 .net/2s *"_ivl_0", 0 0, L_0x1300780e8;  1 drivers
v0x13ff44180_0 .net/2s *"_ivl_2", 0 0, L_0x130078130;  1 drivers
v0x13ff44230_0 .net/2s *"_ivl_4", 0 0, L_0x130078178;  1 drivers
v0x13ff442f0_0 .net "a", 0 0, v0x13ff48fb0_0;  alias, 1 drivers
v0x13ff44390_0 .net8 "b", 0 0, RS_0x1300400d0;  alias, 3 drivers, strength-aware
v0x13ff44470_0 .net8 "o1", 0 0, L_0x13ff51e10;  1 drivers, strength-aware
v0x13ff44510_0 .net8 "out", 0 0, RS_0x130040130;  alias, 3 drivers, strength-aware
S_0x13ff445e0 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x13ff09070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff522e0 .functor NMOS 1, L_0x1300781c0, RS_0x130040130, C4<0>, C4<0>;
L_0x13ff523b0 .functor NMOS 1, L_0x13ff522e0, RS_0x130040130, C4<0>, C4<0>;
L_0x130078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff52560 .functor PMOS 1, L_0x130078208, RS_0x130040130, C4<0>, C4<0>;
L_0x130078250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff525f0 .functor PMOS 1, L_0x130078250, RS_0x130040130, C4<0>, C4<0>;
v0x13ff44800_0 .net/2s *"_ivl_0", 0 0, L_0x1300781c0;  1 drivers
v0x13ff448b0_0 .net/2s *"_ivl_2", 0 0, L_0x130078208;  1 drivers
v0x13ff44960_0 .net/2s *"_ivl_4", 0 0, L_0x130078250;  1 drivers
v0x13ff44a20_0 .net8 "a", 0 0, RS_0x130040130;  alias, 3 drivers, strength-aware
v0x13ff44ad0_0 .net8 "b", 0 0, RS_0x130040130;  alias, 3 drivers, strength-aware
v0x13ff44be0_0 .net8 "o1", 0 0, L_0x13ff522e0;  1 drivers, strength-aware
v0x13ff44c70_0 .net8 "out", 0 0, RS_0x1300402b0;  alias, 3 drivers, strength-aware
S_0x13ff44ff0 .scope module, "and2" "And" 3 11, 4 6 0, S_0x13ff07db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff46090_0 .net "a", 0 0, v0x13ff49040_0;  alias, 1 drivers
v0x13ff46130_0 .net "b", 0 0, v0x13ff491f0_0;  alias, 1 drivers
RS_0x130040520 .resolv tri, L_0x13ff52850, L_0x13ff529c0, L_0x13ff52a90;
v0x13ff461e0_0 .net8 "nand_out", 0 0, RS_0x130040520;  3 drivers, strength-aware
v0x13ff46290_0 .net8 "out", 0 0, RS_0x1300406a0;  alias, 3 drivers, strength-aware
S_0x13ff45200 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x13ff44ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff527e0 .functor NMOS 1, L_0x130078298, v0x13ff491f0_0, C4<0>, C4<0>;
L_0x13ff52850 .functor NMOS 1, L_0x13ff527e0, v0x13ff49040_0, C4<0>, C4<0>;
L_0x1300782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff529c0 .functor PMOS 1, L_0x1300782e0, v0x13ff49040_0, C4<0>, C4<0>;
L_0x130078328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff52a90 .functor PMOS 1, L_0x130078328, v0x13ff491f0_0, C4<0>, C4<0>;
v0x13ff45430_0 .net/2s *"_ivl_0", 0 0, L_0x130078298;  1 drivers
v0x13ff454f0_0 .net/2s *"_ivl_2", 0 0, L_0x1300782e0;  1 drivers
v0x13ff455a0_0 .net/2s *"_ivl_4", 0 0, L_0x130078328;  1 drivers
v0x13ff45660_0 .net "a", 0 0, v0x13ff49040_0;  alias, 1 drivers
v0x13ff45700_0 .net "b", 0 0, v0x13ff491f0_0;  alias, 1 drivers
v0x13ff457e0_0 .net8 "o1", 0 0, L_0x13ff527e0;  1 drivers, strength-aware
v0x13ff45880_0 .net8 "out", 0 0, RS_0x130040520;  alias, 3 drivers, strength-aware
S_0x13ff45950 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x13ff44ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff52b40 .functor NMOS 1, L_0x130078370, RS_0x130040520, C4<0>, C4<0>;
L_0x13ff52c30 .functor NMOS 1, L_0x13ff52b40, RS_0x130040520, C4<0>, C4<0>;
L_0x1300783b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff52de0 .functor PMOS 1, L_0x1300783b8, RS_0x130040520, C4<0>, C4<0>;
L_0x130078400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff52e70 .functor PMOS 1, L_0x130078400, RS_0x130040520, C4<0>, C4<0>;
v0x13ff45b70_0 .net/2s *"_ivl_0", 0 0, L_0x130078370;  1 drivers
v0x13ff45c20_0 .net/2s *"_ivl_2", 0 0, L_0x1300783b8;  1 drivers
v0x13ff45cd0_0 .net/2s *"_ivl_4", 0 0, L_0x130078400;  1 drivers
v0x13ff45d90_0 .net8 "a", 0 0, RS_0x130040520;  alias, 3 drivers, strength-aware
v0x13ff45e40_0 .net8 "b", 0 0, RS_0x130040520;  alias, 3 drivers, strength-aware
v0x13ff45f50_0 .net8 "o1", 0 0, L_0x13ff52b40;  1 drivers, strength-aware
v0x13ff45fe0_0 .net8 "out", 0 0, RS_0x1300406a0;  alias, 3 drivers, strength-aware
S_0x13ff46360 .scope module, "not_sel" "Not" 3 9, 4 19 0, S_0x13ff07db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13ff46cb0_0 .net "a", 0 0, v0x13ff491f0_0;  alias, 1 drivers
v0x13ff46dd0_0 .net8 "out", 0 0, RS_0x1300400d0;  alias, 3 drivers, strength-aware
S_0x13ff46550 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x13ff46360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff51ab0 .functor NMOS 1, L_0x130078010, v0x13ff491f0_0, C4<0>, C4<0>;
L_0x13ff51b20 .functor NMOS 1, L_0x13ff51ab0, v0x13ff491f0_0, C4<0>, C4<0>;
L_0x130078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff51cd0 .functor PMOS 1, L_0x130078058, v0x13ff491f0_0, C4<0>, C4<0>;
L_0x1300780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff51d60 .functor PMOS 1, L_0x1300780a0, v0x13ff491f0_0, C4<0>, C4<0>;
v0x13ff46780_0 .net/2s *"_ivl_0", 0 0, L_0x130078010;  1 drivers
v0x13ff46840_0 .net/2s *"_ivl_2", 0 0, L_0x130078058;  1 drivers
v0x13ff468f0_0 .net/2s *"_ivl_4", 0 0, L_0x1300780a0;  1 drivers
v0x13ff469b0_0 .net "a", 0 0, v0x13ff491f0_0;  alias, 1 drivers
v0x13ff46a80_0 .net "b", 0 0, v0x13ff491f0_0;  alias, 1 drivers
v0x13ff46b50_0 .net8 "o1", 0 0, L_0x13ff51ab0;  1 drivers, strength-aware
v0x13ff46be0_0 .net8 "out", 0 0, RS_0x1300400d0;  alias, 3 drivers, strength-aware
S_0x13ff46e60 .scope module, "or1" "Or" 3 12, 4 12 0, S_0x13ff07db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff48620_0 .net8 "a", 0 0, RS_0x1300402b0;  alias, 3 drivers, strength-aware
v0x13ff48740_0 .net8 "b", 0 0, RS_0x1300406a0;  alias, 3 drivers, strength-aware
RS_0x130040a60 .resolv tri, L_0x13ff53090, L_0x13ff53140, L_0x13ff53390;
v0x13ff48850_0 .net8 "nand_out1", 0 0, RS_0x130040a60;  3 drivers, strength-aware
RS_0x130040be0 .resolv tri, L_0x13ff534b0, L_0x13ff53560, L_0x13ff536b0;
v0x13ff488e0_0 .net8 "nand_out2", 0 0, RS_0x130040be0;  3 drivers, strength-aware
v0x13ff489b0_0 .net8 "out", 0 0, RS_0x130040d60;  alias, 3 drivers, strength-aware
S_0x13ff47070 .scope module, "nand1" "Nand" 4 14, 5 4 0, S_0x13ff46e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff52fe0 .functor NMOS 1, L_0x130078448, RS_0x1300402b0, C4<0>, C4<0>;
L_0x13ff53090 .functor NMOS 1, L_0x13ff52fe0, RS_0x1300402b0, C4<0>, C4<0>;
L_0x130078490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53140 .functor PMOS 1, L_0x130078490, RS_0x1300402b0, C4<0>, C4<0>;
L_0x1300784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53390 .functor PMOS 1, L_0x1300784d8, RS_0x1300402b0, C4<0>, C4<0>;
v0x13ff472a0_0 .net/2s *"_ivl_0", 0 0, L_0x130078448;  1 drivers
v0x13ff47350_0 .net/2s *"_ivl_2", 0 0, L_0x130078490;  1 drivers
v0x13ff47400_0 .net/2s *"_ivl_4", 0 0, L_0x1300784d8;  1 drivers
v0x13ff474c0_0 .net8 "a", 0 0, RS_0x1300402b0;  alias, 3 drivers, strength-aware
v0x13ff47590_0 .net8 "b", 0 0, RS_0x1300402b0;  alias, 3 drivers, strength-aware
v0x13ff47660_0 .net8 "o1", 0 0, L_0x13ff52fe0;  1 drivers, strength-aware
v0x13ff476f0_0 .net8 "out", 0 0, RS_0x130040a60;  alias, 3 drivers, strength-aware
S_0x13ff477b0 .scope module, "nand2" "Nand" 4 15, 5 4 0, S_0x13ff46e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff53400 .functor NMOS 1, L_0x130078520, RS_0x1300406a0, C4<0>, C4<0>;
L_0x13ff534b0 .functor NMOS 1, L_0x13ff53400, RS_0x1300406a0, C4<0>, C4<0>;
L_0x130078568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53560 .functor PMOS 1, L_0x130078568, RS_0x1300406a0, C4<0>, C4<0>;
L_0x1300785b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff536b0 .functor PMOS 1, L_0x1300785b0, RS_0x1300406a0, C4<0>, C4<0>;
v0x13ff479d0_0 .net/2s *"_ivl_0", 0 0, L_0x130078520;  1 drivers
v0x13ff47a80_0 .net/2s *"_ivl_2", 0 0, L_0x130078568;  1 drivers
v0x13ff47b30_0 .net/2s *"_ivl_4", 0 0, L_0x1300785b0;  1 drivers
v0x13ff47bf0_0 .net8 "a", 0 0, RS_0x1300406a0;  alias, 3 drivers, strength-aware
v0x13ff47cc0_0 .net8 "b", 0 0, RS_0x1300406a0;  alias, 3 drivers, strength-aware
v0x13ff47d90_0 .net8 "o1", 0 0, L_0x13ff53400;  1 drivers, strength-aware
v0x13ff47e20_0 .net8 "out", 0 0, RS_0x130040be0;  alias, 3 drivers, strength-aware
S_0x13ff47ee0 .scope module, "nand3" "Nand" 4 16, 5 4 0, S_0x13ff46e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300785f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff53760 .functor NMOS 1, L_0x1300785f8, RS_0x130040be0, C4<0>, C4<0>;
L_0x13ff53850 .functor NMOS 1, L_0x13ff53760, RS_0x130040a60, C4<0>, C4<0>;
L_0x130078640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53940 .functor PMOS 1, L_0x130078640, RS_0x130040a60, C4<0>, C4<0>;
L_0x130078688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53a10 .functor PMOS 1, L_0x130078688, RS_0x130040be0, C4<0>, C4<0>;
v0x13ff48110_0 .net/2s *"_ivl_0", 0 0, L_0x1300785f8;  1 drivers
v0x13ff481c0_0 .net/2s *"_ivl_2", 0 0, L_0x130078640;  1 drivers
v0x13ff48270_0 .net/2s *"_ivl_4", 0 0, L_0x130078688;  1 drivers
v0x13ff48330_0 .net8 "a", 0 0, RS_0x130040a60;  alias, 3 drivers, strength-aware
v0x13ff483e0_0 .net8 "b", 0 0, RS_0x130040be0;  alias, 3 drivers, strength-aware
v0x13ff484b0_0 .net8 "o1", 0 0, L_0x13ff53760;  1 drivers, strength-aware
v0x13ff48540_0 .net8 "out", 0 0, RS_0x130040d60;  alias, 3 drivers, strength-aware
S_0x13ff0ab60 .scope module, "Nor" "Nor" 4 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x130041240 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff4ba50_0 .net "a", 0 0, o0x130041240;  0 drivers
o0x1300413f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff4bae0_0 .net "b", 0 0, o0x1300413f0;  0 drivers
RS_0x130041030 .resolv tri, L_0x13ff54390, L_0x13ff54440, L_0x13ff54530;
v0x13ff4bb70_0 .net8 "or_out", 0 0, RS_0x130041030;  3 drivers, strength-aware
RS_0x130041090 .resolv tri, L_0x13ff548c0, L_0x13ff54930, L_0x13ff54a80;
v0x13ff4bc00_0 .net8 "out", 0 0, RS_0x130041090;  3 drivers, strength-aware
S_0x13ff49310 .scope module, "not1" "Not" 4 26, 4 19 0, S_0x13ff0ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13ff49c60_0 .net8 "a", 0 0, RS_0x130041030;  alias, 3 drivers, strength-aware
v0x13ff49d40_0 .net8 "out", 0 0, RS_0x130041090;  alias, 3 drivers, strength-aware
S_0x13ff49520 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x13ff49310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff53290 .functor NMOS 1, L_0x130078958, RS_0x130041030, C4<0>, C4<0>;
L_0x13ff548c0 .functor NMOS 1, L_0x13ff53290, RS_0x130041030, C4<0>, C4<0>;
L_0x1300789a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff54930 .functor PMOS 1, L_0x1300789a0, RS_0x130041030, C4<0>, C4<0>;
L_0x1300789e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff54a80 .functor PMOS 1, L_0x1300789e8, RS_0x130041030, C4<0>, C4<0>;
v0x13ff49740_0 .net/2s *"_ivl_0", 0 0, L_0x130078958;  1 drivers
v0x13ff49800_0 .net/2s *"_ivl_2", 0 0, L_0x1300789a0;  1 drivers
v0x13ff498b0_0 .net/2s *"_ivl_4", 0 0, L_0x1300789e8;  1 drivers
v0x13ff49970_0 .net8 "a", 0 0, RS_0x130041030;  alias, 3 drivers, strength-aware
v0x13ff49a10_0 .net8 "b", 0 0, RS_0x130041030;  alias, 3 drivers, strength-aware
v0x13ff49ae0_0 .net8 "o1", 0 0, L_0x13ff53290;  1 drivers, strength-aware
v0x13ff49b70_0 .net8 "out", 0 0, RS_0x130041090;  alias, 3 drivers, strength-aware
S_0x13ff49dd0 .scope module, "or1" "Or" 4 25, 4 12 0, S_0x13ff0ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff4b5b0_0 .net "a", 0 0, o0x130041240;  alias, 0 drivers
v0x13ff4b690_0 .net "b", 0 0, o0x1300413f0;  alias, 0 drivers
RS_0x1300412a0 .resolv tri, L_0x13ff53c10, L_0x13ff53cc0, L_0x13ff53e10;
v0x13ff4b760_0 .net8 "nand_out1", 0 0, RS_0x1300412a0;  3 drivers, strength-aware
RS_0x130041450 .resolv tri, L_0x13ff53ff0, L_0x13ff540a0, L_0x13ff541f0;
v0x13ff4b830_0 .net8 "nand_out2", 0 0, RS_0x130041450;  3 drivers, strength-aware
v0x13ff4b900_0 .net8 "out", 0 0, RS_0x130041030;  alias, 3 drivers, strength-aware
S_0x13ff4a000 .scope module, "nand1" "Nand" 4 14, 5 4 0, S_0x13ff49dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300786d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff53ae0 .functor NMOS 1, L_0x1300786d0, o0x130041240, C4<0>, C4<0>;
L_0x13ff53c10 .functor NMOS 1, L_0x13ff53ae0, o0x130041240, C4<0>, C4<0>;
L_0x130078718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53cc0 .functor PMOS 1, L_0x130078718, o0x130041240, C4<0>, C4<0>;
L_0x130078760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff53e10 .functor PMOS 1, L_0x130078760, o0x130041240, C4<0>, C4<0>;
v0x13ff4a230_0 .net/2s *"_ivl_0", 0 0, L_0x1300786d0;  1 drivers
v0x13ff4a2f0_0 .net/2s *"_ivl_2", 0 0, L_0x130078718;  1 drivers
v0x13ff4a3a0_0 .net/2s *"_ivl_4", 0 0, L_0x130078760;  1 drivers
v0x13ff4a460_0 .net "a", 0 0, o0x130041240;  alias, 0 drivers
v0x13ff4a500_0 .net "b", 0 0, o0x130041240;  alias, 0 drivers
v0x13ff4a5d0_0 .net8 "o1", 0 0, L_0x13ff53ae0;  1 drivers, strength-aware
v0x13ff4a660_0 .net8 "out", 0 0, RS_0x1300412a0;  alias, 3 drivers, strength-aware
S_0x13ff4a750 .scope module, "nand2" "Nand" 4 15, 5 4 0, S_0x13ff49dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300787a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff53ec0 .functor NMOS 1, L_0x1300787a8, o0x1300413f0, C4<0>, C4<0>;
L_0x13ff53ff0 .functor NMOS 1, L_0x13ff53ec0, o0x1300413f0, C4<0>, C4<0>;
L_0x1300787f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff540a0 .functor PMOS 1, L_0x1300787f0, o0x1300413f0, C4<0>, C4<0>;
L_0x130078838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff541f0 .functor PMOS 1, L_0x130078838, o0x1300413f0, C4<0>, C4<0>;
v0x13ff4a970_0 .net/2s *"_ivl_0", 0 0, L_0x1300787a8;  1 drivers
v0x13ff4aa20_0 .net/2s *"_ivl_2", 0 0, L_0x1300787f0;  1 drivers
v0x13ff4aad0_0 .net/2s *"_ivl_4", 0 0, L_0x130078838;  1 drivers
v0x13ff4ab90_0 .net "a", 0 0, o0x1300413f0;  alias, 0 drivers
v0x13ff4ac30_0 .net "b", 0 0, o0x1300413f0;  alias, 0 drivers
v0x13ff4ad00_0 .net8 "o1", 0 0, L_0x13ff53ec0;  1 drivers, strength-aware
v0x13ff4ad90_0 .net8 "out", 0 0, RS_0x130041450;  alias, 3 drivers, strength-aware
S_0x13ff4ae80 .scope module, "nand3" "Nand" 4 16, 5 4 0, S_0x13ff49dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff542a0 .functor NMOS 1, L_0x130078880, RS_0x130041450, C4<0>, C4<0>;
L_0x13ff54390 .functor NMOS 1, L_0x13ff542a0, RS_0x1300412a0, C4<0>, C4<0>;
L_0x1300788c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff54440 .functor PMOS 1, L_0x1300788c8, RS_0x1300412a0, C4<0>, C4<0>;
L_0x130078910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff54530 .functor PMOS 1, L_0x130078910, RS_0x130041450, C4<0>, C4<0>;
v0x13ff4b0b0_0 .net/2s *"_ivl_0", 0 0, L_0x130078880;  1 drivers
v0x13ff4b160_0 .net/2s *"_ivl_2", 0 0, L_0x1300788c8;  1 drivers
v0x13ff4b210_0 .net/2s *"_ivl_4", 0 0, L_0x130078910;  1 drivers
v0x13ff4b2d0_0 .net8 "a", 0 0, RS_0x1300412a0;  alias, 3 drivers, strength-aware
v0x13ff4b380_0 .net8 "b", 0 0, RS_0x130041450;  alias, 3 drivers, strength-aware
v0x13ff4b450_0 .net8 "o1", 0 0, L_0x13ff542a0;  1 drivers, strength-aware
v0x13ff4b4e0_0 .net8 "out", 0 0, RS_0x130041030;  alias, 3 drivers, strength-aware
S_0x13ff07c40 .scope module, "Xor" "Xor" 4 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x130041810 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff51580_0 .net "a", 0 0, o0x130041810;  0 drivers
RS_0x130041a20 .resolv tri, L_0x13ff55810, L_0x13ff559c0, L_0x13ff55a50;
v0x13ff51610_0 .net8 "and1_out", 0 0, RS_0x130041a20;  3 drivers, strength-aware
RS_0x130041e10 .resolv tri, L_0x13ff56090, L_0x13ff56240, L_0x13ff562d0;
v0x13ff516a0_0 .net8 "and2_out", 0 0, RS_0x130041e10;  3 drivers, strength-aware
o0x130041c30 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ff51730_0 .net "b", 0 0, o0x130041c30;  0 drivers
RS_0x130041c00 .resolv tri, L_0x13ff54c20, L_0x13ff54cd0, L_0x13ff54e80;
v0x13ff517c0_0 .net8 "not_a", 0 0, RS_0x130041c00;  3 drivers, strength-aware
RS_0x130041840 .resolv tri, L_0x13ff55000, L_0x13ff550b0, L_0x13ff55260;
v0x13ff51910_0 .net8 "not_b", 0 0, RS_0x130041840;  3 drivers, strength-aware
RS_0x130042680 .resolv tri, L_0x13ff56c30, L_0x13ff56ce0, L_0x13ff56e10;
v0x13ff51a20_0 .net8 "out", 0 0, RS_0x130042680;  3 drivers, strength-aware
S_0x13ff4bc90 .scope module, "and1" "And" 4 33, 4 6 0, S_0x13ff07c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff4cd20_0 .net "a", 0 0, o0x130041810;  alias, 0 drivers
v0x13ff4cdc0_0 .net8 "b", 0 0, RS_0x130041840;  alias, 3 drivers, strength-aware
RS_0x1300418a0 .resolv tri, L_0x13ff519a0, L_0x13ff55560, L_0x13ff55650;
v0x13ff4ce70_0 .net8 "nand_out", 0 0, RS_0x1300418a0;  3 drivers, strength-aware
v0x13ff4cf20_0 .net8 "out", 0 0, RS_0x130041a20;  alias, 3 drivers, strength-aware
S_0x13ff4bea0 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x13ff4bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff55310 .functor NMOS 1, L_0x130078be0, RS_0x130041840, C4<0>, C4<0>;
L_0x13ff519a0 .functor NMOS 1, L_0x13ff55310, o0x130041810, C4<0>, C4<0>;
L_0x130078c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff55560 .functor PMOS 1, L_0x130078c28, o0x130041810, C4<0>, C4<0>;
L_0x130078c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff55650 .functor PMOS 1, L_0x130078c70, RS_0x130041840, C4<0>, C4<0>;
v0x13ff4c0d0_0 .net/2s *"_ivl_0", 0 0, L_0x130078be0;  1 drivers
v0x13ff4c180_0 .net/2s *"_ivl_2", 0 0, L_0x130078c28;  1 drivers
v0x13ff4c230_0 .net/2s *"_ivl_4", 0 0, L_0x130078c70;  1 drivers
v0x13ff4c2f0_0 .net "a", 0 0, o0x130041810;  alias, 0 drivers
v0x13ff4c390_0 .net8 "b", 0 0, RS_0x130041840;  alias, 3 drivers, strength-aware
v0x13ff4c470_0 .net8 "o1", 0 0, L_0x13ff55310;  1 drivers, strength-aware
v0x13ff4c510_0 .net8 "out", 0 0, RS_0x1300418a0;  alias, 3 drivers, strength-aware
S_0x13ff4c5e0 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x13ff4bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff55720 .functor NMOS 1, L_0x130078cb8, RS_0x1300418a0, C4<0>, C4<0>;
L_0x13ff55810 .functor NMOS 1, L_0x13ff55720, RS_0x1300418a0, C4<0>, C4<0>;
L_0x130078d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff559c0 .functor PMOS 1, L_0x130078d00, RS_0x1300418a0, C4<0>, C4<0>;
L_0x130078d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff55a50 .functor PMOS 1, L_0x130078d48, RS_0x1300418a0, C4<0>, C4<0>;
v0x13ff4c800_0 .net/2s *"_ivl_0", 0 0, L_0x130078cb8;  1 drivers
v0x13ff4c8b0_0 .net/2s *"_ivl_2", 0 0, L_0x130078d00;  1 drivers
v0x13ff4c960_0 .net/2s *"_ivl_4", 0 0, L_0x130078d48;  1 drivers
v0x13ff4ca20_0 .net8 "a", 0 0, RS_0x1300418a0;  alias, 3 drivers, strength-aware
v0x13ff4cad0_0 .net8 "b", 0 0, RS_0x1300418a0;  alias, 3 drivers, strength-aware
v0x13ff4cbe0_0 .net8 "o1", 0 0, L_0x13ff55720;  1 drivers, strength-aware
v0x13ff4cc70_0 .net8 "out", 0 0, RS_0x130041a20;  alias, 3 drivers, strength-aware
S_0x13ff4cff0 .scope module, "and2" "And" 4 34, 4 6 0, S_0x13ff07c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff4e090_0 .net8 "a", 0 0, RS_0x130041c00;  alias, 3 drivers, strength-aware
v0x13ff4e130_0 .net "b", 0 0, o0x130041c30;  alias, 0 drivers
RS_0x130041c90 .resolv tri, L_0x13ff55c70, L_0x13ff55e60, L_0x13ff55ef0;
v0x13ff4e1e0_0 .net8 "nand_out", 0 0, RS_0x130041c90;  3 drivers, strength-aware
v0x13ff4e290_0 .net8 "out", 0 0, RS_0x130041e10;  alias, 3 drivers, strength-aware
S_0x13ff4d200 .scope module, "nand1" "Nand" 4 8, 5 4 0, S_0x13ff4cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff55bc0 .functor NMOS 1, L_0x130078d90, o0x130041c30, C4<0>, C4<0>;
L_0x13ff55c70 .functor NMOS 1, L_0x13ff55bc0, RS_0x130041c00, C4<0>, C4<0>;
L_0x130078dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff55e60 .functor PMOS 1, L_0x130078dd8, RS_0x130041c00, C4<0>, C4<0>;
L_0x130078e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff55ef0 .functor PMOS 1, L_0x130078e20, o0x130041c30, C4<0>, C4<0>;
v0x13ff4d430_0 .net/2s *"_ivl_0", 0 0, L_0x130078d90;  1 drivers
v0x13ff4d4f0_0 .net/2s *"_ivl_2", 0 0, L_0x130078dd8;  1 drivers
v0x13ff4d5a0_0 .net/2s *"_ivl_4", 0 0, L_0x130078e20;  1 drivers
v0x13ff4d660_0 .net8 "a", 0 0, RS_0x130041c00;  alias, 3 drivers, strength-aware
v0x13ff4d700_0 .net "b", 0 0, o0x130041c30;  alias, 0 drivers
v0x13ff4d7e0_0 .net8 "o1", 0 0, L_0x13ff55bc0;  1 drivers, strength-aware
v0x13ff4d880_0 .net8 "out", 0 0, RS_0x130041c90;  alias, 3 drivers, strength-aware
S_0x13ff4d950 .scope module, "nand2" "Nand" 4 9, 5 4 0, S_0x13ff4cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff55fa0 .functor NMOS 1, L_0x130078e68, RS_0x130041c90, C4<0>, C4<0>;
L_0x13ff56090 .functor NMOS 1, L_0x13ff55fa0, RS_0x130041c90, C4<0>, C4<0>;
L_0x130078eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff56240 .functor PMOS 1, L_0x130078eb0, RS_0x130041c90, C4<0>, C4<0>;
L_0x130078ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff562d0 .functor PMOS 1, L_0x130078ef8, RS_0x130041c90, C4<0>, C4<0>;
v0x13ff4db70_0 .net/2s *"_ivl_0", 0 0, L_0x130078e68;  1 drivers
v0x13ff4dc20_0 .net/2s *"_ivl_2", 0 0, L_0x130078eb0;  1 drivers
v0x13ff4dcd0_0 .net/2s *"_ivl_4", 0 0, L_0x130078ef8;  1 drivers
v0x13ff4dd90_0 .net8 "a", 0 0, RS_0x130041c90;  alias, 3 drivers, strength-aware
v0x13ff4de40_0 .net8 "b", 0 0, RS_0x130041c90;  alias, 3 drivers, strength-aware
v0x13ff4df50_0 .net8 "o1", 0 0, L_0x13ff55fa0;  1 drivers, strength-aware
v0x13ff4dfe0_0 .net8 "out", 0 0, RS_0x130041e10;  alias, 3 drivers, strength-aware
S_0x13ff4e360 .scope module, "not1" "Not" 4 31, 4 19 0, S_0x13ff07c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13ff4ecb0_0 .net "a", 0 0, o0x130041810;  alias, 0 drivers
v0x13ff4edd0_0 .net8 "out", 0 0, RS_0x130041c00;  alias, 3 drivers, strength-aware
S_0x13ff4e550 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x13ff4e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff54b30 .functor NMOS 1, L_0x130078a30, o0x130041810, C4<0>, C4<0>;
L_0x13ff54c20 .functor NMOS 1, L_0x13ff54b30, o0x130041810, C4<0>, C4<0>;
L_0x130078a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff54cd0 .functor PMOS 1, L_0x130078a78, o0x130041810, C4<0>, C4<0>;
L_0x130078ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff54e80 .functor PMOS 1, L_0x130078ac0, o0x130041810, C4<0>, C4<0>;
v0x13ff4e780_0 .net/2s *"_ivl_0", 0 0, L_0x130078a30;  1 drivers
v0x13ff4e840_0 .net/2s *"_ivl_2", 0 0, L_0x130078a78;  1 drivers
v0x13ff4e8f0_0 .net/2s *"_ivl_4", 0 0, L_0x130078ac0;  1 drivers
v0x13ff4e9b0_0 .net "a", 0 0, o0x130041810;  alias, 0 drivers
v0x13ff4ea80_0 .net "b", 0 0, o0x130041810;  alias, 0 drivers
v0x13ff4eb50_0 .net8 "o1", 0 0, L_0x13ff54b30;  1 drivers, strength-aware
v0x13ff4ebe0_0 .net8 "out", 0 0, RS_0x130041c00;  alias, 3 drivers, strength-aware
S_0x13ff4ee60 .scope module, "not2" "Not" 4 32, 4 19 0, S_0x13ff07c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x13ff4f790_0 .net "a", 0 0, o0x130041c30;  alias, 0 drivers
v0x13ff4f8b0_0 .net8 "out", 0 0, RS_0x130041840;  alias, 3 drivers, strength-aware
S_0x13ff4f020 .scope module, "nand1" "Nand" 4 20, 5 4 0, S_0x13ff4ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff54f30 .functor NMOS 1, L_0x130078b08, o0x130041c30, C4<0>, C4<0>;
L_0x13ff55000 .functor NMOS 1, L_0x13ff54f30, o0x130041c30, C4<0>, C4<0>;
L_0x130078b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff550b0 .functor PMOS 1, L_0x130078b50, o0x130041c30, C4<0>, C4<0>;
L_0x130078b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff55260 .functor PMOS 1, L_0x130078b98, o0x130041c30, C4<0>, C4<0>;
v0x13ff4f260_0 .net/2s *"_ivl_0", 0 0, L_0x130078b08;  1 drivers
v0x13ff4f320_0 .net/2s *"_ivl_2", 0 0, L_0x130078b50;  1 drivers
v0x13ff4f3d0_0 .net/2s *"_ivl_4", 0 0, L_0x130078b98;  1 drivers
v0x13ff4f490_0 .net "a", 0 0, o0x130041c30;  alias, 0 drivers
v0x13ff4f560_0 .net "b", 0 0, o0x130041c30;  alias, 0 drivers
v0x13ff4f630_0 .net8 "o1", 0 0, L_0x13ff54f30;  1 drivers, strength-aware
v0x13ff4f6c0_0 .net8 "out", 0 0, RS_0x130041840;  alias, 3 drivers, strength-aware
S_0x13ff4f940 .scope module, "or1" "Or" 4 35, 4 12 0, S_0x13ff07c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x13ff51120_0 .net8 "a", 0 0, RS_0x130041a20;  alias, 3 drivers, strength-aware
v0x13ff51240_0 .net8 "b", 0 0, RS_0x130041e10;  alias, 3 drivers, strength-aware
RS_0x130042380 .resolv tri, L_0x13ff564f0, L_0x13ff565a0, L_0x13ff566f0;
v0x13ff51350_0 .net8 "nand_out1", 0 0, RS_0x130042380;  3 drivers, strength-aware
RS_0x130042500 .resolv tri, L_0x13ff56890, L_0x13ff56940, L_0x13ff56a90;
v0x13ff513e0_0 .net8 "nand_out2", 0 0, RS_0x130042500;  3 drivers, strength-aware
v0x13ff514b0_0 .net8 "out", 0 0, RS_0x130042680;  alias, 3 drivers, strength-aware
S_0x13ff4fb90 .scope module, "nand1" "Nand" 4 14, 5 4 0, S_0x13ff4f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130078f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff56440 .functor NMOS 1, L_0x130078f40, RS_0x130041a20, C4<0>, C4<0>;
L_0x13ff564f0 .functor NMOS 1, L_0x13ff56440, RS_0x130041a20, C4<0>, C4<0>;
L_0x130078f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff565a0 .functor PMOS 1, L_0x130078f88, RS_0x130041a20, C4<0>, C4<0>;
L_0x130078fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff566f0 .functor PMOS 1, L_0x130078fd0, RS_0x130041a20, C4<0>, C4<0>;
v0x13ff4fda0_0 .net/2s *"_ivl_0", 0 0, L_0x130078f40;  1 drivers
v0x13ff4fe50_0 .net/2s *"_ivl_2", 0 0, L_0x130078f88;  1 drivers
v0x13ff4ff00_0 .net/2s *"_ivl_4", 0 0, L_0x130078fd0;  1 drivers
v0x13ff4ffc0_0 .net8 "a", 0 0, RS_0x130041a20;  alias, 3 drivers, strength-aware
v0x13ff50090_0 .net8 "b", 0 0, RS_0x130041a20;  alias, 3 drivers, strength-aware
v0x13ff50160_0 .net8 "o1", 0 0, L_0x13ff56440;  1 drivers, strength-aware
v0x13ff501f0_0 .net8 "out", 0 0, RS_0x130042380;  alias, 3 drivers, strength-aware
S_0x13ff502b0 .scope module, "nand2" "Nand" 4 15, 5 4 0, S_0x13ff4f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130079018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff567a0 .functor NMOS 1, L_0x130079018, RS_0x130041e10, C4<0>, C4<0>;
L_0x13ff56890 .functor NMOS 1, L_0x13ff567a0, RS_0x130041e10, C4<0>, C4<0>;
L_0x130079060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff56940 .functor PMOS 1, L_0x130079060, RS_0x130041e10, C4<0>, C4<0>;
L_0x1300790a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff56a90 .functor PMOS 1, L_0x1300790a8, RS_0x130041e10, C4<0>, C4<0>;
v0x13ff504d0_0 .net/2s *"_ivl_0", 0 0, L_0x130079018;  1 drivers
v0x13ff50580_0 .net/2s *"_ivl_2", 0 0, L_0x130079060;  1 drivers
v0x13ff50630_0 .net/2s *"_ivl_4", 0 0, L_0x1300790a8;  1 drivers
v0x13ff506f0_0 .net8 "a", 0 0, RS_0x130041e10;  alias, 3 drivers, strength-aware
v0x13ff507c0_0 .net8 "b", 0 0, RS_0x130041e10;  alias, 3 drivers, strength-aware
v0x13ff50890_0 .net8 "o1", 0 0, L_0x13ff567a0;  1 drivers, strength-aware
v0x13ff50920_0 .net8 "out", 0 0, RS_0x130042500;  alias, 3 drivers, strength-aware
S_0x13ff509e0 .scope module, "nand3" "Nand" 4 16, 5 4 0, S_0x13ff4f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300790f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13ff56b40 .functor NMOS 1, L_0x1300790f0, RS_0x130042500, C4<0>, C4<0>;
L_0x13ff56c30 .functor NMOS 1, L_0x13ff56b40, RS_0x130042380, C4<0>, C4<0>;
L_0x130079138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff56ce0 .functor PMOS 1, L_0x130079138, RS_0x130042380, C4<0>, C4<0>;
L_0x130079180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13ff56e10 .functor PMOS 1, L_0x130079180, RS_0x130042500, C4<0>, C4<0>;
v0x13ff50c10_0 .net/2s *"_ivl_0", 0 0, L_0x1300790f0;  1 drivers
v0x13ff50cc0_0 .net/2s *"_ivl_2", 0 0, L_0x130079138;  1 drivers
v0x13ff50d70_0 .net/2s *"_ivl_4", 0 0, L_0x130079180;  1 drivers
v0x13ff50e30_0 .net8 "a", 0 0, RS_0x130042380;  alias, 3 drivers, strength-aware
v0x13ff50ee0_0 .net8 "b", 0 0, RS_0x130042500;  alias, 3 drivers, strength-aware
v0x13ff50fb0_0 .net8 "o1", 0 0, L_0x13ff56b40;  1 drivers, strength-aware
v0x13ff51040_0 .net8 "out", 0 0, RS_0x130042680;  alias, 3 drivers, strength-aware
    .scope S_0x13ff0a9f0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 13, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ff49280, 4, 0;
    %vpi_call 2 37 "$display", "Test\011a\011b\011sel\011out\011Exp\011Result" {0 0 0};
    %vpi_call 2 38 "$display", "----\011-\011-\011---\011---\011---\011------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ff490d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13ff490d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x13ff490d0_0;
    %load/vec4a v0x13ff49280, 4;
    %parti/s 3, 1, 2;
    %split/vec4 1;
    %store/vec4 v0x13ff491f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x13ff49040_0, 0, 1;
    %store/vec4 v0x13ff48fb0_0, 0, 1;
    %delay 5, 0;
    %ix/getv/s 4, v0x13ff490d0_0;
    %load/vec4a v0x13ff49280, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0x13ff49160_0;
    %ix/getv/s 4, v0x13ff490d0_0;
    %load/vec4a v0x13ff49280, 4;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 2 45 "$display", "%0d\011%b\011%b\011%b\011%b\011%b\011%s", v0x13ff490d0_0, v0x13ff48fb0_0, v0x13ff49040_0, v0x13ff491f0_0, v0x13ff49160_0, S<1,vec4,u1>, S<0,vec4,u32> {2 0 0};
    %delay 5, 0;
    %load/vec4 v0x13ff490d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ff490d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 51 "$display", "\012Mux functionality test completed!" {0 0 0};
    %vpi_call 2 52 "$display", "Truth table verification:" {0 0 0};
    %vpi_call 2 53 "$display", "sel=0: out = a (select input a)" {0 0 0};
    %vpi_call 2 54 "$display", "sel=1: out = b (select input b)" {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "multiplexors/2bitMux_test_clean.v";
    "./multiplexors/2bitMux.v";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
