# Compile of ALU.vhd was successful.
# Compile of ControlUnit.vhd was successful.
# Compile of EX_MEM1_Buffer.vhd was successful.
# Compile of ID_EX_Buffer.vhd was successful.
# Compile of IF_ID_Buffer.vhd was successful.
# Compile of MEM1_MEM2_Buffer.vhd was successful.
# Compile of MEM2_WB_Buffer.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of UpdateFlagRegister.vhd was successful.
# Compile of OUTPUT_PORT.vhd was successful.
# Compile of INPUT_PORT.vhd was successful.
# Compile of UpdateSpCircuit.vhd was successful.
# Compile of MUX.vhd was successful.
# Compile of updatePCcircuit.vhd was successful.
# Compile of RISC_CPU.vhd was successful.
# Compile of D_FF.vhd was successful.
# Compile of Memory2_Stage.vhd was successful.
# Compile of Memory1_Stage.vhd was successful.
# Compile of Execute_Stage.vhd was successful.
# Compile of Decode_Stage.vhd was successful.
# Compile of Decoder_1x2.vhd was successful.
# Compile of MUX_4x1.vhd was successful.
# Compile of addressable_memory.vhd was successful.
# Compile of LoadUseCase_HDU.vhd was successful.
# Compile of Structural_HDU.vhd was successful.
# Compile of D_FF_1.vhd was successful.
# Compile of Execution_Forwarding_unit.vhd was successful.
# Compile of OPForwardingUnit.vhd was successful.
# Compile of Instruction_width_select.vhd was successful.
# Compile of addressable_memory_big_endian.vhd was successful.
# 31 compiles, 0 failed with no errors.
do test_data_hazards.do
# vsim -gui work.risc_cpu 
# Start time: 13:20:01 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.risc_cpu(rtl)
# Loading work.loadusecase_hdu(rtl)
# Loading work.structural_hdu(structural_hdu_implementation)
# Loading work.mux(when_else_mux)
# Loading work.d_ff(a_my_d_ff)
# Loading work.mux_4x1(when_else_mux)
# Loading work.addressable_memory_big_endian(rtl)
# Loading work.instruction_width_select(behavioral)
# Loading work.if_id_buffer(rtl)
# Loading work.d_ff_1(a_my_d_ff)
# Loading work.decode_stage(rtl)
# Loading work.controlunit(behavioral)
# Loading work.registerfile(rtl)
# Loading work.execution_forwarding_unit(behavioral)
# Loading work.updatepccircuit(behavioral)
# Loading work.id_ex_buffer(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.execute_stage(rtl)
# Loading work.updateflagregister(behavioral)
# Loading work.alu(alu_imp)
# Loading work.opforwardingunit(behavioral)
# Loading work.ex_mem1_buffer(rtl)
# Loading work.memory1_stage(rtl)
# Loading work.updatespcircuit(behavioral)
# Loading work.mem1_mem2_buffer(rtl)
# Loading work.memory2_stage(rtl)
# Loading work.addressable_memory(rtl)
# Loading work.input_port(rtl)
# Loading work.decoder_1x2(rtl)
# Loading work.mem2_wb_buffer(rtl)
# Loading work.output_port(rtl)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 7 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 7 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 7 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 7 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: h4z3m  Hostname: LAPTOP-FNO6L2D9  ProcessID: 13220
#           Attempting to use alternate WLF file "./wlftj7bjxx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj7bjxx
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111110
#    Time: 950 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111101
#    Time: 1250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111100
#    Time: 1450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 1550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 2350 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111110
#    Time: 2850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3050 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3150 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111111
#    Time: 3450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
add wave -position end  sim:/risc_cpu/StackPointer/D
# Compile of addressable_memory.vhd failed with 4 errors.
# Compile of addressable_memory.vhd was successful.
do test_data_hazards.do
# End time: 13:43:22 on May 22,2023, Elapsed time: 0:23:21
# Errors: 0, Warnings: 26
# vsim -gui work.risc_cpu 
# Start time: 13:43:22 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.risc_cpu(rtl)
# Loading work.loadusecase_hdu(rtl)
# Loading work.structural_hdu(structural_hdu_implementation)
# Loading work.mux(when_else_mux)
# Loading work.d_ff(a_my_d_ff)
# Loading work.mux_4x1(when_else_mux)
# Loading work.addressable_memory_big_endian(rtl)
# Loading work.instruction_width_select(behavioral)
# Loading work.if_id_buffer(rtl)
# Loading work.d_ff_1(a_my_d_ff)
# Loading work.decode_stage(rtl)
# Loading work.controlunit(behavioral)
# Loading work.registerfile(rtl)
# Loading work.execution_forwarding_unit(behavioral)
# Loading work.updatepccircuit(behavioral)
# Loading work.id_ex_buffer(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.execute_stage(rtl)
# Loading work.updateflagregister(behavioral)
# Loading work.alu(alu_imp)
# Loading work.opforwardingunit(behavioral)
# Loading work.ex_mem1_buffer(rtl)
# Loading work.memory1_stage(rtl)
# Loading work.updatespcircuit(behavioral)
# Loading work.mem1_mem2_buffer(rtl)
# Loading work.memory2_stage(rtl)
# Loading work.addressable_memory(rtl)
# Loading work.input_port(rtl)
# Loading work.decoder_1x2(rtl)
# Loading work.mem2_wb_buffer(rtl)
# Loading work.output_port(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: h4z3m  Hostname: LAPTOP-FNO6L2D9  ProcessID: 13220
#           Attempting to use alternate WLF file "./wlftqqg6ds".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqqg6ds
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111110
#    Time: 950 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111101
#    Time: 1250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111100
#    Time: 1450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 1550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 2350 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory1111111110 0000000001000100
#    Time: 2600 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111110
#    Time: 2850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3050 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3150 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000000001 0000000001000100
#    Time: 3200 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111111
#    Time: 3450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3600 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3700 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3800 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
add wave -position end  sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory
add log -r /*
do test_data_hazards.do
# End time: 13:49:25 on May 22,2023, Elapsed time: 0:06:03
# Errors: 0, Warnings: 23
# vsim -gui work.risc_cpu 
# Start time: 13:49:25 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.risc_cpu(rtl)
# Loading work.loadusecase_hdu(rtl)
# Loading work.structural_hdu(structural_hdu_implementation)
# Loading work.mux(when_else_mux)
# Loading work.d_ff(a_my_d_ff)
# Loading work.mux_4x1(when_else_mux)
# Loading work.addressable_memory_big_endian(rtl)
# Loading work.instruction_width_select(behavioral)
# Loading work.if_id_buffer(rtl)
# Loading work.d_ff_1(a_my_d_ff)
# Loading work.decode_stage(rtl)
# Loading work.controlunit(behavioral)
# Loading work.registerfile(rtl)
# Loading work.execution_forwarding_unit(behavioral)
# Loading work.updatepccircuit(behavioral)
# Loading work.id_ex_buffer(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.execute_stage(rtl)
# Loading work.updateflagregister(behavioral)
# Loading work.alu(alu_imp)
# Loading work.opforwardingunit(behavioral)
# Loading work.ex_mem1_buffer(rtl)
# Loading work.memory1_stage(rtl)
# Loading work.updatespcircuit(behavioral)
# Loading work.mem1_mem2_buffer(rtl)
# Loading work.memory2_stage(rtl)
# Loading work.addressable_memory(rtl)
# Loading work.input_port(rtl)
# Loading work.decoder_1x2(rtl)
# Loading work.mem2_wb_buffer(rtl)
# Loading work.output_port(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: h4z3m  Hostname: LAPTOP-FNO6L2D9  ProcessID: 13220
#           Attempting to use alternate WLF file "./wlfthf2ies".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthf2ies
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111110
#    Time: 950 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111101
#    Time: 1250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111100
#    Time: 1450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 1550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 2350 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory1111111110 0000000001000100
#    Time: 2600 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111110
#    Time: 2850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3050 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3150 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000000001 0000000001000100
#    Time: 3200 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111111
#    Time: 3450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3600 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3700 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3800 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
toggle add  \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory
# ** UI-Msg: (vsim-43) toggle coverage is not supported in this version.
# 
add wave -position insertpoint  \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1000) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1001) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1002) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1003) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1004) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1005) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1006) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1007) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1008) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1009) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1010) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1011) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1012) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1013) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1014) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1015) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1016) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1017) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1018) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1019) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1020) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1021) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1022) \
sim:/risc_cpu/memory2_stage_inst/addressable_memory_inst/memory(1023)
do test_data_hazards.do
# End time: 13:50:30 on May 22,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 23
# vsim -gui work.risc_cpu 
# Start time: 13:50:30 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.risc_cpu(rtl)
# Loading work.loadusecase_hdu(rtl)
# Loading work.structural_hdu(structural_hdu_implementation)
# Loading work.mux(when_else_mux)
# Loading work.d_ff(a_my_d_ff)
# Loading work.mux_4x1(when_else_mux)
# Loading work.addressable_memory_big_endian(rtl)
# Loading work.instruction_width_select(behavioral)
# Loading work.if_id_buffer(rtl)
# Loading work.d_ff_1(a_my_d_ff)
# Loading work.decode_stage(rtl)
# Loading work.controlunit(behavioral)
# Loading work.registerfile(rtl)
# Loading work.execution_forwarding_unit(behavioral)
# Loading work.updatepccircuit(behavioral)
# Loading work.id_ex_buffer(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.execute_stage(rtl)
# Loading work.updateflagregister(behavioral)
# Loading work.alu(alu_imp)
# Loading work.opforwardingunit(behavioral)
# Loading work.ex_mem1_buffer(rtl)
# Loading work.memory1_stage(rtl)
# Loading work.updatespcircuit(behavioral)
# Loading work.mem1_mem2_buffer(rtl)
# Loading work.memory2_stage(rtl)
# Loading work.addressable_memory(rtl)
# Loading work.input_port(rtl)
# Loading work.decoder_1x2(rtl)
# Loading work.mem2_wb_buffer(rtl)
# Loading work.output_port(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: h4z3m  Hostname: LAPTOP-FNO6L2D9  ProcessID: 13220
#           Attempting to use alternate WLF file "./wlft2txsee".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2txsee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111110
#    Time: 950 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111101
#    Time: 1250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111100
#    Time: 1450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 1550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 1850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 2350 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 2550 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory1111111110 0000000001000100
#    Time: 2600 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111110
#    Time: 2850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3050 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3150 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000000001 0000000001000100
#    Time: 3200 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111111
#    Time: 3450 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3600 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3700 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111101
#    Time: 3750 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: memory0000001010 0000000000000000
#    Time: 3800 ps  Iteration: 0  Instance: /risc_cpu/memory2_stage_inst/addressable_memory_inst
# ** Note: SP_Modified = 0000001111111100
#    Time: 3850 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
run
run
# Compile of ALU.vhd was successful.
# Compile of ControlUnit.vhd was successful.
# Compile of EX_MEM1_Buffer.vhd was successful.
# Compile of ID_EX_Buffer.vhd was successful.
# Compile of IF_ID_Buffer.vhd was successful.
# Compile of MEM1_MEM2_Buffer.vhd was successful.
# Compile of MEM2_WB_Buffer.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of UpdateFlagRegister.vhd was successful.
# Compile of OUTPUT_PORT.vhd was successful.
# Compile of INPUT_PORT.vhd was successful.
# Compile of UpdateSpCircuit.vhd was successful.
# Compile of MUX.vhd was successful.
# Compile of updatePCcircuit.vhd was successful.
# Compile of RISC_CPU.vhd was successful.
# Compile of D_FF.vhd was successful.
# Compile of Memory2_Stage.vhd was successful.
# Compile of Memory1_Stage.vhd was successful.
# Compile of Execute_Stage.vhd was successful.
# Compile of Decode_Stage.vhd was successful.
# Compile of Decoder_1x2.vhd was successful.
# Compile of MUX_4x1.vhd was successful.
# Compile of addressable_memory.vhd was successful.
# Compile of LoadUseCase_HDU.vhd was successful.
# Compile of Structural_HDU.vhd was successful.
# Compile of D_FF_1.vhd was successful.
# Compile of Execution_Forwarding_unit.vhd was successful.
# Compile of OPForwardingUnit.vhd was successful.
# Compile of Instruction_width_select.vhd was successful.
# Compile of addressable_memory_big_endian.vhd was successful.
# 31 compiles, 0 failed with no errors.
do test_data_hazards.do
# End time: 13:58:39 on May 22,2023, Elapsed time: 0:08:09
# Errors: 0, Warnings: 24
# vsim -gui work.risc_cpu 
# Start time: 13:58:39 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.risc_cpu(rtl)
# Loading work.loadusecase_hdu(rtl)
# Loading work.structural_hdu(structural_hdu_implementation)
# Loading work.mux(when_else_mux)
# Loading work.d_ff(a_my_d_ff)
# Loading work.mux_4x1(when_else_mux)
# Loading work.addressable_memory_big_endian(rtl)
# Loading work.instruction_width_select(behavioral)
# Loading work.if_id_buffer(rtl)
# Loading work.d_ff_1(a_my_d_ff)
# Loading work.decode_stage(rtl)
# Loading work.controlunit(behavioral)
# Loading work.registerfile(rtl)
# Loading work.execution_forwarding_unit(behavioral)
# Loading work.updatepccircuit(behavioral)
# Loading work.id_ex_buffer(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.execute_stage(rtl)
# Loading work.updateflagregister(behavioral)
# Loading work.alu(alu_imp)
# Loading work.opforwardingunit(behavioral)
# Loading work.ex_mem1_buffer(rtl)
# Loading work.memory1_stage(rtl)
# Loading work.updatespcircuit(behavioral)
# Loading work.mem1_mem2_buffer(rtl)
# Loading work.memory2_stage(rtl)
# Loading work.addressable_memory(rtl)
# Loading work.input_port(rtl)
# Loading work.decoder_1x2(rtl)
# Loading work.mem2_wb_buffer(rtl)
# Loading work.output_port(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: h4z3m  Hostname: LAPTOP-FNO6L2D9  ProcessID: 13220
#           Attempting to use alternate WLF file "./wlft6tydg0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6tydg0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/decode_stage_inst/RegFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /risc_cpu/Instruction_Cache
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111111
#    Time: 950 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000000
#    Time: 1150 ps  Iteration: 1  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000000
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 2  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1150 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: SP_Modified = 0000001111111110
#    Time: 1250 ps  Iteration: 1  Instance: /risc_cpu/memory1_stage_inst/updatespcircuit_inst
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000001
#    Time: 1250 ps  Iteration: 3  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000001
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 4  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Result = 0000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Note: Tempp=00000000000000010
#    Time: 1250 ps  Iteration: 5  Instance: /risc_cpu/execute_stage_inst/ALU
# ** Fatal: (vsim-3734) Index value 1024 is out of range 0 to 1023.
#    Time: 1400 ps  Iteration: 0  Process: /risc_cpu/memory2_stage_inst/addressable_memory_inst/line__63 File: C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd
# Fatal error in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 81
# 
# HDL call sequence:
# Stopped at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd 81 Process line__63
# 
# Compile of UpdateSpCircuit.vhd was successful.
# Load canceled
vsim -gui work.addressable_memory
# End time: 13:59:58 on May 22,2023, Elapsed time: 0:01:19
# Errors: 1, Warnings: 24
# vsim -gui work.addressable_memory 
# Start time: 13:59:58 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.addressable_memory(rtl)
add wave -position end  sim:/addressable_memory/clk
add wave -position end  sim:/addressable_memory/reset
add wave -position end  sim:/addressable_memory/write_en
add wave -position end  sim:/addressable_memory/mode
add wave -position end  sim:/addressable_memory/word_addr
add wave -position end  sim:/addressable_memory/data_in
add wave -position end  sim:/addressable_memory/data_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: h4z3m  Hostname: LAPTOP-FNO6L2D9  ProcessID: 13220
#           Attempting to use alternate WLF file "./wlftf0mcbm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf0mcbm
force -freeze sim:/addressable_memory/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/addressable_memory/reset 0 0
force -freeze sim:/addressable_memory/write_en 0 0
force -freeze sim:/addressable_memory/mode 0 0
force -freeze sim:/addressable_memory/word_addr 0 0
force -freeze sim:/addressable_memory/data_in 0 0
mem load -skip 0 -filltype value -filldata 0 -fillradix hexadecimal /addressable_memory/memory
mem load -skip 0 -filltype value -filldata 0 -fillradix hexadecimal /addressable_memory/memory
run
run
run
run
run
force -freeze sim:/addressable_memory/write_en 1 0
force -freeze sim:/addressable_memory/word_addr 3fe 0
force -freeze sim:/addressable_memory/data_in abcd 0
run
# Break in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 70
run
# ** Note: memory111111110 1010101111001101
#    Time: 600 ps  Iteration: 0  Instance: /addressable_memory
# Break in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 70
# Compile of UpdateSpCircuit.vhd was successful.
# Compile of addressable_memory.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.addressable_memory(rtl)
force -freeze sim:/addressable_memory/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/addressable_memory/reset 0 0
force -freeze sim:/addressable_memory/write_en 0 0
force -freeze sim:/addressable_memory/mode 0 0
force -freeze sim:/addressable_memory/word_addr 0 0
force -freeze sim:/addressable_memory/data_in 0 0
mem load -skip 0 -filltype value -filldata 0 -fillradix hexadecimal /addressable_memory/memory
mem load -skip 0 -filltype value -filldata 0 -fillradix hexadecimal /addressable_memory/memory
run
run
run
run
run
force -freeze sim:/addressable_memory/write_en 1 0
force -freeze sim:/addressable_memory/word_addr 3fe 0
force -freeze sim:/addressable_memory/data_in abcd 0
run
# Break in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 70
step -over
step -over
# ** Note: memory1111111110 1010101111001101
#    Time: 600 ps  Iteration: 0  Instance: /addressable_memory
step -over
step -over
step -over
step -over
# Next activity is in 50 ps.
force -freeze sim:/addressable_memory/write_en 0 0
run
run
run
run
force -freeze sim:/addressable_memory/word_addr 3FD 0
run
run
run
# Break in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 77
step -over
step -over
step -over
step -over
# Next activity is in 50 ps.
run
# Break in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 77
run
# Break in Process line__63 at C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd line 77
quit -sim
# End time: 14:07:22 on May 22,2023, Elapsed time: 0:07:24
# Errors: 0, Warnings: 1
do test_data_hazards.do
# vsim -gui work.risc_cpu 
# Start time: 14:07:36 on May 22,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.risc_cpu(rtl)
# Loading work.loadusecase_hdu(rtl)
# Loading work.structural_hdu(structural_hdu_implementation)
# Loading work.mux(when_else_mux)
# Loading work.d_ff(a_my_d_ff)
# Loading work.mux_4x1(when_else_mux)
# Loading work.addressable_memory_big_endian(rtl)
# Loading work.instruction_width_select(behavioral)
# Loading work.if_id_buffer(rtl)
# Loading work.d_ff_1(a_my_d_ff)
# Loading work.decode_stage(rtl)
# Loading work.controlunit(behavioral)
# Loading work.registerfile(rtl)
# Loading work.execution_forwarding_unit(behavioral)
# Loading work.updatepccircuit(behavioral)
# Loading work.id_ex_buffer(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.execute_stage(rtl)
# Loading work.updateflagregister(behavioral)
# Loading work.alu(alu_imp)
# Loading work.opforwardingunit(behavioral)
# Loading work.ex_mem1_buffer(rtl)
# Loading work.memory1_stage(rtl)
# Loading work.updatespcircuit(behavioral)
# Loading work.mem1_mem2_buffer(rtl)
# ** Error: (vsim-13) Recompile work.memory2_stage(rtl) because work.addressable_memory has changed.
# Load interrupted
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_data_hazards.do PAUSED at line 1
# Compile of ALU.vhd was successful.
# Compile of ControlUnit.vhd was successful.
# Compile of EX_MEM1_Buffer.vhd was successful.
# Compile of ID_EX_Buffer.vhd was successful.
# Compile of IF_ID_Buffer.vhd was successful.
# Compile of MEM1_MEM2_Buffer.vhd was successful.
# Compile of MEM2_WB_Buffer.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of UpdateFlagRegister.vhd was successful.
# Compile of OUTPUT_PORT.vhd was successful.
# Compile of INPUT_PORT.vhd was successful.
# Compile of UpdateSpCircuit.vhd was successful.
# Compile of MUX.vhd was successful.
# Compile of updatePCcircuit.vhd was successful.
# Compile of RISC_CPU.vhd was successful.
# Compile of D_FF.vhd was successful.
# Compile of Memory2_Stage.vhd was successful.
# Compile of Memory1_Stage.vhd was successful.
# Compile of Execute_Stage.vhd was successful.
# Compile of Decode_Stage.vhd was successful.
# Compile of Decoder_1x2.vhd was successful.
# Compile of MUX_4x1.vhd was successful.
# Compile of addressable_memory.vhd was successful.
# Compile of LoadUseCase_HDU.vhd was successful.
