{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Tx_control_0\[7\] data_in GND " "Warning: Reduced register \"*\" with stuck * port to stuck value *" {  } { { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/OzyV2-JanusV2/Ozy_Janus.v" 659 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 1 1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\]~23 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus * that it feeds" {  } { { "RegisterX.v" "" { Text "C:/HPSDR/trunk/OzyV2-JanusV2/RegisterX.v" 40 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 1 1}
{ "Warning" "WVRFX_L2_VRFC_CONDITION_EXP_IS_CONST" "gpio_control.v(46) " "Warning (10037): Verilog HDL or VHDL warning at *: conditional expression evaluates to a constant" {  } { { "gpio_control.v" "" { Text "C:/HPSDR/trunk/OzyV2-JanusV2/gpio_control.v" 46 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found * output pins without output pin load capacitance assignment" {  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 1 1}
