Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 17 18:11:11 2023
| Host         : DESKTOP-6HUJUEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TheBigSource_timing_summary_routed.rpt -pb TheBigSource_timing_summary_routed.pb -rpx TheBigSource_timing_summary_routed.rpx -warn_on_violation
| Design       : TheBigSource
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: synchroniser/internal_state_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: synchroniser/synced_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.790        0.000                      0                  230        0.184        0.000                      0                  230        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.790        0.000                      0                  230        0.184        0.000                      0                  230        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[1][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.721     9.526    displayingBUFFER/reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[2][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.721     9.526    displayingBUFFER/reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[3][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.721     9.526    displayingBUFFER/reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[4][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y89          FDRE (Setup_fdre_C_R)       -0.721     9.526    displayingBUFFER/reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.628     9.619    displayingBUFFER/reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[5][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.628     9.619    displayingBUFFER/reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[6][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.670ns (26.927%)  route 1.818ns (73.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.904     7.736    displayingBUFFER/SR[0]
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.601    10.024    displayingBUFFER/CLK
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.628     9.619    displayingBUFFER/reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[1][4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.670ns (28.984%)  route 1.642ns (71.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.728     7.559    displayingBUFFER/SR[0]
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.521     9.944    displayingBUFFER/CLK
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.221    
                         clock uncertainty           -0.035    10.185    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.721     9.464    displayingBUFFER/reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[2][4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.670ns (28.984%)  route 1.642ns (71.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.728     7.559    displayingBUFFER/SR[0]
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.521     9.944    displayingBUFFER/CLK
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.221    
                         clock uncertainty           -0.035    10.185    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.721     9.464    displayingBUFFER/reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 D_flipflop0/internal_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[3][4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.670ns (28.984%)  route 1.642ns (71.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.645     5.248    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.518     5.766 r  D_flipflop0/internal_state_reg/Q
                         net (fo=9, routed)           0.914     6.679    D_flipflop0/q_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I0_O)        0.152     6.831 r  D_flipflop0/reg[7][7]_i_1/O
                         net (fo=64, routed)          0.728     7.559    displayingBUFFER/SR[0]
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.521     9.944    displayingBUFFER/CLK
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[3][4]/C  (IS_INVERTED)
                         clock pessimism              0.277    10.221    
                         clock uncertainty           -0.035    10.185    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.721     9.464    displayingBUFFER/reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  1.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[4][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.120%)  route 0.119ns (44.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.573     6.492    displayingBUFFER/CLK
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.146     6.638 r  displayingBUFFER/reg_reg[5][0]/Q
                         net (fo=2, routed)           0.119     6.757    displayingBUFFER/reg_reg[5][0]
    SLICE_X8Y89          FDRE                                         r  displayingBUFFER/reg_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.844     7.009    displayingBUFFER/CLK
    SLICE_X8Y89          FDRE                                         r  displayingBUFFER/reg_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.068     6.573    displayingBUFFER/reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[5][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[4][5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.574     6.493    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[5][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.167     6.660 r  displayingBUFFER/reg_reg[5][5]/Q
                         net (fo=2, routed)           0.121     6.781    displayingBUFFER/reg_reg[5][5]
    SLICE_X9Y91          FDRE                                         r  displayingBUFFER/reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X9Y91          FDRE                                         r  displayingBUFFER/reg_reg[4][5]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.506    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.085     6.591    displayingBUFFER/reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[6][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[5][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.469%)  route 0.122ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.573     6.492    displayingBUFFER/CLK
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.146     6.638 r  displayingBUFFER/reg_reg[6][0]/Q
                         net (fo=2, routed)           0.122     6.760    displayingBUFFER/reg_reg[6][0]
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.844     7.009    displayingBUFFER/CLK
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.492    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.077     6.569    displayingBUFFER/reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.760    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[1][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.573     6.492    displayingBUFFER/CLK
    SLICE_X8Y88          FDRE                                         r  displayingBUFFER/reg_reg[1][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.167     6.659 r  displayingBUFFER/reg_reg[1][4]/Q
                         net (fo=2, routed)           0.116     6.775    displayingBUFFER/reg_reg[1][4]
    SLICE_X9Y88          FDRE                                         r  displayingBUFFER/reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.844     7.009    displayingBUFFER/CLK
    SLICE_X9Y88          FDRE                                         r  displayingBUFFER/reg_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.505    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.077     6.582    displayingBUFFER/reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.775    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[7][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[6][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.978%)  route 0.121ns (42.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.574     6.493    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.167     6.660 r  displayingBUFFER/reg_reg[7][0]/Q
                         net (fo=2, routed)           0.121     6.781    displayingBUFFER/reg_reg[7][0]
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.844     7.009    displayingBUFFER/CLK
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.508    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.077     6.585    displayingBUFFER/reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.781    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[6][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[5][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.224ns  (logic 0.151ns (67.460%)  route 0.073ns (32.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    displayingBUFFER/CLK
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[6][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.151     6.672 r  displayingBUFFER/reg_reg[6][6]/Q
                         net (fo=2, routed)           0.073     6.745    displayingBUFFER/reg_reg[6][6]
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     7.038    displayingBUFFER/CLK
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[5][6]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.521    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.027     6.548    displayingBUFFER/reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[6][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[5][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.226%)  route 0.128ns (46.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 7.009 - 5.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 6.492 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.573     6.492    displayingBUFFER/CLK
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.146     6.638 r  displayingBUFFER/reg_reg[6][1]/Q
                         net (fo=2, routed)           0.128     6.767    displayingBUFFER/reg_reg[6][1]
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.844     7.009    displayingBUFFER/CLK
    SLICE_X9Y89          FDRE                                         r  displayingBUFFER/reg_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.492    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.073     6.565    displayingBUFFER/reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -6.565    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[1][2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.750%)  route 0.127ns (43.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     6.520    displayingBUFFER/CLK
    SLICE_X6Y89          FDRE                                         r  displayingBUFFER/reg_reg[1][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.167     6.687 r  displayingBUFFER/reg_reg[1][2]/Q
                         net (fo=2, routed)           0.127     6.815    displayingBUFFER/reg_reg[1][2]
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     7.037    displayingBUFFER/CLK
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.533    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.077     6.610    displayingBUFFER/reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.815    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[2][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.109%)  route 0.114ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.574     6.493    displayingBUFFER/CLK
    SLICE_X9Y90          FDRE                                         r  displayingBUFFER/reg_reg[2][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.146     6.639 r  displayingBUFFER/reg_reg[2][1]/Q
                         net (fo=2, routed)           0.114     6.754    displayingBUFFER/reg_reg[2][1]
    SLICE_X9Y90          FDRE                                         r  displayingBUFFER/reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X9Y90          FDRE                                         r  displayingBUFFER/reg_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.493    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.054     6.547    displayingBUFFER/reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.547    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 displayingBUFFER/reg_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayingBUFFER/reg_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.109%)  route 0.114ns (43.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 7.010 - 5.000 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 6.493 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.574     6.493    displayingBUFFER/CLK
    SLICE_X9Y91          FDRE                                         r  displayingBUFFER/reg_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.146     6.639 r  displayingBUFFER/reg_reg[2][5]/Q
                         net (fo=2, routed)           0.114     6.754    displayingBUFFER/reg_reg[2][5]
    SLICE_X9Y91          FDRE                                         r  displayingBUFFER/reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X9Y91          FDRE                                         r  displayingBUFFER/reg_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.493    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.054     6.547    displayingBUFFER/reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -6.547    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk_int }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_int_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     D_flipflop0/internal_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     D_flipflop1/internal_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     D_flipflop2/internal_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     FrequencyDivider/internal_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     FrequencyDivider/internal_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     FrequencyDivider/internal_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     FrequencyDivider/internal_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     FrequencyDivider/internal_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     FrequencyDivider/internal_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop0/internal_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop0/internal_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop1/internal_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop1/internal_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop2/internal_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop2/internal_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     FrequencyDivider/internal_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     FrequencyDivider/internal_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     FrequencyDivider/internal_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     FrequencyDivider/internal_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop0/internal_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop0/internal_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop1/internal_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop1/internal_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop2/internal_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     D_flipflop2/internal_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     FrequencyDivider/internal_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89     FrequencyDivider/internal_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     FrequencyDivider/internal_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     FrequencyDivider/internal_state_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Serial_input
                            (input port)
  Destination:            serialReader/reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 1.493ns (26.399%)  route 4.162ns (73.601%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  Serial_input (IN)
                         net (fo=0)                   0.000     0.000    Serial_input
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  Serial_input_IBUF_inst/O
                         net (fo=1, routed)           4.162     5.655    serialReader/reg_reg[10]_0[0]
    SLICE_X11Y91         FDRE                                         r  serialReader/reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 1.630ns (34.351%)  route 3.114ns (65.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.367     3.844    serialReader/reset_IBUF
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.152     3.996 r  serialReader/reg[7][7]_i_12/O
                         net (fo=1, routed)           0.748     4.744    serialReader_n_16
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 1.602ns (34.039%)  route 3.104ns (65.961%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.367     3.844    serialReader/reset_IBUF
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.968 r  serialReader/reg[7][7]_i_10/O
                         net (fo=1, routed)           0.737     4.705    serialReader_n_14
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 1.602ns (35.366%)  route 2.927ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.196     3.674    serialReader/reset_IBUF
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  serialReader/reg[7][7]_i_11/O
                         net (fo=1, routed)           0.731     4.529    serialReader_n_15
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.452ns  (logic 1.602ns (35.973%)  route 2.851ns (64.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.210     3.688    serialReader/reset_IBUF
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.124     3.812 r  serialReader/reg[7][7]_i_9/O
                         net (fo=1, routed)           0.641     4.452    serialReader_n_13
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.426ns  (logic 1.635ns (36.935%)  route 2.791ns (63.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.210     3.688    serialReader/reset_IBUF
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.157     3.845 r  serialReader/reg[7][7]_i_7/O
                         net (fo=1, routed)           0.581     4.426    serialReader_n_11
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 1.631ns (36.909%)  route 2.787ns (63.091%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          2.196     3.674    serialReader/reset_IBUF
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.153     3.827 r  serialReader/reg[7][7]_i_6/O
                         net (fo=1, routed)           0.591     4.418    serialReader_n_10
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_reg[7][7]_i_4/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.318ns  (logic 1.602ns (37.094%)  route 2.716ns (62.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=20, routed)          1.979     3.456    serialReader/reset_IBUF
    SLICE_X10Y90         LUT2 (Prop_lut2_I1_O)        0.124     3.580 r  serialReader/reg[7][7]_i_8/O
                         net (fo=1, routed)           0.737     4.318    serialReader_n_12
    RAMB18_X0Y36         RAMB18E1                                     r  reg_reg[7][7]_i_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.602ns (43.182%)  route 2.107ns (56.818%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.531     3.009    CU_counter/reset_IBUF
    SLICE_X10Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.133 r  CU_counter/count[3]_i_1/O
                         net (fo=4, routed)           0.576     3.709    CU_counter/count[3]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  CU_counter/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CU_counter/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.709ns  (logic 1.602ns (43.182%)  route 2.107ns (56.818%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.531     3.009    CU_counter/reset_IBUF
    SLICE_X10Y92         LUT5 (Prop_lut5_I0_O)        0.124     3.133 r  CU_counter/count[3]_i_1/O
                         net (fo=4, routed)           0.576     3.709    CU_counter/count[3]_i_1_n_0
    SLICE_X10Y92         FDRE                                         r  CU_counter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serialReader/reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.146ns (51.028%)  route 0.140ns (48.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[1]/C
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[1]/Q
                         net (fo=4, routed)           0.140     0.286    serialReader/shiftreg_output_8bits[1]
    SLICE_X11Y91         FDRE                                         r  serialReader/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.146ns (49.148%)  route 0.151ns (50.852%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[3]/C
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[3]/Q
                         net (fo=5, routed)           0.151     0.297    serialReader/shiftreg_output_8bits[3]
    SLICE_X10Y91         FDRE                                         r  serialReader/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.167ns (55.071%)  route 0.136ns (44.929%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[7]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[7]/Q
                         net (fo=6, routed)           0.136     0.303    serialReader/shiftreg_output_8bits[7]
    SLICE_X10Y90         FDRE                                         r  serialReader/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.768%)  route 0.212ns (59.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[10]/C
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[10]/Q
                         net (fo=2, routed)           0.212     0.358    serialReader/shiftreg_output_11bits[10]
    SLICE_X10Y91         FDRE                                         r  serialReader/reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.167ns (45.444%)  route 0.200ns (54.556%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[2]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[2]/Q
                         net (fo=6, routed)           0.200     0.367    serialReader/shiftreg_output_8bits[2]
    SLICE_X11Y91         FDRE                                         r  serialReader/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.167ns (44.652%)  route 0.207ns (55.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  serialReader/reg_reg[4]/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[4]/Q
                         net (fo=6, routed)           0.207     0.374    serialReader/shiftreg_output_8bits[4]
    SLICE_X11Y91         FDRE                                         r  serialReader/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_counter/tc_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.212ns (56.507%)  route 0.163ns (43.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE                         0.000     0.000 r  CU_counter/count_reg[2]/C
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  CU_counter/count_reg[2]/Q
                         net (fo=4, routed)           0.163     0.330    CU_counter/count_reg[2]
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.375 r  CU_counter/tc_i_1/O
                         net (fo=1, routed)           0.000     0.375    CU_counter/tc_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  CU_counter/tc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.167ns (41.559%)  route 0.235ns (58.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.235     0.402    serialReader/shiftreg_output_8bits[8]
    SLICE_X10Y91         FDRE                                         r  serialReader/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serialReader/reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            serialReader/reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.167ns (41.006%)  route 0.240ns (58.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[9]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  serialReader/reg_reg[9]/Q
                         net (fo=2, routed)           0.240     0.407    serialReader/shiftreg_output_11bits[9]
    SLICE_X10Y91         FDRE                                         r  serialReader/reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU_counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.210ns (51.410%)  route 0.198ns (48.590%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE                         0.000     0.000 r  CU_counter/count_reg[0]/C
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  CU_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.198     0.365    CU_counter/count_reg[0]
    SLICE_X10Y92         LUT2 (Prop_lut2_I1_O)        0.043     0.408 r  CU_counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.408    CU_counter/p_0_in__0[1]
    SLICE_X10Y92         FDRE                                         r  CU_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.788ns  (logic 4.467ns (41.403%)  route 6.321ns (58.597%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.422    10.748 f  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          1.788    12.535    counterOn3bits/internal_state_reg[2]_0
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.325    12.860 r  counterOn3bits/an6_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.534    17.394    an6_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.720    21.113 r  an6_OBUF_inst/O
                         net (fo=0)                   0.000    21.113    an6
    K2                                                                r  an6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 4.502ns (48.182%)  route 4.842ns (51.818%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.422    10.748 f  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          1.923    12.671    counterOn3bits/internal_state_reg[2]_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.325    12.996 r  counterOn3bits/an7_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.919    15.915    an7_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.755    19.670 r  an7_OBUF_inst/O
                         net (fo=0)                   0.000    19.670    an7
    U13                                                               r  an7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.530ns (48.976%)  route 4.720ns (51.024%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          1.457    12.242    displayingBUFFER/ca_OBUF[7]_inst_i_1_1
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    12.366 r  displayingBUFFER/ca_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    12.366    displayingBUFFER/ca_OBUF[1]_inst_i_3_n_0
    SLICE_X9Y90          MUXF7 (Prop_muxf7_I1_O)      0.217    12.583 r  displayingBUFFER/ca_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.263    15.846    ca_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    19.576 r  ca_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.576    ca[1]
    R10                                                               r  ca[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 4.547ns (49.378%)  route 4.662ns (50.622%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  counterOn3bits/internal_state_reg[1]/Q
                         net (fo=26, routed)          1.442    12.226    displayingBUFFER/ca_OBUF[7]_inst_i_1_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I2_O)        0.124    12.350 r  displayingBUFFER/ca_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    12.350    displayingBUFFER/ca_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    12.564 r  displayingBUFFER/ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.220    15.784    ca_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.750    19.534 r  ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.534    ca[0]
    T10                                                               r  ca[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.536ns (49.717%)  route 4.587ns (50.283%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          1.607    12.392    displayingBUFFER/ca_OBUF[7]_inst_i_1_1
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.516 r  displayingBUFFER/ca_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000    12.516    displayingBUFFER/ca_OBUF[5]_inst_i_3_n_0
    SLICE_X9Y91          MUXF7 (Prop_muxf7_I1_O)      0.217    12.733 r  displayingBUFFER/ca_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.980    15.713    ca_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    19.449 r  ca_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.449    ca[5]
    T11                                                               r  ca[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.509ns  (logic 4.273ns (50.210%)  route 4.237ns (49.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.422    10.748 f  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          1.923    12.671    counterOn3bits/internal_state_reg[2]_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.299    12.970 r  counterOn3bits/an5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.314    15.284    an5_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.552    18.835 r  an5_OBUF_inst/O
                         net (fo=0)                   0.000    18.835    an5
    T14                                                               r  an5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 4.504ns (53.016%)  route 3.991ns (46.984%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          1.600    12.385    displayingBUFFER/ca_OBUF[7]_inst_i_1_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.124    12.509 r  displayingBUFFER/ca_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000    12.509    displayingBUFFER/ca_OBUF[4]_inst_i_3_n_0
    SLICE_X8Y88          MUXF7 (Prop_muxf7_I1_O)      0.214    12.723 r  displayingBUFFER/ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.391    15.114    ca_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.707    18.820 r  ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.820    ca[4]
    P15                                                               r  ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayingBUFFER/reg_reg[7][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.280ns  (logic 4.722ns (57.033%)  route 3.558ns (42.967%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.644    10.247    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.484    10.731 f  displayingBUFFER/reg_reg[7][3]/Q
                         net (fo=2, routed)           1.039    11.770    displayingBUFFER/reg_reg[7][3]
    SLICE_X7Y91          LUT6 (Prop_lut6_I5_O)        0.301    12.071 r  displayingBUFFER/ca_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.071    displayingBUFFER/ca_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.212    12.283 r  displayingBUFFER/ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.519    14.801    ca_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725    18.527 r  ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.527    ca[3]
    K13                                                               r  ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayingBUFFER/reg_reg[6][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.711ns (57.557%)  route 3.474ns (42.443%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    displayingBUFFER/CLK
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[6][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.484    10.810 f  displayingBUFFER/reg_reg[6][7]/Q
                         net (fo=2, routed)           1.156    11.966    displayingBUFFER/reg_reg[6][7]
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.301    12.267 r  displayingBUFFER/ca_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000    12.267    displayingBUFFER/ca_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I0_O)      0.212    12.479 r  displayingBUFFER/ca_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.318    14.796    ca_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.714    18.510 r  ca_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.510    ca[7]
    H15                                                               r  ca[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.295ns (52.834%)  route 3.835ns (47.166%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723    10.326    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.422    10.748 r  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          0.845    11.593    counterOn3bits/internal_state_reg[2]_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.299    11.892 r  counterOn3bits/an2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.990    14.881    an2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    18.456 r  an2_OBUF_inst/O
                         net (fo=0)                   0.000    18.456    an2
    T9                                                                r  an2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 synchroniser/internal_state_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchroniser/synced_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.191ns (36.667%)  route 0.330ns (63.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     6.522    synchroniser/CLK
    SLICE_X5Y93          FDRE                                         r  synchroniser/internal_state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.146     6.668 f  synchroniser/internal_state_reg[4]/Q
                         net (fo=3, routed)           0.170     6.838    synchroniser/internal_state[4]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.045     6.883 f  synchroniser/synced_reg_i_2/O
                         net (fo=1, routed)           0.160     7.043    synchroniser/synced_reg_i_2_n_0
    SLICE_X6Y93          LDPE                                         f  synchroniser/synced_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.578ns (76.214%)  route 0.493ns (23.786%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.133     6.654 r  counterOn3bits/internal_state_reg[2]/Q
                         net (fo=17, routed)          0.139     6.793    displayingBUFFER/ca[0]
    SLICE_X6Y92          MUXF7 (Prop_muxf7_S_O)       0.144     6.937 r  displayingBUFFER/ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.353     7.291    ca_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     8.592 r  ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.592    ca[6]
    L18                                                               r  ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayingBUFFER/reg_reg[6][2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.510ns (72.716%)  route 0.567ns (27.284%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     6.520    displayingBUFFER/CLK
    SLICE_X7Y89          FDRE                                         r  displayingBUFFER/reg_reg[6][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.146     6.666 f  displayingBUFFER/reg_reg[6][2]/Q
                         net (fo=2, routed)           0.066     6.733    displayingBUFFER/reg_reg[6][2]
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.045     6.778 r  displayingBUFFER/ca_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.778    displayingBUFFER/ca_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y89          MUXF7 (Prop_muxf7_I0_O)      0.062     6.840 r  displayingBUFFER/ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.500     7.340    ca_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.257     8.597 r  ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.597    ca[2]
    K16                                                               r  ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.427ns (67.369%)  route 0.691ns (32.631%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          0.198     6.865    counterOn3bits/internal_state_reg[0]_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.045     6.910 r  counterOn3bits/an0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.494     7.404    an0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.236     8.640 r  an0_OBUF_inst/O
                         net (fo=0)                   0.000     8.640    an0
    J17                                                               r  an0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.492ns (68.536%)  route 0.685ns (31.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     6.667 f  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          0.198     6.865    counterOn3bits/internal_state_reg[0]_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.048     6.913 r  counterOn3bits/an1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.487     7.400    an1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.298     8.699 r  an1_OBUF_inst/O
                         net (fo=0)                   0.000     8.699    an1
    J18                                                               r  an1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayingBUFFER/reg_reg[6][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.550ns (66.687%)  route 0.774ns (33.312%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.573     6.492    displayingBUFFER/CLK
    SLICE_X9Y88          FDRE                                         r  displayingBUFFER/reg_reg[6][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.146     6.638 f  displayingBUFFER/reg_reg[6][4]/Q
                         net (fo=2, routed)           0.066     6.705    displayingBUFFER/reg_reg[6][4]
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.045     6.750 r  displayingBUFFER/ca_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.750    displayingBUFFER/ca_OBUF[4]_inst_i_2_n_0
    SLICE_X8Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     6.812 r  displayingBUFFER/ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.708     7.520    ca_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.297     8.817 r  ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.817    ca[4]
    P15                                                               r  ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.556ns (67.609%)  route 0.745ns (32.391%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          0.143     6.810    displayingBUFFER/ca_OBUF[7]_inst_i_1_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     6.855 r  displayingBUFFER/ca_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.855    displayingBUFFER/ca_OBUF[7]_inst_i_2_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I0_O)      0.062     6.917 r  displayingBUFFER/ca_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.603     7.520    ca_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.303     8.822 r  ca_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.822    ca[7]
    H15                                                               r  ca[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.442ns (62.034%)  route 0.882ns (37.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     6.667 r  counterOn3bits/internal_state_reg[1]/Q
                         net (fo=26, routed)          0.467     7.135    counterOn3bits/internal_state_reg[1]_0
    SLICE_X4Y88          LUT3 (Prop_lut3_I0_O)        0.045     7.180 r  counterOn3bits/an4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     7.595    an4_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.251     8.845 r  an4_OBUF_inst/O
                         net (fo=0)                   0.000     8.845    an4
    P14                                                               r  an4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayingBUFFER/reg_reg[5][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.588ns (66.981%)  route 0.783ns (33.019%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    displayingBUFFER/CLK
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[5][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.167     6.688 f  displayingBUFFER/reg_reg[5][3]/Q
                         net (fo=2, routed)           0.095     6.784    displayingBUFFER/reg_reg[5][3]
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.045     6.829 r  displayingBUFFER/ca_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.829    displayingBUFFER/ca_OBUF[3]_inst_i_2_n_0
    SLICE_X7Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     6.891 r  displayingBUFFER/ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.688     7.578    ca_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.314     8.892 r  ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.892    ca[3]
    K13                                                               r  ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterOn3bits/internal_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.515ns (63.854%)  route 0.857ns (36.146%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     6.521    counterOn3bits/CLK
    SLICE_X5Y92          FDRE                                         r  counterOn3bits/internal_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.146     6.667 f  counterOn3bits/internal_state_reg[0]/Q
                         net (fo=27, routed)          0.199     6.866    counterOn3bits/internal_state_reg[0]_0
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.049     6.915 r  counterOn3bits/an3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.659     7.574    an3_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.320     8.894 r  an3_OBUF_inst/O
                         net (fo=0)                   0.000     8.894    an3
    J14                                                               r  an3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Clk_ps2
                            (input port)
  Destination:            synchroniser/internal_state_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.831ns  (logic 1.472ns (25.243%)  route 4.359ns (74.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  Clk_ps2 (IN)
                         net (fo=0)                   0.000     0.000    Clk_ps2
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  Clk_ps2_IBUF_inst/O
                         net (fo=1, routed)           4.359     5.831    synchroniser/D[0]
    SLICE_X5Y94          FDRE                                         r  synchroniser/internal_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.603    10.026    synchroniser/CLK
    SLICE_X5Y94          FDRE                                         r  synchroniser/internal_state_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 2.604ns (61.635%)  route 1.621ns (38.365%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[6]
                         net (fo=1, routed)           1.036     3.490    serialReader/out[6]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.150     3.640 r  serialReader/reg[7][6]_i_1/O
                         net (fo=1, routed)           0.585     4.225    displayingBUFFER/D[6]
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.602    10.025    displayingBUFFER/CLK
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 2.578ns (62.163%)  route 1.569ns (37.837%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[7]
                         net (fo=1, routed)           0.939     3.393    serialReader/out[7]
    SLICE_X10Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.517 r  serialReader/reg[7][7]_i_3/O
                         net (fo=1, routed)           0.630     4.147    displayingBUFFER/D[7]
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.523     9.946    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.607ns  (logic 2.600ns (72.080%)  route 1.007ns (27.920%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[5]
                         net (fo=1, routed)           1.007     3.461    serialReader/out[5]
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.146     3.607 r  serialReader/reg[7][5]_i_1/O
                         net (fo=1, routed)           0.000     3.607    displayingBUFFER/D[5]
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.523     9.946    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.577ns  (logic 2.578ns (72.069%)  route 0.999ns (27.931%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[2]
                         net (fo=1, routed)           0.999     3.453    serialReader/out[2]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.577 r  serialReader/reg[7][2]_i_1/O
                         net (fo=1, routed)           0.000     3.577    displayingBUFFER/D[2]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.522     9.945    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.527ns  (logic 2.578ns (73.088%)  route 0.949ns (26.912%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[4]
                         net (fo=1, routed)           0.949     3.403    serialReader/out[4]
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.124     3.527 r  serialReader/reg[7][4]_i_1/O
                         net (fo=1, routed)           0.000     3.527    displayingBUFFER/D[4]
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.523     9.946    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.398ns  (logic 2.604ns (76.631%)  route 0.794ns (23.369%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[3]
                         net (fo=1, routed)           0.794     3.248    serialReader/out[3]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  serialReader/reg[7][3]_i_1/O
                         net (fo=1, routed)           0.000     3.398    displayingBUFFER/D[3]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.522     9.945    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_flipflop2/internal_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 0.896ns (26.378%)  route 2.501ns (73.622%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  serialReader/reg_reg[4]/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  serialReader/reg_reg[4]/Q
                         net (fo=6, routed)           0.970     1.494    serialReader/shiftreg_output_8bits[4]
    SLICE_X11Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.618 r  serialReader/internal_state_i_11/O
                         net (fo=1, routed)           0.660     2.279    serialReader/internal_state_i_11_n_0
    SLICE_X9Y92          LUT5 (Prop_lut5_I1_O)        0.124     2.403 f  serialReader/internal_state_i_3/O
                         net (fo=2, routed)           0.870     3.273    D_flipflop1/internal_state_reg_1
    SLICE_X8Y92          LUT4 (Prop_lut4_I2_O)        0.124     3.397 r  D_flipflop1/internal_state_i_1__0/O
                         net (fo=1, routed)           0.000     3.397    D_flipflop2/internal_state_reg_0[0]
    SLICE_X8Y92          FDRE                                         r  D_flipflop2/internal_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.523     4.946    D_flipflop2/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop2/internal_state_reg/C

Slack:                    inf
  Source:                 reg_reg[7][7]_i_4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            displayingBUFFER/reg_reg[7][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 2.578ns (76.360%)  route 0.798ns (23.640%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1                     0.000     0.000 r  reg_reg[7][7]_i_4/CLKARDCLK
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  reg_reg[7][7]_i_4/DOADO[0]
                         net (fo=1, routed)           0.798     3.252    serialReader/out[0]
    SLICE_X8Y90          LUT2 (Prop_lut2_I0_O)        0.124     3.376 r  serialReader/reg[7][0]_i_1/O
                         net (fo=1, routed)           0.000     3.376    displayingBUFFER/D[0]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.522     9.945    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_flipflop0/internal_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.243ns  (logic 0.896ns (27.630%)  route 2.347ns (72.370%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE                         0.000     0.000 r  serialReader/reg_reg[4]/C
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  serialReader/reg_reg[4]/Q
                         net (fo=6, routed)           0.990     1.514    serialReader/shiftreg_output_8bits[4]
    SLICE_X11Y91         LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  serialReader/internal_state_i_8/O
                         net (fo=1, routed)           0.729     2.367    serialReader/internal_state_i_8_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     2.491 r  serialReader/internal_state_i_2/O
                         net (fo=2, routed)           0.628     3.119    D_flipflop2/internal_state_reg_1
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.124     3.243 r  D_flipflop2/internal_state_i_1/O
                         net (fo=1, routed)           0.000     3.243    D_flipflop0/c[0]
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.523     4.946    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.211ns (39.447%)  route 0.324ns (60.553%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.324     0.491    serialReader/shiftreg_output_8bits[8]
    SLICE_X8Y91          LUT2 (Prop_lut2_I1_O)        0.044     0.535 r  serialReader/reg[7][5]_i_1/O
                         net (fo=1, routed)           0.000     0.535    displayingBUFFER/D[5]
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.212ns (39.560%)  route 0.324ns (60.440%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.324     0.491    serialReader/shiftreg_output_8bits[8]
    SLICE_X8Y91          LUT2 (Prop_lut2_I1_O)        0.045     0.536 r  serialReader/reg[7][4]_i_1/O
                         net (fo=1, routed)           0.000     0.536    displayingBUFFER/D[4]
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.210ns (38.290%)  route 0.338ns (61.710%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.338     0.505    serialReader/shiftreg_output_8bits[8]
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.043     0.548 r  serialReader/reg[7][1]_i_1/O
                         net (fo=1, routed)           0.000     0.548    displayingBUFFER/D[1]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.210ns (38.290%)  route 0.338ns (61.710%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.338     0.505    serialReader/shiftreg_output_8bits[8]
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.043     0.548 r  serialReader/reg[7][3]_i_1/O
                         net (fo=1, routed)           0.000     0.548    displayingBUFFER/D[3]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.212ns (38.514%)  route 0.338ns (61.486%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.338     0.505    serialReader/shiftreg_output_8bits[8]
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.550 r  serialReader/reg[7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.550    displayingBUFFER/D[0]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.212ns (38.514%)  route 0.338ns (61.486%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.338     0.505    serialReader/shiftreg_output_8bits[8]
    SLICE_X8Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.550 r  serialReader/reg[7][2]_i_1/O
                         net (fo=1, routed)           0.000     0.550    displayingBUFFER/D[2]
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y90          FDRE                                         r  displayingBUFFER/reg_reg[7][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_flipflop1/internal_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.281ns (46.440%)  route 0.324ns (53.560%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[10]/C
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  serialReader/reg_reg[10]/Q
                         net (fo=2, routed)           0.064     0.210    serialReader/shiftreg_output_11bits[10]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.255 f  serialReader/internal_state_i_5/O
                         net (fo=1, routed)           0.134     0.390    serialReader/internal_state_i_5_n_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.435 f  serialReader/internal_state_i_2/O
                         net (fo=2, routed)           0.125     0.560    D_flipflop2/internal_state_reg_1
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.045     0.605 r  D_flipflop2/internal_state_i_1__1/O
                         net (fo=1, routed)           0.000     0.605    D_flipflop1/c[0]
    SLICE_X8Y92          FDRE                                         r  D_flipflop1/internal_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     2.010    D_flipflop1/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop1/internal_state_reg/C

Slack:                    inf
  Source:                 CU_counter/tc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_flipflop0/internal_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.257ns (39.702%)  route 0.390ns (60.298%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE                         0.000     0.000 r  CU_counter/tc_reg/C
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  CU_counter/tc_reg/Q
                         net (fo=2, routed)           0.150     0.317    D_flipflop2/tc
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.045     0.362 r  D_flipflop2/internal_state_i_4/O
                         net (fo=2, routed)           0.240     0.602    D_flipflop2/internal_state_i_4_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.647 r  D_flipflop2/internal_state_i_1/O
                         net (fo=1, routed)           0.000     0.647    D_flipflop0/c[0]
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk_int (IN)
                         net (fo=0)                   0.000     0.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     2.010    D_flipflop0/CLK
    SLICE_X8Y92          FDRE                                         r  D_flipflop0/internal_state_reg/C

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.212ns (29.332%)  route 0.511ns (70.668%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.282     0.449    serialReader/shiftreg_output_8bits[8]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  serialReader/reg[7][7]_i_3/O
                         net (fo=1, routed)           0.229     0.723    displayingBUFFER/D[7]
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.845     7.010    displayingBUFFER/CLK
    SLICE_X8Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 serialReader/reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayingBUFFER/reg_reg[7][6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.213ns (29.254%)  route 0.515ns (70.746%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE                         0.000     0.000 r  serialReader/reg_reg[8]/C
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  serialReader/reg_reg[8]/Q
                         net (fo=13, routed)          0.259     0.426    serialReader/shiftreg_output_8bits[8]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.046     0.472 r  serialReader/reg[7][6]_i_1/O
                         net (fo=1, routed)           0.257     0.728    displayingBUFFER/D[6]
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  Clk_int (IN)
                         net (fo=0)                   0.000     5.000    Clk_int
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  Clk_int_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    Clk_int_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  Clk_int_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     7.038    displayingBUFFER/CLK
    SLICE_X6Y91          FDRE                                         r  displayingBUFFER/reg_reg[7][6]/C  (IS_INVERTED)





