\hypertarget{structt_e_m_a_c_d_m_a_descriptor}{}\doxysection{t\+EMACDMADescriptor Struct Reference}
\label{structt_e_m_a_c_d_m_a_descriptor}\index{tEMACDMADescriptor@{tEMACDMADescriptor}}


A structure defining a single Ethernet DMA buffer descriptor.  




{\ttfamily \#include $<$emac.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_af6fb61e95abd20570c9bbbebb73db378}{ui32\+Ctrl\+Status}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_af4e6aad100e9f3f020462dd12b1c4dc1}{ui32\+Count}}
\item 
void $\ast$ \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_a3ed5cea55d842be241b697c4a3bad663}{pv\+Buffer1}}
\item 
\mbox{\hyperlink{uniont_e_m_a_c_d_e_s3}{t\+EMACDES3}} \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_a81082c5c50caebdf2d49301820f62af4}{DES3}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_a54901a44bde11b9962b8d30986e6943b}{ui32\+Ext\+Rx\+Status}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_a7074c8ee927ca06d405a2a643145172a}{ui32\+Reserved}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_a2b6347da9c3ba9642388eaa86d766251}{ui32\+IEEE1588\+Time\+Lo}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structt_e_m_a_c_d_m_a_descriptor_a289f8194c589491d7d00f9115312bea5}{ui32\+IEEE1588\+Time\+Hi}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
A structure defining a single Ethernet DMA buffer descriptor. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_a81082c5c50caebdf2d49301820f62af4}\label{structt_e_m_a_c_d_m_a_descriptor_a81082c5c50caebdf2d49301820f62af4}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!DES3@{DES3}}
\index{DES3@{DES3}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{DES3}{DES3}}
{\footnotesize\ttfamily \mbox{\hyperlink{uniont_e_m_a_c_d_e_s3}{t\+EMACDES3}} t\+EMACDMADescriptor\+::\+DES3}

The fourth descriptor word contains either a pointer to the next descriptor in the ring or a pointer to a second data buffer. The meaning of the word is controlled by the \`{}`CHAINED'\textquotesingle{} control bit which appears in the first word of the transmit descriptor or the second word of the receive descriptor. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_a3ed5cea55d842be241b697c4a3bad663}\label{structt_e_m_a_c_d_m_a_descriptor_a3ed5cea55d842be241b697c4a3bad663}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!pvBuffer1@{pvBuffer1}}
\index{pvBuffer1@{pvBuffer1}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{pvBuffer1}{pvBuffer1}}
{\footnotesize\ttfamily void$\ast$ t\+EMACDMADescriptor\+::pv\+Buffer1}

The third descriptor word contains a pointer to the buffer containing data to transmit or into which received data should be written. This pointer must refer to a buffer in internal SRAM. Pointers to flash or EPI-\/connected memory may not be used and will result in the MAC reporting a bus error. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_af4e6aad100e9f3f020462dd12b1c4dc1}\label{structt_e_m_a_c_d_m_a_descriptor_af4e6aad100e9f3f020462dd12b1c4dc1}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!ui32Count@{ui32Count}}
\index{ui32Count@{ui32Count}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{ui32Count}{ui32Count}}
{\footnotesize\ttfamily volatile uint32\+\_\+t t\+EMACDMADescriptor\+::ui32\+Count}

The second descriptor word contains information on the size of the buffer or buffers attached to the descriptor and various additional control bits. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_af6fb61e95abd20570c9bbbebb73db378}\label{structt_e_m_a_c_d_m_a_descriptor_af6fb61e95abd20570c9bbbebb73db378}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!ui32CtrlStatus@{ui32CtrlStatus}}
\index{ui32CtrlStatus@{ui32CtrlStatus}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{ui32CtrlStatus}{ui32CtrlStatus}}
{\footnotesize\ttfamily volatile uint32\+\_\+t t\+EMACDMADescriptor\+::ui32\+Ctrl\+Status}

The first DMA descriptor word contains various control and status bits depending upon whether the descriptor is in the transmit or receive queue. Bit 31 is always the \`{}`OWN'\textquotesingle{} bit which, when set, indicates that the hardware has control of the descriptor. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_a54901a44bde11b9962b8d30986e6943b}\label{structt_e_m_a_c_d_m_a_descriptor_a54901a44bde11b9962b8d30986e6943b}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!ui32ExtRxStatus@{ui32ExtRxStatus}}
\index{ui32ExtRxStatus@{ui32ExtRxStatus}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{ui32ExtRxStatus}{ui32ExtRxStatus}}
{\footnotesize\ttfamily volatile uint32\+\_\+t t\+EMACDMADescriptor\+::ui32\+Ext\+Rx\+Status}

The fifth descriptor word is reserved for transmit descriptors but used to report extended status in a receive descriptor. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_a289f8194c589491d7d00f9115312bea5}\label{structt_e_m_a_c_d_m_a_descriptor_a289f8194c589491d7d00f9115312bea5}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!ui32IEEE1588TimeHi@{ui32IEEE1588TimeHi}}
\index{ui32IEEE1588TimeHi@{ui32IEEE1588TimeHi}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{ui32IEEE1588TimeHi}{ui32IEEE1588TimeHi}}
{\footnotesize\ttfamily volatile uint32\+\_\+t t\+EMACDMADescriptor\+::ui32\+IEEE1588\+Time\+Hi}

The eighth descriptor word contains the high 32 bits of the 64-\/bit timestamp captured for transmitted or received data. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_a2b6347da9c3ba9642388eaa86d766251}\label{structt_e_m_a_c_d_m_a_descriptor_a2b6347da9c3ba9642388eaa86d766251}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!ui32IEEE1588TimeLo@{ui32IEEE1588TimeLo}}
\index{ui32IEEE1588TimeLo@{ui32IEEE1588TimeLo}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{ui32IEEE1588TimeLo}{ui32IEEE1588TimeLo}}
{\footnotesize\ttfamily volatile uint32\+\_\+t t\+EMACDMADescriptor\+::ui32\+IEEE1588\+Time\+Lo}

The seventh descriptor word contains the low 32 bits of the 64-\/bit timestamp captured for transmitted or received data. The value is set only when the transmitted or received data contains the end of a packet. Availability of the timestamp is indicated via a status bit in the first descriptor word. \mbox{\Hypertarget{structt_e_m_a_c_d_m_a_descriptor_a7074c8ee927ca06d405a2a643145172a}\label{structt_e_m_a_c_d_m_a_descriptor_a7074c8ee927ca06d405a2a643145172a}} 
\index{tEMACDMADescriptor@{tEMACDMADescriptor}!ui32Reserved@{ui32Reserved}}
\index{ui32Reserved@{ui32Reserved}!tEMACDMADescriptor@{tEMACDMADescriptor}}
\doxysubsubsection{\texorpdfstring{ui32Reserved}{ui32Reserved}}
{\footnotesize\ttfamily uint32\+\_\+t t\+EMACDMADescriptor\+::ui32\+Reserved}

The sixth descriptor word is reserved for both transmit and receive descriptors. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
driverlib/\mbox{\hyperlink{emac_8h}{emac.\+h}}\end{DoxyCompactItemize}
