<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='326' type='80'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='325'>/// Generic intrinsic use (without side effects).</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='236' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='636' u='r' c='_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='648' u='r' c='_ZN4llvm16MachineIRBuilder14buildIntrinsicENS_9Intrinsic2IDENS_8ArrayRefINS_5DstOpEEEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1964' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='572' c='_ZNK4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
