// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_8_address0,
        C_8_ce0,
        C_8_we0,
        C_8_d0,
        scale_8_reload,
        scale_16_reload,
        scale_24_reload,
        scale_32_reload,
        scale_40_reload,
        scale_48_reload,
        scale_56_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] C_8_address0;
output   C_8_ce0;
output   C_8_we0;
output  [23:0] C_8_d0;
input  [23:0] scale_8_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_56_reload;
output  [9:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_264_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln112_fu_342_p1;
reg   [63:0] zext_ln112_reg_648;
reg   [63:0] zext_ln112_reg_648_pp0_iter1_reg;
wire   [23:0] tmp_49_fu_347_p17;
reg  signed [23:0] tmp_49_reg_658;
wire   [23:0] select_ln112_24_fu_615_p3;
reg   [23:0] select_ln112_24_reg_663;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_162;
wire   [6:0] add_ln110_fu_383_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_166;
wire   [8:0] select_ln109_fu_312_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [10:0] indvar_flatten279_fu_170;
wire   [10:0] add_ln109_fu_270_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten279_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    C_8_we0_local;
reg    C_8_ce0_local;
wire   [0:0] tmp_fu_292_p3;
wire   [5:0] trunc_ln109_fu_282_p1;
wire   [5:0] select_ln110_fu_300_p3;
wire   [8:0] add_ln109_8_fu_286_p2;
wire   [7:0] trunc_ln110_fu_320_p1;
wire   [1:0] lshr_ln110_8_fu_324_p4;
wire   [9:0] tmp_s_fu_334_p3;
wire   [23:0] tmp_49_fu_347_p15;
wire   [6:0] zext_ln109_fu_308_p1;
wire   [47:0] mul_ln112_fu_242_p2;
wire   [0:0] tmp_105_fu_431_p3;
wire   [23:0] trunc_ln112_8_fu_421_p4;
wire   [23:0] zext_ln112_8_fu_447_p1;
wire   [23:0] add_ln112_fu_451_p2;
wire   [0:0] tmp_107_fu_457_p3;
wire   [0:0] tmp_106_fu_439_p3;
wire   [0:0] xor_ln112_fu_465_p2;
wire   [6:0] tmp_50_fu_485_p3;
wire   [7:0] tmp_51_fu_499_p3;
wire   [0:0] and_ln112_fu_471_p2;
wire   [0:0] icmp_ln112_21_fu_507_p2;
wire   [0:0] icmp_ln112_22_fu_513_p2;
wire   [0:0] tmp_108_fu_477_p3;
wire   [0:0] icmp_ln112_fu_493_p2;
wire   [0:0] xor_ln112_29_fu_527_p2;
wire   [0:0] and_ln112_36_fu_533_p2;
wire   [0:0] select_ln112_fu_519_p3;
wire   [0:0] xor_ln112_30_fu_553_p2;
wire   [0:0] tmp_104_fu_413_p3;
wire   [0:0] or_ln112_fu_559_p2;
wire   [0:0] xor_ln112_31_fu_565_p2;
wire   [0:0] select_ln112_22_fu_539_p3;
wire   [0:0] and_ln112_37_fu_547_p2;
wire   [0:0] and_ln112_39_fu_577_p2;
wire   [0:0] or_ln112_15_fu_583_p2;
wire   [0:0] xor_ln112_32_fu_589_p2;
wire   [0:0] and_ln112_38_fu_571_p2;
wire   [0:0] and_ln112_40_fu_595_p2;
wire   [0:0] or_ln112_16_fu_609_p2;
wire   [23:0] select_ln112_23_fu_601_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_49_fu_347_p1;
wire   [5:0] tmp_49_fu_347_p3;
wire   [5:0] tmp_49_fu_347_p5;
wire  signed [5:0] tmp_49_fu_347_p7;
wire  signed [5:0] tmp_49_fu_347_p9;
wire  signed [5:0] tmp_49_fu_347_p11;
wire  signed [5:0] tmp_49_fu_347_p13;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_162 = 7'd0;
#0 i_fu_166 = 9'd0;
#0 indvar_flatten279_fu_170 = 11'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U5524(
    .din0(tmp_49_reg_658),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .dout(mul_ln112_fu_242_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_15_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h8 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h10 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h18 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h20 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h28 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h30 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h38 ),
    .din6_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_15_6_24_1_1_U5525(
    .din0(scale_8_reload),
    .din1(scale_16_reload),
    .din2(scale_24_reload),
    .din3(scale_32_reload),
    .din4(scale_40_reload),
    .din5(scale_48_reload),
    .din6(scale_56_reload),
    .def(tmp_49_fu_347_p15),
    .sel(select_ln110_fu_300_p3),
    .dout(tmp_49_fu_347_p17)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_264_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_166 <= select_ln109_fu_312_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_166 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_264_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten279_fu_170 <= add_ln109_fu_270_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten279_fu_170 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_264_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_162 <= add_ln110_fu_383_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_162 <= 7'd8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        select_ln112_24_reg_663 <= select_ln112_24_fu_615_p3;
        tmp_49_reg_658 <= tmp_49_fu_347_p17;
        zext_ln112_reg_648[9 : 0] <= zext_ln112_fu_342_p1[9 : 0];
        zext_ln112_reg_648_pp0_iter1_reg[9 : 0] <= zext_ln112_reg_648[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_ce0_local = 1'b1;
    end else begin
        C_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_8_we0_local = 1'b1;
    end else begin
        C_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_264_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_166;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten279_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten279_load = indvar_flatten279_fu_170;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd8;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_162;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_8_address0 = zext_ln112_reg_648_pp0_iter1_reg;

assign C_8_ce0 = C_8_ce0_local;

assign C_8_d0 = select_ln112_24_reg_663;

assign C_8_we0 = C_8_we0_local;

assign add_ln109_8_fu_286_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln109_fu_270_p2 = (ap_sig_allocacmp_indvar_flatten279_load + 11'd1);

assign add_ln110_fu_383_p2 = (zext_ln109_fu_308_p1 + 7'd16);

assign add_ln112_fu_451_p2 = (trunc_ln112_8_fu_421_p4 + zext_ln112_8_fu_447_p1);

assign and_ln112_36_fu_533_p2 = (xor_ln112_29_fu_527_p2 & icmp_ln112_fu_493_p2);

assign and_ln112_37_fu_547_p2 = (icmp_ln112_21_fu_507_p2 & and_ln112_fu_471_p2);

assign and_ln112_38_fu_571_p2 = (xor_ln112_31_fu_565_p2 & or_ln112_fu_559_p2);

assign and_ln112_39_fu_577_p2 = (tmp_107_fu_457_p3 & select_ln112_22_fu_539_p3);

assign and_ln112_40_fu_595_p2 = (xor_ln112_32_fu_589_p2 & tmp_104_fu_413_p3);

assign and_ln112_fu_471_p2 = (xor_ln112_fu_465_p2 & tmp_106_fu_439_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln109_fu_264_p2 = ((ap_sig_allocacmp_indvar_flatten279_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln112_21_fu_507_p2 = ((tmp_51_fu_499_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_22_fu_513_p2 = ((tmp_51_fu_499_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_493_p2 = ((tmp_50_fu_485_p3 == 7'd127) ? 1'b1 : 1'b0);

assign lshr_ln110_8_fu_324_p4 = {{select_ln110_fu_300_p3[5:4]}};

assign or_ln112_15_fu_583_p2 = (and_ln112_39_fu_577_p2 | and_ln112_37_fu_547_p2);

assign or_ln112_16_fu_609_p2 = (and_ln112_40_fu_595_p2 | and_ln112_38_fu_571_p2);

assign or_ln112_fu_559_p2 = (xor_ln112_30_fu_553_p2 | tmp_107_fu_457_p3);

assign select_ln109_fu_312_p3 = ((tmp_fu_292_p3[0:0] == 1'b1) ? add_ln109_8_fu_286_p2 : ap_sig_allocacmp_i_load);

assign select_ln110_fu_300_p3 = ((tmp_fu_292_p3[0:0] == 1'b1) ? 6'd8 : trunc_ln109_fu_282_p1);

assign select_ln112_22_fu_539_p3 = ((and_ln112_fu_471_p2[0:0] == 1'b1) ? and_ln112_36_fu_533_p2 : icmp_ln112_21_fu_507_p2);

assign select_ln112_23_fu_601_p3 = ((and_ln112_38_fu_571_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln112_24_fu_615_p3 = ((or_ln112_16_fu_609_p2[0:0] == 1'b1) ? select_ln112_23_fu_601_p3 : add_ln112_fu_451_p2);

assign select_ln112_fu_519_p3 = ((and_ln112_fu_471_p2[0:0] == 1'b1) ? icmp_ln112_21_fu_507_p2 : icmp_ln112_22_fu_513_p2);

assign tmp_104_fu_413_p3 = mul_ln112_fu_242_p2[32'd47];

assign tmp_105_fu_431_p3 = mul_ln112_fu_242_p2[32'd15];

assign tmp_106_fu_439_p3 = mul_ln112_fu_242_p2[32'd39];

assign tmp_107_fu_457_p3 = add_ln112_fu_451_p2[32'd23];

assign tmp_108_fu_477_p3 = mul_ln112_fu_242_p2[32'd40];

assign tmp_49_fu_347_p15 = 'bx;

assign tmp_50_fu_485_p3 = {{mul_ln112_fu_242_p2[47:41]}};

assign tmp_51_fu_499_p3 = {{mul_ln112_fu_242_p2[47:40]}};

assign tmp_fu_292_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_334_p3 = {{trunc_ln110_fu_320_p1}, {lshr_ln110_8_fu_324_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln112_fu_342_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign trunc_ln109_fu_282_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln110_fu_320_p1 = select_ln109_fu_312_p3[7:0];

assign trunc_ln112_8_fu_421_p4 = {{mul_ln112_fu_242_p2[39:16]}};

assign xor_ln112_29_fu_527_p2 = (tmp_108_fu_477_p3 ^ 1'd1);

assign xor_ln112_30_fu_553_p2 = (select_ln112_fu_519_p3 ^ 1'd1);

assign xor_ln112_31_fu_565_p2 = (tmp_104_fu_413_p3 ^ 1'd1);

assign xor_ln112_32_fu_589_p2 = (or_ln112_15_fu_583_p2 ^ 1'd1);

assign xor_ln112_fu_465_p2 = (tmp_107_fu_457_p3 ^ 1'd1);

assign zext_ln109_fu_308_p1 = select_ln110_fu_300_p3;

assign zext_ln112_8_fu_447_p1 = tmp_105_fu_431_p3;

assign zext_ln112_fu_342_p1 = tmp_s_fu_334_p3;

always @ (posedge ap_clk) begin
    zext_ln112_reg_648[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln112_reg_648_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338
