<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="sum_matrix.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem0" VarName="in1" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="sum_matrix.cpp:25:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="sum_matrix.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem1" VarName="in2" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" Length="variable" Direction="read" AccessID="scevgep4seq" OrigID="for.inc.load.12" OrigAccess-DebugLoc="sum_matrix.cpp:25:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="sum_matrix.cpp:24:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem0" VarName="out" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" Length="variable" Direction="write" AccessID="scevgep5seq" OrigID="for.inc.store.18" OrigAccess-DebugLoc="sum_matrix.cpp:25:24" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="sum_matrix.cpp:23:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="in1" LoopLoc="sum_matrix.cpp:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="sum_matrix.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="sum_matrix.cpp:23:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem1" VarName="in2" LoopLoc="sum_matrix.cpp:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" OrigID="scevgep4seq" OrigAccess-DebugLoc="sum_matrix.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="sum_matrix.cpp:23:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="out" LoopLoc="sum_matrix.cpp:23:19" LoopName="VITIS_LOOP_23_1" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" OrigID="scevgep5seq" OrigAccess-DebugLoc="sum_matrix.cpp:24:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="sum_matrix.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="in1" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="sum_matrix.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="sum_matrix.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="in2" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" OrigID="scevgep4seq" OrigAccess-DebugLoc="sum_matrix.cpp:24:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="sum_matrix.cpp:24:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" ParentFunc="kernel(unsigned int*, unsigned int*, unsigned int*, int, int)" OrigID="scevgep5seq" OrigAccess-DebugLoc="sum_matrix.cpp:24:26" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="sum_matrix.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="sum_matrix.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="sum_matrix.cpp:24:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_24_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="sum_matrix.cpp:24:26" LoopName="VITIS_LOOP_24_2" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

