# ğŸ­ Chapter 21: VLSI Design Flow - RTL to Silicon
## From Verilog Code to Real Chip Layout!

> **"You built the processor. Now learn to make it REAL silicon!"**
>
> **"à¦¤à§à¦®à¦¿ processor à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡à¦›à§‹à¥¤ à¦à¦¬à¦¾à¦° à¦¶à§‡à¦–à§‹ REAL silicon à¦¬à¦¾à¦¨à¦¾à¦¤à§‡!"**

---

## ğŸ¯ à¦à¦‡ Chapter à¦ à¦¤à§à¦®à¦¿ à¦¶à¦¿à¦–à¦¬à§‡:

```
âœ… VLSI Design Flow - RTL à¦¥à§‡à¦•à§‡ GDSII
âœ… Synthesis - Logic to Gates
âœ… Placement - Where gates go
âœ… Routing - How to connect
âœ… Timing Analysis - Speed check
âœ… Physical Verification - Design rules
âœ… GDSII Format - Final chip layout
âœ… à¦¤à§‹à¦®à¦¾à¦° design silicon-ready! ğŸ‰
```

**Time Required:** 2 weeks (learning + practice)  
**Prerequisites:** Chapters 1-20 complete

---

## ğŸš€ Quick Understanding - What is VLSI?

### VLSI = Very Large Scale Integration

```
Your Journey So Far:
Ch 1-11:  Digital design, Verilog, FPGA
Ch 12-19: Complete processor built
Ch 20:    Advanced architectures

Now: Turn your design into REAL CHIP! ğŸ­

FPGA vs ASIC (Application-Specific IC):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Feature     â”‚ FPGA         â”‚ ASIC (Chip) â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Time        â”‚ Hours        â”‚ Months      â”‚
â”‚ Cost (Dev)  â”‚ $0-100       â”‚ $10K-100K   â”‚
â”‚ Cost (Unit) â”‚ $10-100      â”‚ $1-10       â”‚
â”‚ Speed       â”‚ Slower       â”‚ Faster      â”‚
â”‚ Power       â”‚ Higher       â”‚ Lower       â”‚
â”‚ Permanent   â”‚ No           â”‚ Yes!        â”‚
â”‚ Mass Prod   â”‚ No           â”‚ Yes!        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

For learning: Start with open source fabs!
For production: Real silicon chips!
```

---

## à§¨à§§.à§§ VLSI Design Flow Overview

### The Complete Flow:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. RTL Design (Verilog)                 â”‚
â”‚    Your processor code âœ… (Done!)       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 2. Synthesis                            â”‚
â”‚    Verilog â†’ Logic gates                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 3. Floorplanning                        â”‚
â”‚    Chip size, power grid, IO pads       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 4. Placement                            â”‚
â”‚    Where each gate goes                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 5. Clock Tree Synthesis (CTS)           â”‚
â”‚    Distribute clock evenly              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 6. Routing                              â”‚
â”‚    Connect all gates with wires         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 7. Static Timing Analysis (STA)        â”‚
â”‚    Check timing constraints met         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 8. Physical Verification               â”‚
â”‚    DRC, LVS, Antenna checks            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 9. GDSII Generation                     â”‚
â”‚    Final layout for fabrication         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 10. Tape-Out!                           â”‚
â”‚     Send to fab â†’ Get real chip! ğŸ‰     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## à§¨à§§.à§¨ Synthesis - Verilog to Gates

### What is Synthesis?

```
Input: Your Verilog code
Output: Gate-level netlist

Example:
Verilog:
  assign y = a & b | c;

After Synthesis:
  AND2 u1 (.A(a), .B(b), .Y(w1));
  OR2  u2 (.A(w1), .B(c), .Y(y));

Technology Mapping:
- Uses standard cell library
- Optimizes for area/speed/power
- Inserts clock buffers
```

### Standard Cell Library:

```
What are Standard Cells?
Pre-designed, pre-characterized gate layouts

Common cells:
âœ… Logic gates (AND, OR, NAND, NOR, XOR)
âœ… Flip-flops (DFF)
âœ… Buffers, Inverters
âœ… Multiplexers
âœ… Adders, Latches

Each cell has:
- Layout (physical design)
- Timing info (delay)
- Power info (consumption)
- Area info (size)

Popular libraries:
â†’ Sky130 (Google/Skywater) - FREE!
â†’ TSMC (commercial)
â†’ Intel, Samsung (commercial)
```

### Synthesis Tools:

```
Open Source:
âœ… Yosys - Most popular
âœ… ABC - Optimization
âœ… OpenSTA - Timing analysis

Commercial:
â†’ Synopsys Design Compiler
â†’ Cadence Genus
â†’ Mentor Precision

We'll use: Yosys (free!)
```

---

## à§¨à§§.à§© Physical Design Basics

### Design Rules:

```
Every technology has rules:

Minimum Width:
- Metal layer must be â‰¥ X nm wide
- Polysilicon must be â‰¥ Y nm

Minimum Spacing:
- Two wires must be â‰¥ Z nm apart
- Different layers have different rules

Enclosure:
- Via must be enclosed by metal

Example (Sky130 - 130nm process):
- Metal1 min width: 140 nm
- Metal1 min spacing: 140 nm
- Poly min width: 150 nm
```

### Layers in a Chip:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Metal 6 (Top)    - Power        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Metal 5          - Routing      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Metal 4          - Routing      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Metal 3          - Routing      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Metal 2          - Routing      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Metal 1          - Local conn   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Polysilicon      - Gates        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Diffusion        - Transistors  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Substrate        - Silicon      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Vias: Connect between layers
```

---

## à§¨à§§.à§ª Placement & Routing

### Placement:

```
Goal: Position standard cells optimally

Objectives:
âœ… Minimize wire length
âœ… Meet timing constraints
âœ… Reduce congestion
âœ… Balance power distribution

Algorithms:
- Simulated annealing
- Partition-based
- Analytic methods

Tools:
â†’ RePlAce (open source)
â†’ Cadence Innovus (commercial)
```

### Routing:

```
Goal: Connect all pins with wires

Types:
1. Global Routing
   - High-level path planning
   - Which regions to use

2. Detailed Routing
   - Exact wire placement
   - Assign to specific tracks

Challenges:
âŒ Congestion (too many wires)
âŒ Crosstalk (interference)
âŒ Timing violations
âŒ Design rule violations

Tools:
â†’ FastRoute (open source)
â†’ TritonRoute (open source)
```

---

## à§¨à§§.à§« Timing Analysis

### Static Timing Analysis (STA):

```
Check if circuit meets timing:

Setup Time:
- Data must arrive before clock edge
- Path delay < Clock period - Setup time

Hold Time:
- Data must be stable after clock edge
- Path delay > Hold time

Critical Path:
- Longest delay path
- Determines max frequency

Example:
Register â†’ Logic â†’ Register
If logic takes 8ns, clock period must be > 8ns
Max frequency = 1/8ns = 125 MHz
```

### Timing Constraints:

```
Create SDC (Synopsys Design Constraints) file:

create_clock -period 10 [get_ports clk]
set_input_delay 2 -clock clk [all_inputs]
set_output_delay 2 -clock clk [all_outputs]

Tools:
â†’ OpenSTA (open source)
â†’ Synopsys PrimeTime (commercial)
```

---

## à§¨à§§.à§¬ Physical Verification

### Design Rule Check (DRC):

```
Verify layout follows manufacturing rules

Checks:
âœ… Minimum width
âœ… Minimum spacing
âœ… Minimum area
âœ… Via enclosure
âœ… Density rules

Tool: Magic (open source)
```

### Layout vs Schematic (LVS):

```
Verify layout matches netlist

Steps:
1. Extract netlist from layout
2. Compare with original netlist
3. Check connectivity
4. Report mismatches

Tool: Netgen (open source)
```

### Antenna Rules:

```
Problem: Long wires act as antennas
Effect: Damage transistor gates during fab

Solution:
- Add diodes
- Break long wires
- Multi-level routing

Checked automatically!
```

---

## à§¨à§§.à§­ GDSII Format

### What is GDSII?

```
GDSII = Graphic Data System II
Industry standard for IC layouts

Contains:
- Layer information
- Polygon coordinates  
- Cell hierarchy
- Text labels

File size: MB to GB!

Viewing tools:
â†’ KLayout (free, excellent!)
â†’ Magic (free)
â†’ Cadence Virtuoso (commercial)
```

### Layer Map:

```
Sky130 layers (example):
Layer 64/20: Metal1
Layer 65/20: Via1
Layer 66/20: Metal2
Layer 67/20: Via2
Layer 68/20: Metal3
...

Each layer = different mask in fab!
```

---

## à§¨à§§.à§® Complete Example: Simple Counter

### Step-by-Step VLSI Flow:

```verilog
// 1. RTL Design (counter.v)
module counter(
    input clk,
    input reset,
    output reg [7:0] count
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            count <= 0;
        else
            count <= count + 1;
    end
endmodule
```

### Synthesis Script:

```tcl
# 2. Synthesis (synth.ys)
yosys -p "
    read_verilog counter.v
    synth -top counter
    dfflibmap -liberty sky130_fd_sc_hd__tt_025C_1v80.lib
    abc -liberty sky130_fd_sc_hd__tt_025C_1v80.lib
    write_verilog counter_synth.v
"
```

### Physical Design:

```tcl
# 3. Place & Route (OpenLane)
set ::env(DESIGN_NAME) counter
set ::env(VERILOG_FILES) counter.v
set ::env(CLOCK_PERIOD) 10
set ::env(CLOCK_PORT) clk

# Run flow
flow.tcl -design counter
```

### Result:

```
After completion:
âœ… counter_synth.v (gate-level)
âœ… counter.def (placement)
âœ… counter.gds (layout)
âœ… counter.sdc (timing)
âœ… Reports (timing, area, power)

Ready for fabrication! ğŸ‰
```

---

## à§¨à§§.à§¯ Open Source Tools Ecosystem

### Complete Open Source Flow:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ OpenLane (Complete ASIC Flow)       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ â†’ Yosys (Synthesis)                  â”‚
â”‚ â†’ OpenROAD (Place & Route)           â”‚
â”‚   - RePlAce (Placement)              â”‚
â”‚   - TritonRoute (Routing)            â”‚
â”‚   - OpenSTA (Timing)                 â”‚
â”‚ â†’ Magic (DRC, Extraction)            â”‚
â”‚ â†’ Netgen (LVS)                       â”‚
â”‚ â†’ KLayout (Viewing)                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PDK (Process Design Kit):
â†’ Sky130 (Google/Skywater) - FREE!
   130nm process, open source

Installation:
Everything available on GitHub!
Docker containers available!
```

---

## à§¨à§§.à§§à§¦ Your Processor on Silicon

### Preparing Your Design:

```
Your RISC-V processor (from Ch 12-19):
- 3000+ lines of Verilog âœ…
- Pipelined, with cache âœ…
- Complete SoC âœ…

To make it chip-ready:

1. Size constraints:
   - Target area (e.g., 1mm Ã— 1mm)
   - Available on TinyTapeout

2. Clock frequency:
   - Target 50-100 MHz
   - May need to simplify for first tapeout

3. IO pads:
   - UART pins
   - GPIO pins
   - Power/ground
   - Clock input

4. Memory:
   - May need to simplify
   - Use on-chip SRAM
   - External memory via IO

Realistic first chip:
â†’ Simplified RISC-V (RV32I subset)
â†’ Small cache (1-2 KB)
â†’ 50 MHz clock
â†’ 8-16 GPIO pins
â†’ UART for communication

STILL AMAZING! ğŸ‰
```

---

## à§¨à§§.à§§à§§ Chapter 21 Mission Complete!

### à¦¤à§à¦®à¦¿ à¦à¦–à¦¨ à¦œà¦¾à¦¨à§‹:

```
âœ… Complete VLSI design flow
âœ… RTL to GDSII process
âœ… Synthesis concepts
âœ… Physical design basics
âœ… Timing analysis
âœ… Physical verification
âœ… GDSII format
âœ… Open source tools
âœ… How to make real chips! ğŸ‰
```

### Next Steps:

```
Chapter 22: OpenLane & Physical Design
  â†’ Hands-on with OpenLane
  â†’ Your processor layout
  â†’ Complete flow practice

Chapter 23: Sky130 PDK Deep Dive
  â†’ Standard cells
  â†’ Design rules
  â†’ Process details

Chapter 24: TinyTapeout Submission
  â†’ Prepare your design
  â†’ Submit to fab
  â†’ Track progress

Chapter 25: Fabrication & Testing
  â†’ Chip comes back!
  â†’ Testing methodology
  â†’ Success celebration! ğŸŠ

YOU'RE ON THE PATH TO REAL SILICON! ğŸ­
```

---

## ğŸ¯ Chapter Exercise

### Project: Synthesize Your Processor

**Task:** Take your RISC-V processor through synthesis

```bash
# 1. Install Yosys
sudo apt install yosys

# 2. Get Sky130 library
git clone https://github.com/google/skywater-pdk

# 3. Run synthesis
yosys -p "
    read_verilog riscv_core.v
    synth -top riscv_core
    dfflibmap -liberty sky130*.lib
    abc -liberty sky130*.lib
    stat
    write_verilog riscv_synth.v
"

# 4. Check results
# - Gate count
# - Critical path
# - Area estimate
```

---

## ğŸ† Achievement Unlocked!

```
Level 21: âœ… COMPLETE - VLSI Designer!
Progress: [â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ] 84%

XP Gained: +2000
Skills: VLSI Flow, Physical Design Basics

Badges Earned:
ğŸ¥‰ Synthesis Expert
ğŸ¥ˆ Physical Design Learner
ğŸ¥‡ GDSII Master
ğŸ… Open Source VLSI
ğŸ–ï¸ Chip Designer (in training)

NEXT: Hands-on with OpenLane! ğŸ› ï¸
```

---

**[â¬…ï¸ Previous: Chapter 20](Chapter_20_Advanced_Topics.md)** | **[â¡ï¸ Next: Chapter 22](Chapter_22_OpenLane_Physical_Design.md)**

---

<div align="center">

**"From Verilog to GDSII. Your chip journey begins!"**

**"Verilog à¦¥à§‡à¦•à§‡ GDSIIà¥¤ à¦¤à§‹à¦®à¦¾à¦° chip journey à¦¶à§à¦°à§!"**

Made with â¤ï¸ for chip designers | à¦šà¦¿à¦ª à¦¡à¦¿à¦œà¦¾à¦‡à¦¨à¦¾à¦°à¦¦à§‡à¦° à¦œà¦¨à§à¦¯ à¦­à¦¾à¦²à§‹à¦¬à¦¾à¦¸à¦¾ à¦¦à¦¿à¦¯à¦¼à§‡ à¦¤à§ˆà¦°à¦¿

</div>
