Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov  7 13:02:09 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file practico_stop_watch_control_sets_placed.rpt
| Design       : practico_stop_watch
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           15 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                    |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | SAVE[7]_i_1_n_0    |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | sec2[7]_i_1_n_0    |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sec1[7]_i_1_n_0    | cnt_1s[27]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                    | cnt_2s[0]_i_1_n_0  |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG |                    | tick               |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | cnt_1s[27]_i_2_n_0 | cnt_1s[27]_i_1_n_0 |                8 |             28 |         3.50 |
+----------------+--------------------+--------------------+------------------+----------------+--------------+


