Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 22:52:28 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file key_debounce_timing_summary_routed.rpt -pb key_debounce_timing_summary_routed.pb -rpx key_debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : key_debounce
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.631ns  (logic 2.328ns (64.117%)  route 1.303ns (35.883%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[2]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_r_reg[2]/Q
                         net (fo=2, routed)           1.303     1.526    led_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.105     3.631 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.631    led[2]
    AR37                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.618ns  (logic 2.337ns (64.609%)  route 1.280ns (35.391%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[3]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_r_reg[3]/Q
                         net (fo=2, routed)           1.280     1.503    led_OBUF[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.114     3.618 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.618    led[3]
    AT37                                                              r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.531ns  (logic 2.324ns (65.814%)  route 1.207ns (34.186%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDCE                         0.000     0.000 r  led_r_reg[1]/C
    SLICE_X47Y137        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_r_reg[1]/Q
                         net (fo=2, routed)           1.207     1.430    led_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.101     3.531 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.531    led[1]
    AN39                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 2.313ns (65.704%)  route 1.207ns (34.296%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_r_reg[0]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  led_r_reg[0]/Q
                         net (fo=2, routed)           1.207     1.430    led_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090     3.520 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.520    led[0]
    AM39                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_time_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.667ns  (logic 0.388ns (14.547%)  route 2.279ns (85.453%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDCE                         0.000     0.000 r  cnt_time_reg[21]/C
    SLICE_X46Y138        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.759     1.018    cnt_time_reg[21]
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.061 r  cnt_time[0]_i_9/O
                         net (fo=1, routed)           0.433     1.494    cnt_time[0]_i_9_n_0
    SLICE_X47Y136        LUT5 (Prop_lut5_I0_O)        0.043     1.537 r  cnt_time[0]_i_3/O
                         net (fo=3, routed)           0.354     1.891    cnt_time[0]_i_3_n_0
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.043     1.934 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.733     2.667    cnt_time[0]_i_1_n_0
    SLICE_X46Y138        FDCE                                         r  cnt_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_time_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.667ns  (logic 0.388ns (14.547%)  route 2.279ns (85.453%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDCE                         0.000     0.000 r  cnt_time_reg[21]/C
    SLICE_X46Y138        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.759     1.018    cnt_time_reg[21]
    SLICE_X47Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.061 r  cnt_time[0]_i_9/O
                         net (fo=1, routed)           0.433     1.494    cnt_time[0]_i_9_n_0
    SLICE_X47Y136        LUT5 (Prop_lut5_I0_O)        0.043     1.537 r  cnt_time[0]_i_3/O
                         net (fo=3, routed)           0.354     1.891    cnt_time[0]_i_3_n_0
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.043     1.934 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.733     2.667    cnt_time[0]_i_1_n_0
    SLICE_X46Y138        FDCE                                         r  cnt_time_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_time_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.753ns (30.892%)  route 1.684ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.931     1.640    rst_n_IBUF
    SLICE_X47Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.683 f  key_dd[1]_i_1/O
                         net (fo=30, routed)          0.753     2.436    key_dd[1]_i_1_n_0
    SLICE_X46Y136        FDCE                                         f  cnt_time_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_time_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.753ns (30.892%)  route 1.684ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.931     1.640    rst_n_IBUF
    SLICE_X47Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.683 f  key_dd[1]_i_1/O
                         net (fo=30, routed)          0.753     2.436    key_dd[1]_i_1_n_0
    SLICE_X46Y136        FDCE                                         f  cnt_time_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_time_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.753ns (30.892%)  route 1.684ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.931     1.640    rst_n_IBUF
    SLICE_X47Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.683 f  key_dd[1]_i_1/O
                         net (fo=30, routed)          0.753     2.436    key_dd[1]_i_1_n_0
    SLICE_X46Y136        FDCE                                         f  cnt_time_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_time_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.436ns  (logic 0.753ns (30.892%)  route 1.684ns (69.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.931     1.640    rst_n_IBUF
    SLICE_X47Y135        LUT1 (Prop_lut1_I0_O)        0.043     1.683 f  key_dd[1]_i_1/O
                         net (fo=30, routed)          0.753     2.436    key_dd[1]_i_1_n_0
    SLICE_X46Y136        FDCE                                         f  cnt_time_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_r_reg[0]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  led_r_reg[0]/Q
                         net (fo=2, routed)           0.102     0.202    led_OBUF[0]
    SLICE_X47Y137        FDCE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[3]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  led_r_reg[3]/Q
                         net (fo=2, routed)           0.103     0.203    led_OBUF[3]
    SLICE_X47Y138        FDPE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.091ns (38.569%)  route 0.145ns (61.431%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE                         0.000     0.000 r  key_flag_reg/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  key_flag_reg/Q
                         net (fo=5, routed)           0.145     0.236    key_flag
    SLICE_X47Y137        FDCE                                         r  led_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.100ns (40.729%)  route 0.146ns (59.271%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDCE                         0.000     0.000 r  led_r_reg[1]/C
    SLICE_X47Y137        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  led_r_reg[1]/Q
                         net (fo=2, routed)           0.146     0.246    led_OBUF[1]
    SLICE_X47Y138        FDCE                                         r  led_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE                         0.000     0.000 r  flag_reg/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  flag_reg/Q
                         net (fo=2, routed)           0.129     0.229    flag_reg_n_0
    SLICE_X47Y136        LUT3 (Prop_lut3_I2_O)        0.028     0.257 r  flag_i_1/O
                         net (fo=1, routed)           0.000     0.257    flag_i_1_n_0
    SLICE_X47Y136        FDCE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE                         0.000     0.000 r  flag_reg/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  flag_reg/Q
                         net (fo=2, routed)           0.129     0.229    flag_reg_n_0
    SLICE_X47Y136        LUT4 (Prop_lut4_I0_O)        0.029     0.258 r  key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.258    key_flag_i_1_n_0
    SLICE_X47Y136        FDCE                                         r  key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.091ns (32.592%)  route 0.188ns (67.408%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE                         0.000     0.000 r  key_flag_reg/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  key_flag_reg/Q
                         net (fo=5, routed)           0.188     0.279    key_flag
    SLICE_X47Y138        FDPE                                         r  led_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.091ns (32.592%)  route 0.188ns (67.408%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE                         0.000     0.000 r  key_flag_reg/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  key_flag_reg/Q
                         net (fo=5, routed)           0.188     0.279    key_flag
    SLICE_X47Y138        FDCE                                         r  led_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.091ns (32.592%)  route 0.188ns (67.408%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE                         0.000     0.000 r  key_flag_reg/C
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  key_flag_reg/Q
                         net (fo=5, routed)           0.188     0.279    key_flag
    SLICE_X47Y138        FDCE                                         r  led_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_dd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_time_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.175ns (59.580%)  route 0.119ns (40.420%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDCE                         0.000     0.000 r  key_dd_reg[0]/C
    SLICE_X47Y133        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  key_dd_reg[0]/Q
                         net (fo=25, routed)          0.119     0.219    p_0_in[1]
    SLICE_X46Y133        LUT2 (Prop_lut2_I1_O)        0.028     0.247 r  cnt_time[0]_i_7/O
                         net (fo=1, routed)           0.000     0.247    cnt_time[0]_i_7_n_0
    SLICE_X46Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.294 r  cnt_time_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.294    cnt_time_reg[0]_i_2_n_6
    SLICE_X46Y133        FDCE                                         r  cnt_time_reg[1]/D
  -------------------------------------------------------------------    -------------------





