Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Mon Jun 20 12:49:37 2016
| Host             : GonzaloUC3M running 64-bit major release  (build 9200)
| Command          : report_power -file top_design_wrapper_power_routed.rpt -pb top_design_wrapper_power_summary_routed.pb -rpx top_design_wrapper_power_routed.rpx
| Design           : top_design_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.730 |
| Dynamic (W)              | 1.596 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.1  |
| Junction Temperature (C) | 44.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        3 |       --- |             --- |
| Slice Logic             |     0.008 |     5224 |       --- |             --- |
|   LUT as Logic          |     0.007 |     1851 |     17600 |           10.52 |
|   Register              |    <0.001 |     2387 |     35200 |            6.78 |
|   CARRY4                |    <0.001 |       77 |      4400 |            1.75 |
|   F7/F8 Muxes           |    <0.001 |       34 |     17600 |            0.19 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       69 |      6000 |            1.15 |
|   Others                |     0.000 |      392 |       --- |             --- |
| Signals                 |     0.011 |     4270 |       --- |             --- |
| Block RAM               |     0.004 |        1 |        60 |            1.67 |
| DSPs                    |     0.006 |        8 |        80 |           10.00 |
| I/O                     |     0.002 |        8 |       100 |            8.00 |
| PS7                     |     1.556 |        1 |       --- |             --- |
| Static Power            |     0.134 |          |           |                 |
| Total                   |     1.730 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.037 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------------+-----------------+
| Clock      | Domain                                                        | Constraint (ns) |
+------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0 | top_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| top_design_wrapper                                             |     1.596 |
|   top_design_i                                                 |     1.593 |
|     Dig_compensator_0                                          |     0.030 |
|       U0                                                       |     0.030 |
|         Dig_compensator_AXILiteS_s_axi_U                       |     0.006 |
|           int_params_coef                                      |     0.004 |
|         Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0    |     0.007 |
|           Dig_compensator_ap_faddfsub_3_full_dsp_32_u          |     0.006 |
|             U0                                                 |     0.006 |
|               i_synth                                          |     0.006 |
|                 ADDSUB_OP.ADDSUB                               |     0.006 |
|                   SPEED_OP.DSP.OP                              |     0.006 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                       DSP2                                     |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |     0.000 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.EXP                           |     0.002 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |     0.001 |
|                       FULL_USAGE_DSP.LOD                       |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                 |     0.001 |
|         Dig_compensator_fcmp_32ns_32ns_1_1_U4                  |    <0.001 |
|           Dig_compensator_ap_fcmp_0_no_dsp_32_u                |    <0.001 |
|             U0                                                 |    <0.001 |
|               i_synth                                          |    <0.001 |
|                 COMP_OP.SPD.OP                                 |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                        |    <0.001 |
|                     WIDE_AND                                   |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                 |    <0.001 |
|                     CARRY_ZERO_DET                             |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET               |    <0.001 |
|                     WIDE_NOR                                   |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                        |    <0.001 |
|                     C_CHAIN                                    |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                 |    <0.001 |
|                     CARRY_ZERO_DET                             |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET               |    <0.001 |
|                     WIDE_NOR                                   |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                  |    <0.001 |
|                     CARRY_ZERO_DET                             |    <0.001 |
|         Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1         |     0.005 |
|           Dig_compensator_ap_fmul_2_max_dsp_32_u               |     0.004 |
|             U0                                                 |     0.004 |
|               i_synth                                          |     0.004 |
|                 MULT.OP                                        |     0.004 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |     0.002 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2         |     0.005 |
|           Dig_compensator_ap_fmul_2_max_dsp_32_u               |     0.004 |
|             U0                                                 |     0.004 |
|               i_synth                                          |     0.004 |
|                 MULT.OP                                        |     0.004 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |     0.001 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         Dig_compensator_sitofp_32ns_32_6_U3                    |     0.002 |
|           Dig_compensator_ap_sitofp_4_no_dsp_32_u              |     0.002 |
|             U0                                                 |     0.002 |
|               i_synth                                          |     0.002 |
|                 FIX_TO_FLT_OP.SPD.OP                           |     0.002 |
|                   EXP                                          |    <0.001 |
|                     ZERO_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                      |    <0.001 |
|                     Q_DEL                                      |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   LZE                                          |    <0.001 |
|                     ENCODE[0].DIST_DEL                         |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     ENCODE[1].DIST_DEL                         |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     ENCODE[1].MUX_0                            |    <0.001 |
|                       OP_DEL                                   |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     ZERO_DET_CC_1                              |    <0.001 |
|                     ZERO_DET_CC_2.CC                           |    <0.001 |
|                   NEED_Z_DET.Z_DET                             |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                        |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     Z_C_DEL                                    |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   NORM_SHIFT                                   |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                      |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   OP                                           |    <0.001 |
|                   ROUND                                        |    <0.001 |
|                     LOGIC.RND1                                 |    <0.001 |
|                     LOGIC.RND2                                 |    <0.001 |
|                     RND_BIT_GEN                                |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1      |    <0.001 |
|                   Z_C_DEL                                      |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|     ad7476_IF_0                                                |    <0.001 |
|       U0                                                       |    <0.001 |
|     dPWM_0                                                     |    <0.001 |
|       U0                                                       |    <0.001 |
|     processing_system7_0                                       |     1.557 |
|       inst                                                     |     1.557 |
|     processing_system7_0_axi_periph                            |     0.005 |
|       s00_couplers                                             |     0.004 |
|         auto_pc                                                |     0.004 |
|           inst                                                 |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s               |     0.004 |
|               RD.ar_channel_0                                  |    <0.001 |
|                 ar_cmd_fsm_0                                   |    <0.001 |
|                 cmd_translator_0                               |    <0.001 |
|                   incr_cmd_0                                   |    <0.001 |
|                   wrap_cmd_0                                   |    <0.001 |
|               RD.r_channel_0                                   |    <0.001 |
|                 rd_data_fifo_0                                 |    <0.001 |
|                 transaction_fifo_0                             |    <0.001 |
|               SI_REG                                           |     0.002 |
|                 ar_pipe                                        |    <0.001 |
|                 aw_pipe                                        |    <0.001 |
|                 b_pipe                                         |    <0.001 |
|                 r_pipe                                         |    <0.001 |
|               WR.aw_channel_0                                  |    <0.001 |
|                 aw_cmd_fsm_0                                   |    <0.001 |
|                 cmd_translator_0                               |    <0.001 |
|                   incr_cmd_0                                   |    <0.001 |
|                   wrap_cmd_0                                   |    <0.001 |
|               WR.b_channel_0                                   |    <0.001 |
|                 bid_fifo_0                                     |    <0.001 |
|                 bresp_fifo_0                                   |    <0.001 |
|       xbar                                                     |    <0.001 |
|         inst                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                             |    <0.001 |
|             addr_arbiter_inst                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                       |    <0.001 |
|             reg_slice_r                                        |    <0.001 |
|             splitter_ar                                        |    <0.001 |
|             splitter_aw                                        |    <0.001 |
|     rst_processing_system7_0_100M                              |    <0.001 |
|       U0                                                       |    <0.001 |
|         EXT_LPF                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                            |    <0.001 |
|         SEQ                                                    |    <0.001 |
|           SEQ_COUNTER                                          |    <0.001 |
|     system_controller_0                                        |    <0.001 |
|       U0                                                       |    <0.001 |
|         system_controller_v3_0_S00_AXI_inst                    |    <0.001 |
|           system_controller_core0                              |    <0.001 |
+----------------------------------------------------------------+-----------+


