
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001197                       # Number of seconds simulated
sim_ticks                                  1196950962                       # Number of ticks simulated
final_tick                               449092030602                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206407                       # Simulator instruction rate (inst/s)
host_op_rate                                   264731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36831                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342388                       # Number of bytes of host memory used
host_seconds                                 32498.50                       # Real time elapsed on the host
sim_insts                                  6707914192                       # Number of instructions simulated
sim_ops                                    8603372594                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        23936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        44672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        24064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        77824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        78592                       # Number of bytes read from this memory
system.physmem.bytes_read::total               332544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       167424                       # Number of bytes written to this memory
system.physmem.bytes_written::total            167424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          196                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          349                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          608                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          614                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2598                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1308                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1308                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2780398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20959923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1497137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19997478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1497137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19997478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2887336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37321496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1497137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20104416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2566521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     65018537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2780398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10586900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2673460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     65660167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               277825918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2780398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1497137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1497137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2887336                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1497137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2566521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2780398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2673460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18179525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         139875405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              139875405                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         139875405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2780398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20959923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1497137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19997478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1497137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19997478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2887336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37321496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1497137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20104416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2566521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     65018537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2780398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10586900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2673460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     65660167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              417701323                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221450                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196086                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19115                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141530                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137748                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13657                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          647                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2303054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1255432                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221450                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151405                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278041                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62273                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         35563                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140507                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2659696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.786908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2381655     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41211      1.55%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21572      0.81%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40440      1.52%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13503      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37420      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6052      0.23%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10475      0.39%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107368      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2659696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077150                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437374                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2225535                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       113893                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277327                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          318                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42617                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21973                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1410447                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1765                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42617                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2234095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          74787                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        15331                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270664                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        22196                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1407748                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1100                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        20132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1851944                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6387809                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6387809                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          373852                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            39923                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       247879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          257                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9374                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1398512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1300864                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1231                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       266030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       560190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2659696                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.489103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.106052                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2087832     78.50%     78.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       189732      7.13%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179875      6.76%     92.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110586      4.16%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58281      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15047      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17527      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          425      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          391      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2659696                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2380     58.08%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           942     22.99%     81.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          776     18.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023491     78.68%     78.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10473      0.81%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224797     17.28%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42008      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1300864                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453202                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4098                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003150                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5266752                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1664767                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1304962                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1158                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52581                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1684                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42617                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          36874                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2859                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1398725                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           63                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       247879                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42571                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20269                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282228                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221193                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18635                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263177                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194476                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41984                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446709                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266450                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265901                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           764981                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1689434                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441021                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452803                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       269123                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2617079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431655                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2194715     83.86%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166805      6.37%     90.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106655      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33243      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55263      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11177      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7210      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6455      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35556      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2617079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35556                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3980307                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2840259                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 210691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.870384                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.870384                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348385                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348385                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5949107                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1655660                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486685                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          232559                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       190945                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24789                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        96065                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           89583                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23308                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2231928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1327679                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             232559                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       112891                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               290945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70597                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         66597                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           139163                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24493                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2634894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.969142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2343949     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           30767      1.17%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37015      1.40%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19715      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22276      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12937      0.49%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8846      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22564      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          136825      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2634894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081020                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462544                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2213433                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        85728                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           288311                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2370                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45043                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37340                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1618343                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45043                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2217408                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21513                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        53926                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           286785                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10211                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1616114                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2293                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2249866                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7522358                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7522358                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1891829                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          358037                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29345                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       153780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1884                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17072                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1612162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1514215                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1687                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       217661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       507102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2634894                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1996571     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       257464      9.77%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       137669      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        95448      3.62%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83031      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42246      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10627      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6751      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5087      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2634894                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            409     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1431     42.72%     54.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1510     45.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1269168     83.82%     83.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23660      1.56%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       138780      9.17%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        82422      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1514215                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527530                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3350                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002212                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5668361                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1830273                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1487945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1517565                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3599                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28501                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1913                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45043                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16478                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1432                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1612582                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       153780                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83121                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14228                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28038                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1490570                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       130481                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23645                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              212866                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          207842                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82385                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519292                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1488032                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1487945                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           886542                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2320161                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.518378                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1111013                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1362775                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       249851                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24769                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2589851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.343997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2032670     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       258599      9.99%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       108548      4.19%     92.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        64747      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        44830      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29051      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15458      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12068      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23880      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2589851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1111013                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1362775                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                206487                       # Number of memory references committed
system.switch_cpus1.commit.loads               125279                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            194846                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1228741                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27709                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23880                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4178597                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3270300                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 235493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1111013                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1362775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1111013                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.583576                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.583576                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387060                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387060                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6723632                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2068882                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1509945                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          233793                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       191928                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        24647                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        95801                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           89632                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           23415                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1088                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2230550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1332829                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             233793                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       113047                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               291806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          70747                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         64002                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           138961                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2632079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.619186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.974356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2340273     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           31120      1.18%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           36717      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           19568      0.74%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           22339      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           13078      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            8836      0.34%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           22458      0.85%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          137690      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2632079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081450                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464338                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2211819                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        83383                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           289052                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2476                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         45340                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        37592                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1624624                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2124                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         45340                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2215871                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          26192                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        46458                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           287515                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        10695                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1622394                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2598                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      2257494                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7549868                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7549868                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1894937                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          362557                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          408                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            30472                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       154724                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        83425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1966                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17265                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1618275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1518754                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2059                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       221313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       516551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2632079                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577017                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267821                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1992532     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       257051      9.77%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       138506      5.26%     90.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        95643      3.63%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        83247      3.16%     97.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        42615      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        10778      0.41%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6625      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         5082      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2632079                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            412     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1496     43.86%     55.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1503     44.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1272460     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23734      1.56%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       139608      9.19%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        82767      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1518754                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.529111                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3411                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002246                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5675057                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1840029                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1492083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1522165                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3719                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        29265                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2113                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         45340                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          20695                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1518                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1618686                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       154724                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        83425                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        13677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        27982                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1495075                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       131107                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        23679                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              213838                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          208628                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             82731                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.520862                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1492166                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1492083                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           888115                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2325353                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.519819                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381927                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1112785                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1364939                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       253798                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        24622                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2586739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527668                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.346418                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2028947     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       258871     10.01%     88.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       108797      4.21%     92.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        64632      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44765      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        29101      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        15466      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        12063      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24097      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2586739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1112785                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1364939                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                206771                       # Number of memory references committed
system.switch_cpus2.commit.loads               125459                       # Number of loads committed
system.switch_cpus2.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            195172                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1230666                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27748                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24097                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4181379                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3282819                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 238308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1112785                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1364939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1112785                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.579462                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.579462                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.387678                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.387678                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6742302                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2074217                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1515644                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          223909                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       201638                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        13733                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        86754                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           78028                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12203                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          601                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2358451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1404826                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             223909                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        90231                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               276992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          43697                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         53163                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           137276                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        13613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2718241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.607198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.939172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2441249     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9636      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20148      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            8199      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           45352      1.67%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           40741      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7955      0.29%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16549      0.61%     95.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          128412      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2718241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078007                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.489420                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2344721                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        67349                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           275820                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          934                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         29408                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        19804                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1647115                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         29408                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2347804                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          45361                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13755                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           273801                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8103                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1645016                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3103                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3148                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1939066                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7742218                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7742218                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1678143                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          260900                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          198                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22838                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       385182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       193373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1785                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9309                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1639203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1563506                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1113                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       150134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       366680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2718241                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.372460                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2162236     79.55%     79.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       167059      6.15%     85.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       136490      5.02%     90.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        58989      2.17%     92.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74675      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        72316      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        41127      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3334      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2015      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2718241                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3938     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         30637     86.35%     97.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          906      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       984290     62.95%     62.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        13539      0.87%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       373028     23.86%     87.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       192557     12.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1563506                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.544702                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              35481                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022693                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5881843                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1789601                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1547721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1598987                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2656                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        19197                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2018                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         29408                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          41157                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2040                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1639408                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       385182                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       193373                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         7214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        15809                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1550829                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       371510                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        12673                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              564019                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          202930                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            192509                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.540286                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1547860                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1547721                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           836966                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1652649                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.539203                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506439                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1246317                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1464617                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       174920                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        13787                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2688833                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.544704                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.366952                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2157002     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       194474      7.23%     87.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91199      3.39%     90.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        89876      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        24220      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       104562      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7945      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5683      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        13872      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2688833                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1246317                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1464617                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                557329                       # Number of memory references committed
system.switch_cpus3.commit.loads               365976                       # Number of loads committed
system.switch_cpus3.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            193480                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1302327                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        13872                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4314485                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3308522                       # The number of ROB writes
system.switch_cpus3.timesIdled                  53397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 152146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1246317                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1464617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1246317                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.303095                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.303095                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.434198                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.434198                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7658831                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1802206                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1951759                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          232546                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       190935                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24787                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        96061                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           89579                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23307                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2231814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1327623                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             232546                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       112886                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               290933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          70593                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         66562                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           139156                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2634731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2343798     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           30766      1.17%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           37013      1.40%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           19714      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           22275      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           12936      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            8846      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           22564      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          136819      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2634731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081016                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462524                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2213304                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        85706                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           288300                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2371                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         45041                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        37337                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1618287                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         45041                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2217279                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          21431                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        53979                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           286774                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        10219                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1616065                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2294                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      2249789                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7522144                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7522144                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1891730                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          358038                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            29374                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       153777                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        83121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1884                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17072                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1612099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1514162                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1687                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       217655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       507017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2634731                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.574693                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.265638                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1996424     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       257478      9.77%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137638      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        95453      3.62%     94.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        83031      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        42242      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        10627      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6751      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         5087      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2634731                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            409     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1431     42.70%     54.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1511     45.09%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1269115     83.82%     83.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23661      1.56%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.39% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.39% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.39% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.39% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       138777      9.17%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        82424      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1514162                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527511                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3351                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002213                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5668093                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1830204                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1487898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1517513                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3610                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        28501                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1913                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         45041                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          16383                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1433                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1612519                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       153777                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        83121                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28036                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1490518                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       130477                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        23644                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              212866                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          207829                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             82389                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.519274                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1487985                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1487898                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           886517                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2320081                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.518361                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382106                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1110955                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1362712                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       249838                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24767                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2589690                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526207                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.344059                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2032557     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       258579      9.98%     88.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       108526      4.19%     92.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        64747      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44822      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        29046      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        15459      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        12064      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23890      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2589690                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1110955                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1362712                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                206484                       # Number of memory references committed
system.switch_cpus4.commit.loads               125276                       # Number of loads committed
system.switch_cpus4.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            194833                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1228688                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        27708                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23890                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4178350                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3270159                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 235656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1110955                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1362712                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1110955                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.583711                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.583711                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.387040                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.387040                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6723426                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2068805                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1509894                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          224782                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       183339                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        23387                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        91653                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           86034                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22297                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1015                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2171039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1327214                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             224782                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       108331                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               272404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          73572                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         73863                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           135286                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        23433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2566622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.994641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2294218     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14534      0.57%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           22870      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           34123      1.33%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           14528      0.57%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           17059      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           17806      0.69%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           12226      0.48%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          139258      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2566622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078311                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462382                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2143417                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       102314                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           270311                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1649                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         48928                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        36410                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          390                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1607663                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         48928                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2148966                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          48198                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        37021                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           266586                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        16920                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1604248                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          879                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3361                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         8594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1112                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2194611                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7476987                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7476987                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1809300                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          385311                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            48876                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       162106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        89429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4618                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        18734                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1598700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1491060                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2267                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       245953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       571960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2566622                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580943                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.264340                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1930513     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       258097     10.06%     85.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       143165      5.58%     90.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        93556      3.65%     94.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        85333      3.32%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26213      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18946      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6500      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4299      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2566622                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            393     10.43%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.43% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1642     43.59%     54.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1732     45.98%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1228002     82.36%     82.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        27379      1.84%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       147728      9.91%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        87786      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1491060                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.519463                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3767                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002526                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5554776                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1845081                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1463721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1494827                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6980                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        33760                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5477                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1152                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         48928                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          34662                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2138                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1599060                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          670                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       162106                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        89429                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        14397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        27095                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1469343                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       139756                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21717                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              227383                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          199862                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             87627                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.511897                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1463865                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1463721                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           865576                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2197335                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.509939                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.393921                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1084598                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1322602                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       277660                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23813                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2517694                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.525323                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.376218                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1981650     78.71%     78.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       255423     10.15%     88.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       105962      4.21%     93.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        54250      2.15%     95.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40356      1.60%     96.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        23048      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        14246      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11707      0.46%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31052      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2517694                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1084598                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1322602                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                212298                       # Number of memory references committed
system.switch_cpus5.commit.loads               128346                       # Number of loads committed
system.switch_cpus5.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            184007                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1195386                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25783                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31052                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4086891                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3249465                       # The number of ROB writes
system.switch_cpus5.timesIdled                  38702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 303765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1084598                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1322602                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1084598                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.646499                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.646499                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.377858                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.377858                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6667452                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1999846                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1523919                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2870385                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          259613                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       216249                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        25368                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       102268                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           92832                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           27597                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1189                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2257412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1426063                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             259613                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       120429                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               296249                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          71404                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         69418                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           141722                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2668880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.657252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.036066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2372631     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           17890      0.67%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           22624      0.85%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           36216      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           14845      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           19523      0.73%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           22630      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10602      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          151919      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2668880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090445                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.496819                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2244098                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        84302                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           294712                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          175                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         45587                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        39248                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1742165                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         45587                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2246913                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           7323                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        70282                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           292040                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6730                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1730353                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           935                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4600                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2417826                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      8043253                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      8043253                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1990185                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          427641                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          414                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          216                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24594                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       163632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        83808                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          966                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        18975                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1687618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1607317                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1986                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       225834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       477148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2668880                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.602244                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.324064                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1988575     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       309690     11.60%     86.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       126716      4.75%     90.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        71914      2.69%     93.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        95579      3.58%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        30346      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        29245      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        15583      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1232      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2668880                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          11178     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1565     11.03%     89.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1445     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1354250     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21754      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          197      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       147772      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        83344      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1607317                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559966                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              14188                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008827                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5899688                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1913889                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1563776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1621505                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1254                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        34363                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1720                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         45587                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           5553                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          721                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1688036                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       163632                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        83808                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          217                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        14450                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14556                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        29006                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1578469                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       145035                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        28848                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              228345                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          222606                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             83310                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549915                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1563816                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1563776                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           936781                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2517690                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544797                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372080                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1157556                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1426117                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       261938                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          401                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        25375                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2623293                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543636                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362962                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2019102     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       306558     11.69%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       111230      4.24%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        55056      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        50648      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        21323      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        21131      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10022      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28223      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2623293                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1157556                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1426117                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                211357                       # Number of memory references committed
system.switch_cpus6.commit.loads               129269                       # Number of loads committed
system.switch_cpus6.commit.membars                200                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            206636                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1283985                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        29412                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28223                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4283112                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3421704                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 201505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1157556                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1426117                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1157556                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.479694                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.479694                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403276                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403276                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7099623                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2187474                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1609494                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           400                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2870387                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          224144                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       182779                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23565                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        91643                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           85797                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           22309                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1033                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2173668                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1324231                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             224144                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       108106                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               271791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          73856                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         74271                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           135585                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        23641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2569150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.626066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.991361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2297359     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           14407      0.56%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           23044      0.90%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           34081      1.33%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           14422      0.56%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           17009      0.66%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           17648      0.69%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           12342      0.48%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          138838      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2569150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078088                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461342                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2146062                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       102660                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           269773                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1618                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         49034                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        36349                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          388                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1603808                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         49034                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2151636                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          47462                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        37713                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           265979                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        17323                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1600701                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3354                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         8551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1507                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2189795                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7461383                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7461383                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1805329                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          384418                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          188                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            48931                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       161770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        89234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         4565                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        18911                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1595447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          355                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1488129                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2274                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       245903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       569895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2569150                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579230                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.262735                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1933901     75.27%     75.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       258446     10.06%     85.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       142324      5.54%     90.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        93444      3.64%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        85206      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        26145      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18906      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6506      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4272      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2569150                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            398     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1618     43.35%     54.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1716     45.98%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1225605     82.36%     82.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        27351      1.84%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       147401      9.91%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        87607      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1488129                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.518442                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3732                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002508                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5551413                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1841777                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1460948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1491861                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6910                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        33663                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         5427                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1125                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         49034                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          34247                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2152                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1595807                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       161770                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        89234                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          189                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        27283                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1466640                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       139631                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        21488                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              227087                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          199329                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             87456                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.510955                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1461104                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1460948                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           864007                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2192685                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.508972                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394041                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1082311                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1319794                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       276982                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23994                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2520116                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.523704                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.373579                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1984658     78.75%     78.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       255393     10.13%     88.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       105803      4.20%     93.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        54198      2.15%     95.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        40298      1.60%     96.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        23058      0.91%     97.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        14094      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        11757      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        30857      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2520116                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1082311                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1319794                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                211911                       # Number of memory references committed
system.switch_cpus7.commit.loads               128104                       # Number of loads committed
system.switch_cpus7.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            183596                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1192876                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25731                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        30857                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4086022                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3242630                       # The number of ROB writes
system.switch_cpus7.timesIdled                  38837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 301237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1082311                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1319794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1082311                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.652091                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.652091                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.377061                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.377061                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6656217                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1995790                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1520653                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           332                       # number of misc regfile writes
system.l2.replacements                           2604                       # number of replacements
system.l2.tagsinuse                      32748.753428                       # Cycle average of tags in use
system.l2.total_refs                          1401431                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35355                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.638835                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2030.601388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.471453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     98.374544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.816673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    101.882334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.817556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    102.922250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     25.807259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    177.016215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.817985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    105.468036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.041233                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    263.424245                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     18.159016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     51.411930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.031391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    266.956140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4020.063596                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3338.207989                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3311.131121                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4320.907534                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3352.768882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4517.619036                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2025.664001                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4516.371618                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.061969                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000788                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.005402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.003219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000703                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.008039                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001569                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.008147                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.122683                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.101874                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.101048                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.131864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.102318                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.137867                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.061818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.137829                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999413                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          440                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          427                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          427                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          590                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          426                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          699                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4040                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2396                       # number of Writeback hits
system.l2.Writeback_hits::total                  2396                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          702                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4055                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          443                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          427                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          427                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          593                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          426                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          683                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          348                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          702                       # number of overall hits
system.l2.overall_hits::total                    4055                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          196                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          349                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          524                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          535                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2432                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 166                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          608                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          614                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2598                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          196                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          187                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          187                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          349                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          188                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          608                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          614                       # number of overall misses
system.l2.overall_misses::total                  2598                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4059331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29130126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2188692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     28321021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2169361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     28111396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4139149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     52172524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1944113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     28077672                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3569520                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     79029035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3751112                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     15039654                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3701843                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     81024875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       366429424                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       141794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       137393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       134767                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data     12563227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data     11907807                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24884988                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4059331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29130126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2188692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     28462815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2169361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     28248789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4139149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     52172524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1944113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     28212439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3569520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     91592262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3751112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     15039654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3701843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     92932682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        391314412                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4059331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29130126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2188692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     28462815                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2169361                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     28248789                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4139149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     52172524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1944113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     28212439                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3569520                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     91592262                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3751112                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     15039654                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3701843                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     92932682                       # number of overall miss cycles
system.l2.overall_miss_latency::total       391314412                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          636                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         1234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6472                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2396                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2396                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               181                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          942                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1291                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6653                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          942                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1291                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6653                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.308176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.303426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.303426                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.371672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.305057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.435216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.222973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.433549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.375773                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.963415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917127                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.306729                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.304560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.304560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.370488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.306189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.470953                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.221477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.466565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.390501                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.306729                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.304560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.304560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.370488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.306189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.470953                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.221477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.466565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.390501                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 156128.115385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 148623.091837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156335.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152263.553763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154954.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151136.537634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 153301.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149491.472779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 138865.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150147.978610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst       148730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150818.769084                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 144273.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151915.696970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148073.720000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151448.364486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150669.993421                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       141794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       137393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       134767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 149562.226190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 150731.734177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149909.566265                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 156128.115385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 148623.091837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156335.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152207.566845                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154954.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151063.042781                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 153301.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149491.472779                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 138865.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150066.164894                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst       148730                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150645.167763                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 144273.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151915.696970                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148073.720000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151356.159609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150621.405697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 156128.115385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 148623.091837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156335.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152207.566845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154954.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151063.042781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 153301.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149491.472779                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 138865.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150066.164894                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst       148730                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150645.167763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 144273.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151915.696970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148073.720000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151356.159609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150621.405697                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1308                       # number of writebacks
system.l2.writebacks::total                      1308                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          196                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          349                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2432                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           84                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            166                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2598                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2545670                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17714342                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1375039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17501285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1356126                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     17280815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2564751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     31844330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1128678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     17190297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2173170                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     48523769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2237585                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      9272301                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2249201                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     49880050                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    224837409                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        83441                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        79271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data        76352                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      7669318                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      7303273                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15211655                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2545670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     17714342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1375039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17584726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1356126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     17360086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2564751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     31844330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1128678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     17266649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2173170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     56193087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2237585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      9272301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2249201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     57183323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    240049064                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2545670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     17714342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1375039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17584726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1356126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     17360086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2564751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     31844330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1128678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     17266649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2173170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     56193087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2237585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      9272301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2249201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     57183323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    240049064                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.308176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.303426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.303426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.371672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.305057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.435216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.222973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.433549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.375773                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.965517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.963415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917127                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.306729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.304560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.304560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.370488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.306189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.470953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.221477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.466565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.390501                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.306729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.304560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.304560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.370488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.306189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.470953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.221477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.466565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.390501                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97910.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90379.295918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98217.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94092.930108                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96866.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92907.607527                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94990.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91244.498567                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 80619.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91926.721925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90548.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92602.612595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 86060.961538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93659.606061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89968.040000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93233.738318                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92449.592516                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        83441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        79271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        76352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 91301.404762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 92446.493671                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91636.475904                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97910.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 90379.295918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98217.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94035.967914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96866.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92834.684492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94990.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91244.498567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 80619.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91843.877660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90548.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92422.840461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 86060.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93659.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89968.040000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93132.447883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92397.638183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97910.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 90379.295918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98217.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94035.967914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96866.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92834.684492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94990.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91244.498567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 80619.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91843.877660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90548.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92422.840461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 86060.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93659.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89968.040000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93132.447883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92397.638183                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.470615                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172671                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1354102.294224                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.735011                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.735604                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025216                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844128                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869344                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140474                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140474                       # number of overall hits
system.cpu0.icache.overall_hits::total         140474                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5234059                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5234059                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5234059                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5234059                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5234059                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5234059                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140507                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140507                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140507                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140507                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000235                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158607.848485                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158607.848485                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158607.848485                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158607.848485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158607.848485                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158607.848485                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4410041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4410041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4410041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4410041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4410041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4410041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163334.851852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163334.851852                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163334.851852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163334.851852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163334.851852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163334.851852                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   639                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130823                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   895                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191207.623464                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.183533                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.816467                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.606186                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.393814                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201150                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241819                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241819                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241819                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241819                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2140                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2155                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2155                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2155                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2155                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    218136451                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    218136451                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1268197                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1268197                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    219404648                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    219404648                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    219404648                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    219404648                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       243974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       243974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       243974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       243974                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010527                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101932.921028                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101932.921028                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84546.466667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84546.466667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101811.901624                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101811.901624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101811.901624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101811.901624                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu0.dcache.writebacks::total               88                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1504                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1504                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1516                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1516                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          636                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60401447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60401447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60593747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60593747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60593747                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60593747                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94970.828616                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94970.828616                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94825.895149                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94825.895149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94825.895149                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94825.895149                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.815928                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845324174                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704282.608871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.815928                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022141                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794577                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139146                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139146                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139146                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139146                       # number of overall hits
system.cpu1.icache.overall_hits::total         139146                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2780878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2780878                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2780878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2780878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2780878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2780878                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       139163                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       139163                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       139163                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       139163                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       139163                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       139163                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000122                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163581.058824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163581.058824                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163581.058824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163581.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163581.058824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163581.058824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2431698                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2431698                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2431698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2431698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2431698                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2431698                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173692.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173692.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173692.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173692.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173692.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173692.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   614                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132974896                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              152844.708046                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.509811                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.490189                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.689491                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.310509                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        95552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          95552                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        80724                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         80724                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       176276                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          176276                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       176276                       # number of overall hits
system.cpu1.dcache.overall_hits::total         176276                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2054                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2139                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2139                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2139                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2139                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    248764550                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    248764550                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     11277291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11277291                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    260041841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    260041841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    260041841                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    260041841                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        80809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        80809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       178415                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       178415                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       178415                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       178415                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021044                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021044                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001052                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011989                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011989                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011989                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011989                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 121112.244401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 121112.244401                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 132674.011765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 132674.011765                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 121571.688172                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121571.688172                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 121571.688172                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121571.688172                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          234                       # number of writebacks
system.cpu1.dcache.writebacks::total              234                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1441                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1525                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          614                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     59070996                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     59070996                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       150094                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       150094                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     59221090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     59221090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     59221090                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     59221090                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003441                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003441                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96363.778140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96363.778140                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       150094                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       150094                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 96451.286645                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96451.286645                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 96451.286645                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96451.286645                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.816806                       # Cycle average of tags in use
system.cpu2.icache.total_refs               845323972                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1704282.201613                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.816806                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022142                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794578                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       138944                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         138944                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       138944                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          138944                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       138944                       # number of overall hits
system.cpu2.icache.overall_hits::total         138944                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2697044                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2697044                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2697044                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2697044                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2697044                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2697044                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       138961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       138961                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       138961                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       138961                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       138961                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       138961                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000122                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000122                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158649.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158649.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158649.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158649.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158649.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158649.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2373792                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2373792                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2373792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2373792                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2373792                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2373792                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169556.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169556.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169556.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169556.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169556.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169556.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   614                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               132975423                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              152845.313793                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   176.307462                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    79.692538                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.688701                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.311299                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        95972                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          95972                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        80828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         80828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          196                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          186                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       176800                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          176800                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       176800                       # number of overall hits
system.cpu2.dcache.overall_hits::total         176800                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2081                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2081                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           85                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2166                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2166                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2166                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2166                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    249395966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    249395966                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     11365963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     11365963                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    260761929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    260761929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    260761929                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    260761929                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        98053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        98053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        80913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        80913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       178966                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       178966                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       178966                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       178966                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021223                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021223                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001051                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001051                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012103                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012103                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012103                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012103                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119844.289284                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119844.289284                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 133717.211765                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 133717.211765                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120388.702216                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120388.702216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120388.702216                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120388.702216                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          230                       # number of writebacks
system.cpu2.dcache.writebacks::total              230                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1468                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           84                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1552                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1552                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1552                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1552                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          613                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          614                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          614                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     58853760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     58853760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       145693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       145693                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     58999453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58999453                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     58999453                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58999453                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006252                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006252                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003431                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003431                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003431                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003431                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96009.396411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96009.396411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       145693                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       145693                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96090.314332                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96090.314332                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96090.314332                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96090.314332                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               568.804766                       # Cycle average of tags in use
system.cpu3.icache.total_refs               868085192                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1520289.302977                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    26.763805                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.040961                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.042891                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868655                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.911546                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       137234                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         137234                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       137234                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          137234                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       137234                       # number of overall hits
system.cpu3.icache.overall_hits::total         137234                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6175662                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6175662                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6175662                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6175662                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6175662                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6175662                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       137276                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       137276                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       137276                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       137276                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       137276                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       137276                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000306                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000306                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000306                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000306                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000306                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000306                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 147039.571429                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 147039.571429                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 147039.571429                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 147039.571429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 147039.571429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 147039.571429                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4476523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4476523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4476523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4476523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4476523                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4476523                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159875.821429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159875.821429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159875.821429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159875.821429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159875.821429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159875.821429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   942                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               332277929                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1198                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              277360.541736                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   106.679069                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   149.320931                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.416715                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.583285                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       350740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         350740                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       191147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        191147                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           96                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           94                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       541887                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          541887                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       541887                       # number of overall hits
system.cpu3.dcache.overall_hits::total         541887                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3294                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           10                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3304                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3304                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3304                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3304                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    369608253                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    369608253                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       781526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       781526                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    370389779                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    370389779                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    370389779                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    370389779                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       354034                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       354034                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       191157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       191157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       545191                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       545191                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       545191                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       545191                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009304                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000052                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006060                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006060                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006060                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006060                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112206.512750                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112206.512750                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78152.600000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78152.600000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112103.444007                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112103.444007                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112103.444007                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112103.444007                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu3.dcache.writebacks::total              226                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2355                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2355                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2362                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2362                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2362                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2362                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          942                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          942                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          942                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          942                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     96316626                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     96316626                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       196516                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       196516                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     96513142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     96513142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     96513142                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     96513142                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002652                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002652                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001728                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001728                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001728                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001728                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 102573.616613                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102573.616613                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65505.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65505.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 102455.564756                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102455.564756                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 102455.564756                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 102455.564756                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.817251                       # Cycle average of tags in use
system.cpu4.icache.total_refs               845324167                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1704282.594758                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.817251                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022143                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794579                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       139139                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         139139                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       139139                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          139139                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       139139                       # number of overall hits
system.cpu4.icache.overall_hits::total         139139                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2467506                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2467506                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2467506                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2467506                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2467506                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2467506                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       139156                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       139156                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       139156                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       139156                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       139156                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       139156                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000122                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000122                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 145147.411765                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 145147.411765                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 145147.411765                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 145147.411765                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 145147.411765                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 145147.411765                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2143483                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2143483                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2143483                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2143483                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2143483                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2143483                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 153105.928571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 153105.928571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 153105.928571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 153105.928571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 153105.928571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 153105.928571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   614                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               132974881                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   870                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              152844.690805                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   176.497899                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    79.502101                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.689445                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.310555                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        95537                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          95537                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80724                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80724                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          193                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          186                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       176261                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          176261                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       176261                       # number of overall hits
system.cpu4.dcache.overall_hits::total         176261                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2054                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2054                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           85                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2139                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2139                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2139                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2139                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    247646647                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    247646647                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     11179184                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     11179184                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    258825831                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    258825831                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    258825831                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    258825831                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97591                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97591                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        80809                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        80809                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       178400                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       178400                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       178400                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       178400                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021047                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021047                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001052                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011990                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011990                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 120567.987829                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 120567.987829                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 131519.811765                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 131519.811765                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 121003.193548                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 121003.193548                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 121003.193548                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 121003.193548                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          230                       # number of writebacks
system.cpu4.dcache.writebacks::total              230                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1441                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1441                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           84                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1525                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1525                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1525                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1525                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          613                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          614                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          614                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     58866558                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     58866558                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       143067                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       143067                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     59009625                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     59009625                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     59009625                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     59009625                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006281                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006281                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003442                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003442                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003442                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003442                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96030.274062                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96030.274062                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data       143067                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total       143067                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96106.881107                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96106.881107                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96106.881107                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96106.881107                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               513.985409                       # Cycle average of tags in use
system.cpu5.icache.total_refs               849095702                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648729.518447                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.985409                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038438                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.823695                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       135254                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         135254                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       135254                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          135254                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       135254                       # number of overall hits
system.cpu5.icache.overall_hits::total         135254                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.cpu5.icache.overall_misses::total           32                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4864064                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4864064                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4864064                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4864064                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4864064                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4864064                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       135286                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       135286                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       135286                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       135286                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       135286                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       135286                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000237                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000237                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000237                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst       152002                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total       152002                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst       152002                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total       152002                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst       152002                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total       152002                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3945061                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3945061                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3945061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3945061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3945061                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3945061                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157802.440000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157802.440000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157802.440000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157802.440000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157802.440000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157802.440000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1291                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               141325341                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1547                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              91354.454428                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   201.882126                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    54.117874                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.788602                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.211398                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       102567                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         102567                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        82869                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         82869                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          168                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          166                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       185436                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          185436                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       185436                       # number of overall hits
system.cpu5.dcache.overall_hits::total         185436                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2862                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2862                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          636                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          636                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3498                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3498                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3498                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3498                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    361852103                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    361852103                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    111073252                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    111073252                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    472925355                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    472925355                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    472925355                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    472925355                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       105429                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       105429                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        83505                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        83505                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       188934                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       188934                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       188934                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       188934                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027146                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027146                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007616                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007616                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018514                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018514                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018514                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018514                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 126433.299441                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 126433.299441                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 174643.477987                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 174643.477987                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 135198.786449                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 135198.786449                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 135198.786449                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 135198.786449                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          639                       # number of writebacks
system.cpu5.dcache.writebacks::total              639                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1658                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1658                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          549                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          549                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2207                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2207                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2207                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2207                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1204                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1204                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1291                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1291                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1291                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1291                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    130665832                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    130665832                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     13520733                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13520733                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    144186565                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    144186565                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    144186565                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    144186565                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011420                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011420                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.001042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006833                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006833                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006833                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006833                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 108526.438538                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 108526.438538                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 155410.724138                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 155410.724138                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 111685.952750                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 111685.952750                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 111685.952750                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 111685.952750                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               474.142677                       # Cycle average of tags in use
system.cpu6.icache.total_refs               847782259                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1755242.772257                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    19.142677                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.030677                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.759844                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       141684                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         141684                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       141684                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          141684                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       141684                       # number of overall hits
system.cpu6.icache.overall_hits::total         141684                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.cpu6.icache.overall_misses::total           38                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5366454                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5366454                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5366454                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5366454                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5366454                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5366454                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       141722                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       141722                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       141722                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       141722                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       141722                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       141722                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000268                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000268                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000268                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000268                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000268                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000268                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 141222.473684                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 141222.473684                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 141222.473684                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 141222.473684                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 141222.473684                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 141222.473684                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4135023                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4135023                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4135023                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4135023                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4135023                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4135023                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 147679.392857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 147679.392857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 147679.392857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 147679.392857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 147679.392857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 147679.392857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   447                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               123769366                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   703                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              176058.842105                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   150.414000                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   105.586000                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.587555                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.412445                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       111177                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         111177                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        81674                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         81674                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          205                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          205                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          200                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       192851                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          192851                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       192851                       # number of overall hits
system.cpu6.dcache.overall_hits::total         192851                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1127                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1127                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1135                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1135                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1135                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1135                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    109257223                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    109257223                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       760157                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       760157                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    110017380                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    110017380                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    110017380                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    110017380                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       112304                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       112304                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        81682                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        81682                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       193986                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       193986                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       193986                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       193986                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010035                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010035                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000098                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005851                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005851                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005851                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005851                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96945.184561                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96945.184561                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 95019.625000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 95019.625000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96931.612335                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96931.612335                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96931.612335                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96931.612335                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu6.dcache.writebacks::total              100                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          683                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          683                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          688                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          688                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          444                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          447                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          447                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          447                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     38866728                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     38866728                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       217899                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       217899                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     39084627                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     39084627                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     39084627                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     39084627                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002304                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002304                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002304                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002304                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87537.675676                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87537.675676                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        72633                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        72633                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87437.644295                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87437.644295                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87437.644295                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87437.644295                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               514.975615                       # Cycle average of tags in use
system.cpu7.icache.total_refs               849096000                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1645534.883721                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.975615                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.040025                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.825281                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       135552                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         135552                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       135552                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          135552                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       135552                       # number of overall hits
system.cpu7.icache.overall_hits::total         135552                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.cpu7.icache.overall_misses::total           33                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4986569                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4986569                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4986569                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4986569                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4986569                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4986569                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       135585                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       135585                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       135585                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       135585                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       135585                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       135585                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000243                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000243                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000243                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000243                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000243                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000243                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 151108.151515                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 151108.151515                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 151108.151515                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 151108.151515                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 151108.151515                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 151108.151515                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4079377                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4079377                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4079377                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4079377                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4079377                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4079377                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156899.115385                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156899.115385                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156899.115385                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156899.115385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156899.115385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156899.115385                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1316                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               141325156                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1572                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              89901.498728                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   202.483759                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    53.516241                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.790952                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.209048                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       102516                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         102516                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        82735                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         82735                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          168                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          166                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       185251                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          185251                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       185251                       # number of overall hits
system.cpu7.dcache.overall_hits::total         185251                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2954                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2954                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          625                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          625                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3579                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3579                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3579                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3579                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    373891103                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    373891103                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    107757627                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    107757627                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    481648730                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    481648730                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    481648730                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    481648730                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       105470                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       105470                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        83360                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        83360                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       188830                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       188830                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       188830                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       188830                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028008                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028008                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.007498                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007498                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.018954                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018954                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.018954                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018954                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 126571.124915                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 126571.124915                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 172412.203200                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 172412.203200                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 134576.342554                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 134576.342554                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 134576.342554                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 134576.342554                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          649                       # number of writebacks
system.cpu7.dcache.writebacks::total              649                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1720                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1720                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          543                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          543                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2263                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2263                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1234                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1234                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           82                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1316                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1316                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1316                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1316                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    133978002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    133978002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     12855496                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     12855496                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    146833498                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    146833498                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    146833498                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    146833498                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011700                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011700                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006969                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006969                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006969                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006969                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 108572.124797                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 108572.124797                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 156774.341463                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 156774.341463                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 111575.606383                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 111575.606383                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 111575.606383                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 111575.606383                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
