<stg><name>FFT_Stage2_vectorstreamIn_arrayOut_parametize</name>


<trans_list>

<trans id="238" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %m45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:18 %specperformance_ln523 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln523"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:19 %store_ln0 = store i8 0, i8 %m45

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln523 = br void %fpga_resource_hint.VITIS_LOOP_527_1.15

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:0 %m45_load = load i8 %m45

]]></Node>
<StgValue><ssdm name="m45_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %m45_load, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:7 %data_s1_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector

]]></Node>
<StgValue><ssdm name="data_s1_stream_vector_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:8 %trunc_ln526 = trunc i256 %data_s1_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln526"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:9 %trunc_ln526_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln526_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:10 %trunc_ln526_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln526_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:11 %trunc_ln526_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln526_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:12 %trunc_ln526_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln526_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:13 %trunc_ln526_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln526_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:14 %trunc_ln526_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln526_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:15 %trunc_ln526_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln526_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:16 %d0 = bitcast i32 %trunc_ln526

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:17 %d0_9 = bitcast i32 %trunc_ln526_7

]]></Node>
<StgValue><ssdm name="d0_9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:18 %d0_10 = bitcast i32 %trunc_ln526_8

]]></Node>
<StgValue><ssdm name="d0_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:19 %d0_11 = bitcast i32 %trunc_ln526_9

]]></Node>
<StgValue><ssdm name="d0_11"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:20 %d1_25 = bitcast i32 %trunc_ln526_s

]]></Node>
<StgValue><ssdm name="d1_25"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:21 %d1_26 = bitcast i32 %trunc_ln526_1

]]></Node>
<StgValue><ssdm name="d1_26"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:22 %d1 = bitcast i32 %trunc_ln526_2

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:23 %d1_27 = bitcast i32 %trunc_ln526_3

]]></Node>
<StgValue><ssdm name="d1_27"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:72 %m = add i8 %m45_load, i8 4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:73 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %m, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:74 %store_ln523 = store i8 %m, i8 %m45

]]></Node>
<StgValue><ssdm name="store_ln523"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:75 %br_ln523 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_527_1.15, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="78" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="86" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="102" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="110" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="118" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="126" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="134" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="142" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="150" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="158" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="166" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:25 %d2_real = fadd i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:26 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:29 %d2_imag = fadd i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:30 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:33 %d3_real = fsub i32 %d0, i32 %d1_25

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:34 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:37 %d3_imag = fsub i32 %d0_9, i32 %d1_26

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:38 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:41 %d2_real_6 = fadd i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d2_real_6"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:42 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_6, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:45 %d2_imag_6 = fsub i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_6"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:46 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_6, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:49 %d3_real_6 = fsub i32 %d0_10, i32 %d1_27

]]></Node>
<StgValue><ssdm name="d3_real_6"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:50 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_6, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:53 %d3_imag_6 = fadd i32 %d0_11, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_6"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:54 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_6, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:2 %speclooptripcount_ln523 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln523"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:3 %specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln523"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:4 %specperformance_ln524 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln524"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:6 %zext_ln523 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln523"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:24 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:27 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:28 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:31 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:32 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:35 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:36 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:39 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:40 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:43 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:44 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:47 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:48 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:51 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:52 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:55 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:56 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:58 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:59 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:60 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:62 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 0, i64 %zext_ln523

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:64 %store_ln539 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:65 %store_ln540 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:66 %store_ln541 = store i32 %d2_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:67 %store_ln542 = store i32 %d3_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:68 %store_ln539 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:69 %store_ln540 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln540"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:70 %store_ln541 = store i32 %d2_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_527_1.15:71 %store_ln542 = store i32 %d3_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
