// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_12_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [10:0] z_V_read;
output  [11:0] ap_return;
input   ap_ce;

wire   [11:0] add_ln101_6_fu_422_p2;
reg   [11:0] add_ln101_6_reg_1143;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [11:0] select_ln101_11_fu_512_p3;
reg   [11:0] select_ln101_11_reg_1148;
wire  signed [10:0] select_ln101_12_fu_520_p3;
reg  signed [10:0] select_ln101_12_reg_1153;
wire   [10:0] select_ln101_13_fu_528_p3;
reg   [10:0] select_ln101_13_reg_1158;
reg   [5:0] tmp_14_reg_1164;
reg   [5:0] tmp_15_reg_1169;
wire   [11:0] add_ln101_14_fu_835_p2;
reg   [11:0] add_ln101_14_reg_1174;
reg   [0:0] tmp_29_reg_1179;
wire   [11:0] select_ln101_24_fu_925_p3;
reg   [11:0] select_ln101_24_reg_1184;
wire   [10:0] select_ln101_25_fu_933_p3;
reg   [10:0] select_ln101_25_reg_1190;
reg   [1:0] tmp_30_reg_1196;
reg   [2:0] tmp_31_reg_1201;
wire  signed [10:0] z_V_read_cast_fu_114_p0;
wire    ap_block_pp0_stage0;
wire  signed [10:0] tmp_fu_118_p1;
wire   [0:0] tmp_fu_118_p3;
wire   [11:0] select_ln101_1_fu_126_p3;
wire  signed [11:0] z_V_read_cast_fu_114_p1;
wire   [11:0] add_ln101_fu_134_p2;
wire   [0:0] tmp_2_fu_180_p3;
wire   [11:0] add_ln101_1_fu_196_p2;
wire   [11:0] select_ln101_2_fu_188_p3;
wire   [0:0] tmp_1_fu_140_p3;
wire   [9:0] select_ln203_1_fu_156_p3;
wire   [9:0] select_ln203_3_fu_172_p3;
wire  signed [9:0] select_ln101_3_fu_208_p3;
wire   [8:0] select_ln203_fu_148_p3;
wire   [8:0] select_ln203_2_fu_164_p3;
wire   [8:0] select_ln101_4_fu_220_p3;
wire   [6:0] lshr_ln_fu_232_p4;
wire   [7:0] tmp_3_fu_246_p4;
wire   [11:0] add_ln101_2_fu_202_p2;
wire   [9:0] zext_ln1333_2_fu_228_p1;
wire  signed [9:0] sext_ln101_1_fu_256_p1;
wire  signed [10:0] sext_ln101_fu_216_p1;
wire   [10:0] zext_ln1333_fu_242_p1;
wire   [0:0] tmp_5_fu_292_p3;
wire   [11:0] add_ln101_3_fu_308_p2;
wire   [11:0] select_ln101_5_fu_300_p3;
wire   [0:0] tmp_4_fu_260_p3;
wire   [10:0] sub_ln203_fu_274_p2;
wire   [10:0] add_ln203_1_fu_286_p2;
wire   [9:0] add_ln203_fu_268_p2;
wire   [9:0] sub_ln203_1_fu_280_p2;
wire   [9:0] select_ln101_7_fu_328_p3;
wire   [6:0] tmp_6_fu_340_p4;
wire   [10:0] select_ln101_6_fu_320_p3;
wire   [7:0] tmp_7_fu_354_p4;
wire   [11:0] add_ln101_4_fu_314_p2;
wire   [10:0] zext_ln101_fu_336_p1;
wire  signed [10:0] sext_ln101_3_fu_364_p1;
wire   [10:0] zext_ln1333_1_fu_350_p1;
wire   [0:0] tmp_9_fu_400_p3;
wire   [11:0] add_ln101_5_fu_416_p2;
wire   [11:0] select_ln101_8_fu_408_p3;
wire   [0:0] tmp_8_fu_368_p3;
wire   [10:0] sub_ln203_2_fu_382_p2;
wire   [10:0] add_ln203_3_fu_394_p2;
wire   [10:0] add_ln203_2_fu_376_p2;
wire   [10:0] sub_ln203_3_fu_388_p2;
wire   [10:0] select_ln101_10_fu_436_p3;
wire   [6:0] tmp_10_fu_444_p4;
wire   [10:0] select_ln101_9_fu_428_p3;
wire   [6:0] tmp_11_fu_458_p4;
wire  signed [10:0] sext_ln101_4_fu_468_p1;
wire  signed [10:0] sext_ln1333_fu_454_p1;
wire   [0:0] tmp_13_fu_504_p3;
wire   [0:0] tmp_12_fu_472_p3;
wire   [10:0] sub_ln203_4_fu_486_p2;
wire   [10:0] add_ln203_11_fu_498_p2;
wire   [10:0] add_ln203_4_fu_480_p2;
wire   [10:0] sub_ln203_12_fu_492_p2;
wire   [11:0] add_ln101_7_fu_556_p2;
wire   [11:0] add_ln101_8_fu_561_p2;
wire  signed [10:0] sext_ln101_5_fu_572_p1;
wire  signed [11:0] sext_ln101_2_fu_566_p1;
wire  signed [11:0] sext_ln1371_fu_569_p1;
wire   [0:0] tmp_17_fu_605_p3;
wire   [11:0] add_ln101_9_fu_621_p2;
wire   [11:0] select_ln101_14_fu_613_p3;
wire   [0:0] tmp_16_fu_575_p3;
wire   [11:0] sub_ln203_5_fu_588_p2;
wire   [11:0] add_ln203_12_fu_599_p2;
wire   [10:0] add_ln203_5_fu_583_p2;
wire   [10:0] sub_ln203_13_fu_594_p2;
wire   [10:0] select_ln101_16_fu_641_p3;
wire   [4:0] tmp_18_fu_649_p4;
wire   [11:0] select_ln101_15_fu_633_p3;
wire   [5:0] tmp_19_fu_663_p4;
wire   [11:0] add_ln101_10_fu_627_p2;
wire  signed [10:0] sext_ln101_6_fu_673_p1;
wire  signed [11:0] sext_ln1371_1_fu_659_p1;
wire   [0:0] tmp_21_fu_709_p3;
wire   [11:0] add_ln101_11_fu_725_p2;
wire   [11:0] select_ln101_17_fu_717_p3;
wire   [0:0] tmp_20_fu_677_p3;
wire   [11:0] sub_ln203_6_fu_691_p2;
wire   [11:0] add_ln203_13_fu_703_p2;
wire   [10:0] add_ln203_6_fu_685_p2;
wire   [10:0] sub_ln203_14_fu_697_p2;
wire   [10:0] select_ln101_19_fu_745_p3;
wire   [3:0] tmp_22_fu_753_p4;
wire   [11:0] select_ln101_18_fu_737_p3;
wire   [4:0] tmp_23_fu_767_p4;
wire   [11:0] add_ln101_12_fu_731_p2;
wire  signed [10:0] sext_ln101_7_fu_777_p1;
wire  signed [11:0] sext_ln1371_2_fu_763_p1;
wire   [0:0] tmp_25_fu_813_p3;
wire   [11:0] add_ln101_13_fu_829_p2;
wire   [11:0] select_ln101_20_fu_821_p3;
wire   [0:0] tmp_24_fu_781_p3;
wire   [11:0] sub_ln203_7_fu_795_p2;
wire   [11:0] add_ln203_14_fu_807_p2;
wire   [10:0] add_ln203_7_fu_789_p2;
wire   [10:0] sub_ln203_15_fu_801_p2;
wire   [10:0] select_ln101_22_fu_849_p3;
wire   [2:0] tmp_26_fu_857_p4;
wire   [11:0] select_ln101_21_fu_841_p3;
wire   [3:0] tmp_27_fu_871_p4;
wire  signed [10:0] sext_ln101_8_fu_881_p1;
wire  signed [11:0] sext_ln1371_3_fu_867_p1;
wire   [0:0] tmp_28_fu_885_p3;
wire   [11:0] sub_ln203_8_fu_899_p2;
wire   [11:0] add_ln203_15_fu_911_p2;
wire   [10:0] add_ln203_8_fu_893_p2;
wire   [10:0] sub_ln203_16_fu_905_p2;
wire   [11:0] add_ln101_15_fu_968_p2;
wire   [11:0] select_ln101_23_fu_961_p3;
wire   [11:0] add_ln101_16_fu_973_p2;
wire  signed [10:0] sext_ln101_9_fu_982_p1;
wire  signed [11:0] sext_ln1371_4_fu_979_p1;
wire   [0:0] tmp_32_fu_985_p3;
wire   [11:0] sub_ln203_9_fu_998_p2;
wire   [11:0] add_ln203_16_fu_1008_p2;
wire   [10:0] add_ln203_9_fu_993_p2;
wire   [10:0] sub_ln203_17_fu_1003_p2;
wire   [10:0] select_ln101_27_fu_1021_p3;
wire   [0:0] tmp_33_fu_1029_p3;
wire   [11:0] select_ln101_26_fu_1013_p3;
wire   [1:0] tmp_34_fu_1045_p4;
wire  signed [10:0] sext_ln203_fu_1055_p1;
wire   [11:0] select_ln1371_fu_1037_p3;
wire   [11:0] sub_ln203_10_fu_1065_p2;
wire   [11:0] add_ln203_17_fu_1077_p2;
wire   [10:0] add_ln203_10_fu_1059_p2;
wire   [10:0] sub_ln203_18_fu_1071_p2;
wire   [0:0] tmp_35_fu_1091_p3;
wire   [0:0] tmp_36_fu_1099_p3;
wire   [0:0] select_ln101_29_fu_1107_p3;
wire   [11:0] select_ln101_28_fu_1083_p3;
wire   [11:0] select_ln1371_1_fu_1115_p3;
wire   [11:0] sub_ln203_11_fu_1123_p2;
wire   [11:0] add_ln203_18_fu_1129_p2;
reg   [10:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_14_reg_1174 <= add_ln101_14_fu_835_p2;
        add_ln101_6_reg_1143 <= add_ln101_6_fu_422_p2;
        select_ln101_11_reg_1148[5 : 1] <= select_ln101_11_fu_512_p3[5 : 1];
        select_ln101_12_reg_1153 <= select_ln101_12_fu_520_p3;
        select_ln101_13_reg_1158 <= select_ln101_13_fu_528_p3;
        select_ln101_24_reg_1184 <= select_ln101_24_fu_925_p3;
        select_ln101_25_reg_1190 <= select_ln101_25_fu_933_p3;
        tmp_14_reg_1164 <= {{select_ln101_13_fu_528_p3[10:5]}};
        tmp_15_reg_1169 <= {{select_ln101_12_fu_520_p3[10:5]}};
        tmp_29_reg_1179 <= add_ln101_14_fu_835_p2[32'd11];
        tmp_30_reg_1196 <= {{select_ln101_25_fu_933_p3[10:9]}};
        tmp_31_reg_1201 <= {{select_ln101_24_fu_925_p3[11:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_627_p2 = (add_ln101_9_fu_621_p2 + select_ln101_14_fu_613_p3);

assign add_ln101_11_fu_725_p2 = ($signed(12'd4089) + $signed(add_ln101_10_fu_627_p2));

assign add_ln101_12_fu_731_p2 = (add_ln101_11_fu_725_p2 + select_ln101_17_fu_717_p3);

assign add_ln101_13_fu_829_p2 = ($signed(12'd4093) + $signed(add_ln101_12_fu_731_p2));

assign add_ln101_14_fu_835_p2 = (add_ln101_13_fu_829_p2 + select_ln101_20_fu_821_p3);

assign add_ln101_15_fu_968_p2 = ($signed(12'd4095) + $signed(add_ln101_14_reg_1174));

assign add_ln101_16_fu_973_p2 = (add_ln101_15_fu_968_p2 + select_ln101_23_fu_961_p3);

assign add_ln101_1_fu_196_p2 = ($signed(12'd3859) + $signed(add_ln101_fu_134_p2));

assign add_ln101_2_fu_202_p2 = (add_ln101_1_fu_196_p2 + select_ln101_2_fu_188_p3);

assign add_ln101_3_fu_308_p2 = ($signed(12'd3971) + $signed(add_ln101_2_fu_202_p2));

assign add_ln101_4_fu_314_p2 = (add_ln101_3_fu_308_p2 + select_ln101_5_fu_300_p3);

assign add_ln101_5_fu_416_p2 = ($signed(12'd4033) + $signed(add_ln101_4_fu_314_p2));

assign add_ln101_6_fu_422_p2 = (add_ln101_5_fu_416_p2 + select_ln101_8_fu_408_p3);

assign add_ln101_7_fu_556_p2 = ($signed(12'd4065) + $signed(add_ln101_6_reg_1143));

assign add_ln101_8_fu_561_p2 = (add_ln101_7_fu_556_p2 + select_ln101_11_reg_1148);

assign add_ln101_9_fu_621_p2 = ($signed(12'd4081) + $signed(add_ln101_8_fu_561_p2));

assign add_ln101_fu_134_p2 = ($signed(select_ln101_1_fu_126_p3) + $signed(z_V_read_cast_fu_114_p1));

assign add_ln203_10_fu_1059_p2 = ($signed(select_ln101_27_fu_1021_p3) + $signed(sext_ln203_fu_1055_p1));

assign add_ln203_11_fu_498_p2 = ($signed(select_ln101_9_fu_428_p3) + $signed(sext_ln1333_fu_454_p1));

assign add_ln203_12_fu_599_p2 = ($signed(sext_ln101_2_fu_566_p1) + $signed(sext_ln1371_fu_569_p1));

assign add_ln203_13_fu_703_p2 = ($signed(select_ln101_15_fu_633_p3) + $signed(sext_ln1371_1_fu_659_p1));

assign add_ln203_14_fu_807_p2 = ($signed(select_ln101_18_fu_737_p3) + $signed(sext_ln1371_2_fu_763_p1));

assign add_ln203_15_fu_911_p2 = ($signed(select_ln101_21_fu_841_p3) + $signed(sext_ln1371_3_fu_867_p1));

assign add_ln203_16_fu_1008_p2 = ($signed(select_ln101_24_reg_1184) + $signed(sext_ln1371_4_fu_979_p1));

assign add_ln203_17_fu_1077_p2 = (select_ln101_26_fu_1013_p3 + select_ln1371_fu_1037_p3);

assign add_ln203_18_fu_1129_p2 = (select_ln101_28_fu_1083_p3 + select_ln1371_1_fu_1115_p3);

assign add_ln203_1_fu_286_p2 = ($signed(sext_ln101_fu_216_p1) + $signed(zext_ln1333_fu_242_p1));

assign add_ln203_2_fu_376_p2 = ($signed(zext_ln101_fu_336_p1) + $signed(sext_ln101_3_fu_364_p1));

assign add_ln203_3_fu_394_p2 = (select_ln101_6_fu_320_p3 + zext_ln1333_1_fu_350_p1);

assign add_ln203_4_fu_480_p2 = ($signed(select_ln101_10_fu_436_p3) + $signed(sext_ln101_4_fu_468_p1));

assign add_ln203_5_fu_583_p2 = ($signed(select_ln101_13_reg_1158) + $signed(sext_ln101_5_fu_572_p1));

assign add_ln203_6_fu_685_p2 = ($signed(select_ln101_16_fu_641_p3) + $signed(sext_ln101_6_fu_673_p1));

assign add_ln203_7_fu_789_p2 = ($signed(select_ln101_19_fu_745_p3) + $signed(sext_ln101_7_fu_777_p1));

assign add_ln203_8_fu_893_p2 = ($signed(select_ln101_22_fu_849_p3) + $signed(sext_ln101_8_fu_881_p1));

assign add_ln203_9_fu_993_p2 = ($signed(select_ln101_25_reg_1190) + $signed(sext_ln101_9_fu_982_p1));

assign add_ln203_fu_268_p2 = ($signed(zext_ln1333_2_fu_228_p1) + $signed(sext_ln101_1_fu_256_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_return = ((tmp_32_fu_985_p3[0:0] === 1'b1) ? sub_ln203_11_fu_1123_p2 : add_ln203_18_fu_1129_p2);

assign lshr_ln_fu_232_p4 = {{select_ln101_4_fu_220_p3[8:2]}};

assign select_ln101_10_fu_436_p3 = ((tmp_8_fu_368_p3[0:0] === 1'b1) ? add_ln203_2_fu_376_p2 : sub_ln203_3_fu_388_p2);

assign select_ln101_11_fu_512_p3 = ((tmp_13_fu_504_p3[0:0] === 1'b1) ? 12'd62 : 12'd0);

assign select_ln101_12_fu_520_p3 = ((tmp_12_fu_472_p3[0:0] === 1'b1) ? sub_ln203_4_fu_486_p2 : add_ln203_11_fu_498_p2);

assign select_ln101_13_fu_528_p3 = ((tmp_12_fu_472_p3[0:0] === 1'b1) ? add_ln203_4_fu_480_p2 : sub_ln203_12_fu_492_p2);

assign select_ln101_14_fu_613_p3 = ((tmp_17_fu_605_p3[0:0] === 1'b1) ? 12'd30 : 12'd0);

assign select_ln101_15_fu_633_p3 = ((tmp_16_fu_575_p3[0:0] === 1'b1) ? sub_ln203_5_fu_588_p2 : add_ln203_12_fu_599_p2);

assign select_ln101_16_fu_641_p3 = ((tmp_16_fu_575_p3[0:0] === 1'b1) ? add_ln203_5_fu_583_p2 : sub_ln203_13_fu_594_p2);

assign select_ln101_17_fu_717_p3 = ((tmp_21_fu_709_p3[0:0] === 1'b1) ? 12'd14 : 12'd0);

assign select_ln101_18_fu_737_p3 = ((tmp_20_fu_677_p3[0:0] === 1'b1) ? sub_ln203_6_fu_691_p2 : add_ln203_13_fu_703_p2);

assign select_ln101_19_fu_745_p3 = ((tmp_20_fu_677_p3[0:0] === 1'b1) ? add_ln203_6_fu_685_p2 : sub_ln203_14_fu_697_p2);

assign select_ln101_1_fu_126_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 12'd402 : 12'd3694);

assign select_ln101_20_fu_821_p3 = ((tmp_25_fu_813_p3[0:0] === 1'b1) ? 12'd6 : 12'd0);

assign select_ln101_21_fu_841_p3 = ((tmp_24_fu_781_p3[0:0] === 1'b1) ? sub_ln203_7_fu_795_p2 : add_ln203_14_fu_807_p2);

assign select_ln101_22_fu_849_p3 = ((tmp_24_fu_781_p3[0:0] === 1'b1) ? add_ln203_7_fu_789_p2 : sub_ln203_15_fu_801_p2);

assign select_ln101_23_fu_961_p3 = ((tmp_29_reg_1179[0:0] === 1'b1) ? 12'd2 : 12'd0);

assign select_ln101_24_fu_925_p3 = ((tmp_28_fu_885_p3[0:0] === 1'b1) ? sub_ln203_8_fu_899_p2 : add_ln203_15_fu_911_p2);

assign select_ln101_25_fu_933_p3 = ((tmp_28_fu_885_p3[0:0] === 1'b1) ? add_ln203_8_fu_893_p2 : sub_ln203_16_fu_905_p2);

assign select_ln101_26_fu_1013_p3 = ((tmp_32_fu_985_p3[0:0] === 1'b1) ? sub_ln203_9_fu_998_p2 : add_ln203_16_fu_1008_p2);

assign select_ln101_27_fu_1021_p3 = ((tmp_32_fu_985_p3[0:0] === 1'b1) ? add_ln203_9_fu_993_p2 : sub_ln203_17_fu_1003_p2);

assign select_ln101_28_fu_1083_p3 = ((tmp_32_fu_985_p3[0:0] === 1'b1) ? sub_ln203_10_fu_1065_p2 : add_ln203_17_fu_1077_p2);

assign select_ln101_29_fu_1107_p3 = ((tmp_32_fu_985_p3[0:0] === 1'b1) ? tmp_35_fu_1091_p3 : tmp_36_fu_1099_p3);

assign select_ln101_2_fu_188_p3 = ((tmp_2_fu_180_p3[0:0] === 1'b1) ? 12'd474 : 12'd0);

assign select_ln101_3_fu_208_p3 = ((tmp_1_fu_140_p3[0:0] === 1'b1) ? select_ln203_1_fu_156_p3 : select_ln203_3_fu_172_p3);

assign select_ln101_4_fu_220_p3 = ((tmp_1_fu_140_p3[0:0] === 1'b1) ? select_ln203_fu_148_p3 : select_ln203_2_fu_164_p3);

assign select_ln101_5_fu_300_p3 = ((tmp_5_fu_292_p3[0:0] === 1'b1) ? 12'd250 : 12'd0);

assign select_ln101_6_fu_320_p3 = ((tmp_4_fu_260_p3[0:0] === 1'b1) ? sub_ln203_fu_274_p2 : add_ln203_1_fu_286_p2);

assign select_ln101_7_fu_328_p3 = ((tmp_4_fu_260_p3[0:0] === 1'b1) ? add_ln203_fu_268_p2 : sub_ln203_1_fu_280_p2);

assign select_ln101_8_fu_408_p3 = ((tmp_9_fu_400_p3[0:0] === 1'b1) ? 12'd126 : 12'd0);

assign select_ln101_9_fu_428_p3 = ((tmp_8_fu_368_p3[0:0] === 1'b1) ? sub_ln203_2_fu_382_p2 : add_ln203_3_fu_394_p2);

assign select_ln1371_1_fu_1115_p3 = ((select_ln101_29_fu_1107_p3[0:0] === 1'b1) ? 12'd4095 : 12'd0);

assign select_ln1371_fu_1037_p3 = ((tmp_33_fu_1029_p3[0:0] === 1'b1) ? 12'd4095 : 12'd0);

assign select_ln203_1_fu_156_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 10'd559 : 10'd155);

assign select_ln203_2_fu_164_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 9'd465 : 9'd155);

assign select_ln203_3_fu_172_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 10'd869 : 10'd465);

assign select_ln203_fu_148_p3 = ((tmp_fu_118_p3[0:0] === 1'b1) ? 9'd155 : 9'd465);

assign sext_ln101_1_fu_256_p1 = $signed(tmp_3_fu_246_p4);

assign sext_ln101_2_fu_566_p1 = select_ln101_12_reg_1153;

assign sext_ln101_3_fu_364_p1 = $signed(tmp_7_fu_354_p4);

assign sext_ln101_4_fu_468_p1 = $signed(tmp_11_fu_458_p4);

assign sext_ln101_5_fu_572_p1 = $signed(tmp_15_reg_1169);

assign sext_ln101_6_fu_673_p1 = $signed(tmp_19_fu_663_p4);

assign sext_ln101_7_fu_777_p1 = $signed(tmp_23_fu_767_p4);

assign sext_ln101_8_fu_881_p1 = $signed(tmp_27_fu_871_p4);

assign sext_ln101_9_fu_982_p1 = $signed(tmp_31_reg_1201);

assign sext_ln101_fu_216_p1 = select_ln101_3_fu_208_p3;

assign sext_ln1333_fu_454_p1 = $signed(tmp_10_fu_444_p4);

assign sext_ln1371_1_fu_659_p1 = $signed(tmp_18_fu_649_p4);

assign sext_ln1371_2_fu_763_p1 = $signed(tmp_22_fu_753_p4);

assign sext_ln1371_3_fu_867_p1 = $signed(tmp_26_fu_857_p4);

assign sext_ln1371_4_fu_979_p1 = $signed(tmp_30_reg_1196);

assign sext_ln1371_fu_569_p1 = $signed(tmp_14_reg_1164);

assign sext_ln203_fu_1055_p1 = $signed(tmp_34_fu_1045_p4);

assign sub_ln203_10_fu_1065_p2 = (select_ln101_26_fu_1013_p3 - select_ln1371_fu_1037_p3);

assign sub_ln203_11_fu_1123_p2 = (select_ln101_28_fu_1083_p3 - select_ln1371_1_fu_1115_p3);

assign sub_ln203_12_fu_492_p2 = ($signed(select_ln101_10_fu_436_p3) - $signed(sext_ln101_4_fu_468_p1));

assign sub_ln203_13_fu_594_p2 = ($signed(select_ln101_13_reg_1158) - $signed(sext_ln101_5_fu_572_p1));

assign sub_ln203_14_fu_697_p2 = ($signed(select_ln101_16_fu_641_p3) - $signed(sext_ln101_6_fu_673_p1));

assign sub_ln203_15_fu_801_p2 = ($signed(select_ln101_19_fu_745_p3) - $signed(sext_ln101_7_fu_777_p1));

assign sub_ln203_16_fu_905_p2 = ($signed(select_ln101_22_fu_849_p3) - $signed(sext_ln101_8_fu_881_p1));

assign sub_ln203_17_fu_1003_p2 = ($signed(select_ln101_25_reg_1190) - $signed(sext_ln101_9_fu_982_p1));

assign sub_ln203_18_fu_1071_p2 = ($signed(select_ln101_27_fu_1021_p3) - $signed(sext_ln203_fu_1055_p1));

assign sub_ln203_1_fu_280_p2 = ($signed(zext_ln1333_2_fu_228_p1) - $signed(sext_ln101_1_fu_256_p1));

assign sub_ln203_2_fu_382_p2 = (select_ln101_6_fu_320_p3 - zext_ln1333_1_fu_350_p1);

assign sub_ln203_3_fu_388_p2 = ($signed(zext_ln101_fu_336_p1) - $signed(sext_ln101_3_fu_364_p1));

assign sub_ln203_4_fu_486_p2 = ($signed(select_ln101_9_fu_428_p3) - $signed(sext_ln1333_fu_454_p1));

assign sub_ln203_5_fu_588_p2 = ($signed(sext_ln101_2_fu_566_p1) - $signed(sext_ln1371_fu_569_p1));

assign sub_ln203_6_fu_691_p2 = ($signed(select_ln101_15_fu_633_p3) - $signed(sext_ln1371_1_fu_659_p1));

assign sub_ln203_7_fu_795_p2 = ($signed(select_ln101_18_fu_737_p3) - $signed(sext_ln1371_2_fu_763_p1));

assign sub_ln203_8_fu_899_p2 = ($signed(select_ln101_21_fu_841_p3) - $signed(sext_ln1371_3_fu_867_p1));

assign sub_ln203_9_fu_998_p2 = ($signed(select_ln101_24_reg_1184) - $signed(sext_ln1371_4_fu_979_p1));

assign sub_ln203_fu_274_p2 = ($signed(sext_ln101_fu_216_p1) - $signed(zext_ln1333_fu_242_p1));

assign tmp_10_fu_444_p4 = {{select_ln101_10_fu_436_p3[10:4]}};

assign tmp_11_fu_458_p4 = {{select_ln101_9_fu_428_p3[10:4]}};

assign tmp_12_fu_472_p3 = add_ln101_6_fu_422_p2[32'd11];

assign tmp_13_fu_504_p3 = add_ln101_6_fu_422_p2[32'd11];

assign tmp_16_fu_575_p3 = add_ln101_8_fu_561_p2[32'd11];

assign tmp_17_fu_605_p3 = add_ln101_8_fu_561_p2[32'd11];

assign tmp_18_fu_649_p4 = {{select_ln101_16_fu_641_p3[10:6]}};

assign tmp_19_fu_663_p4 = {{select_ln101_15_fu_633_p3[11:6]}};

assign tmp_1_fu_140_p3 = add_ln101_fu_134_p2[32'd11];

assign tmp_20_fu_677_p3 = add_ln101_10_fu_627_p2[32'd11];

assign tmp_21_fu_709_p3 = add_ln101_10_fu_627_p2[32'd11];

assign tmp_22_fu_753_p4 = {{select_ln101_19_fu_745_p3[10:7]}};

assign tmp_23_fu_767_p4 = {{select_ln101_18_fu_737_p3[11:7]}};

assign tmp_24_fu_781_p3 = add_ln101_12_fu_731_p2[32'd11];

assign tmp_25_fu_813_p3 = add_ln101_12_fu_731_p2[32'd11];

assign tmp_26_fu_857_p4 = {{select_ln101_22_fu_849_p3[10:8]}};

assign tmp_27_fu_871_p4 = {{select_ln101_21_fu_841_p3[11:8]}};

assign tmp_28_fu_885_p3 = add_ln101_14_fu_835_p2[32'd11];

assign tmp_2_fu_180_p3 = add_ln101_fu_134_p2[32'd11];

assign tmp_32_fu_985_p3 = add_ln101_16_fu_973_p2[32'd11];

assign tmp_33_fu_1029_p3 = select_ln101_27_fu_1021_p3[32'd10];

assign tmp_34_fu_1045_p4 = {{select_ln101_26_fu_1013_p3[11:10]}};

assign tmp_35_fu_1091_p3 = add_ln203_10_fu_1059_p2[32'd10];

assign tmp_36_fu_1099_p3 = sub_ln203_18_fu_1071_p2[32'd10];

assign tmp_3_fu_246_p4 = {{select_ln101_3_fu_208_p3[9:2]}};

assign tmp_4_fu_260_p3 = add_ln101_2_fu_202_p2[32'd11];

assign tmp_5_fu_292_p3 = add_ln101_2_fu_202_p2[32'd11];

assign tmp_6_fu_340_p4 = {{select_ln101_7_fu_328_p3[9:3]}};

assign tmp_7_fu_354_p4 = {{select_ln101_6_fu_320_p3[10:3]}};

assign tmp_8_fu_368_p3 = add_ln101_4_fu_314_p2[32'd11];

assign tmp_9_fu_400_p3 = add_ln101_4_fu_314_p2[32'd11];

assign tmp_fu_118_p1 = z_V_read_int_reg;

assign tmp_fu_118_p3 = tmp_fu_118_p1[32'd10];

assign z_V_read_cast_fu_114_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_114_p1 = z_V_read_cast_fu_114_p0;

assign zext_ln101_fu_336_p1 = select_ln101_7_fu_328_p3;

assign zext_ln1333_1_fu_350_p1 = tmp_6_fu_340_p4;

assign zext_ln1333_2_fu_228_p1 = select_ln101_4_fu_220_p3;

assign zext_ln1333_fu_242_p1 = lshr_ln_fu_232_p4;

always @ (posedge ap_clk) begin
    select_ln101_11_reg_1148[0] <= 1'b0;
    select_ln101_11_reg_1148[11:6] <= 6'b000000;
end

endmodule //cordic_circ_apfixed_12_3_0_s
