<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/decoder.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">decoder.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2decoder_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 Google</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2017 The University of Virginia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Alec Roelke</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_DECODER_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_DECODER_HH__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2generic_2decode__cache_8hh.html">arch/generic/decode_cache.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2isa__traits_8hh.html">arch/riscv/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2types_8hh.html">arch/riscv/types.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;debug/Decode.hh&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>ISA;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html">   48</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1Decoder.html">Decoder</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a0a0f2653a962e32aeddc79c9770cbb4a">   51</a></span>&#160;    <a class="code" href="namespaceDecodeCache.html#af629c9cd614e7814b3afbb41b9a011a6">DecodeCache::InstMap&lt;ExtMachInst&gt;</a> <a class="code" href="classRiscvISA_1_1Decoder.html#a0a0f2653a962e32aeddc79c9770cbb4a">instMap</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a378918b7c6cf4d88ef8d039c5c043a08">   52</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a378918b7c6cf4d88ef8d039c5c043a08">aligned</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a9d12f120e0dd830481675ddcd402a845">   53</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a9d12f120e0dd830481675ddcd402a845">mid</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#ad6b9d3fa6a411ba8183338f647992487">   54</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#ad6b9d3fa6a411ba8183338f647992487">more</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">//The extended machine instruction being generated</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a49ac83a2936f1aa24c06de19db743f34">   58</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> <a class="code" href="classRiscvISA_1_1Decoder.html#a49ac83a2936f1aa24c06de19db743f34">emi</a>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a5d9a766b8231add7d1d8c84b7213884e">   59</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a5d9a766b8231add7d1d8c84b7213884e">instDone</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#aead45a1749e37d7ff9f8e77431a3f8f2">   62</a></span>&#160;    <a class="code" href="classRiscvISA_1_1Decoder.html#aead45a1749e37d7ff9f8e77431a3f8f2">Decoder</a>(<a class="code" href="classRiscvISA_1_1ISA.html">ISA</a>* isa=<span class="keyword">nullptr</span>) { <a class="code" href="classRiscvISA_1_1Decoder.html#a810d0d92bd68ed2f1515cd30aea344a9">reset</a>(); }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#ab2853d402e44c5fed90c1aeb2259fa05">   64</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Decoder.html#ab2853d402e44c5fed90c1aeb2259fa05">process</a>() {}</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a810d0d92bd68ed2f1515cd30aea344a9">reset</a>();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a1924a9febca80937b03315ee6bef6436">   67</a></span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a1924a9febca80937b03315ee6bef6436">compressed</a>(<a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> inst) { <span class="keywordflow">return</span> (inst &amp; 0x3) &lt; 0x3; }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">//Use this to give data to the decoder. This should be used</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">//when there is control flow.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Decoder.html#af23a3e7b3ff5be06f5e97c5153447ed4">moreBytes</a>(<span class="keyword">const</span> <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> &amp;<a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fetchPC, <a class="code" href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">MachInst</a> inst);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#ab8bdf20389e92289278c479a88941709">   73</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#ab8bdf20389e92289278c479a88941709">needMoreBytes</a>() { <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1Decoder.html#ad6b9d3fa6a411ba8183338f647992487">more</a>; }</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#aba4944b63d1e6862c8f0b29525b8386a">   74</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classRiscvISA_1_1Decoder.html#aba4944b63d1e6862c8f0b29525b8386a">instReady</a>() { <span class="keywordflow">return</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a5d9a766b8231add7d1d8c84b7213884e">instDone</a>; }</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Decoder.html#a7b30001bb0fbf8a706e8e720a3429b80">   75</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Decoder.html#a7b30001bb0fbf8a706e8e720a3429b80">takeOverFrom</a>(<a class="code" href="classRiscvISA_1_1Decoder.html">Decoder</a> *old) {}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classRiscvISA_1_1Decoder.html#a6321c753f052ae93c86eafc0bf671103">decodeInst</a>(<a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> mach_inst);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classRiscvISA_1_1Decoder.html#a71a2b7a5b05c36c02207e5a7ce602e3a">decode</a>(<a class="code" href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">ExtMachInst</a> mach_inst, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classRiscvISA_1_1Decoder.html#a71a2b7a5b05c36c02207e5a7ce602e3a">decode</a>(<a class="code" href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a> &amp;nextPC);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_DECODER_HH__</span></div><div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html"><div class="ttname"><a href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_aead45a1749e37d7ff9f8e77431a3f8f2"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#aead45a1749e37d7ff9f8e77431a3f8f2">RiscvISA::Decoder::Decoder</a></div><div class="ttdeci">Decoder(ISA *isa=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00062">decoder.hh:62</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a1caf064f0a17d7fac1a82085c6782a0f"><div class="ttname"><a href="namespaceRiscvISA.html#a1caf064f0a17d7fac1a82085c6782a0f">RiscvISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00054">types.hh:54</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_aba4944b63d1e6862c8f0b29525b8386a"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#aba4944b63d1e6862c8f0b29525b8386a">RiscvISA::Decoder::instReady</a></div><div class="ttdeci">bool instReady()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00074">decoder.hh:74</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_ab2853d402e44c5fed90c1aeb2259fa05"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#ab2853d402e44c5fed90c1aeb2259fa05">RiscvISA::Decoder::process</a></div><div class="ttdeci">void process()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00064">decoder.hh:64</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="arch_2generic_2decode__cache_8hh_html"><div class="ttname"><a href="arch_2generic_2decode__cache_8hh.html">decode_cache.hh</a></div></div>
<div class="ttc" id="riscv_2isa__traits_8hh_html"><div class="ttname"><a href="riscv_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad320475d833ce523b9dd98e892488182"><div class="ttname"><a href="namespaceRiscvISA.html#ad320475d833ce523b9dd98e892488182">RiscvISA::ExtMachInst</a></div><div class="ttdeci">uint64_t ExtMachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a810d0d92bd68ed2f1515cd30aea344a9"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a810d0d92bd68ed2f1515cd30aea344a9">RiscvISA::Decoder::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00043">decoder.cc:43</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_ad6b9d3fa6a411ba8183338f647992487"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#ad6b9d3fa6a411ba8183338f647992487">RiscvISA::Decoder::more</a></div><div class="ttdeci">bool more</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00054">decoder.hh:54</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a6321c753f052ae93c86eafc0bf671103"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a6321c753f052ae93c86eafc0bf671103">RiscvISA::Decoder::decodeInst</a></div><div class="ttdeci">StaticInstPtr decodeInst(ExtMachInst mach_inst)</div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a9d12f120e0dd830481675ddcd402a845"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a9d12f120e0dd830481675ddcd402a845">RiscvISA::Decoder::mid</a></div><div class="ttdeci">bool mid</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00053">decoder.hh:53</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a7b30001bb0fbf8a706e8e720a3429b80"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a7b30001bb0fbf8a706e8e720a3429b80">RiscvISA::Decoder::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(Decoder *old)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00075">decoder.hh:75</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_af23a3e7b3ff5be06f5e97c5153447ed4"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#af23a3e7b3ff5be06f5e97c5153447ed4">RiscvISA::Decoder::moreBytes</a></div><div class="ttdeci">void moreBytes(const PCState &amp;pc, Addr fetchPC, MachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00053">decoder.cc:53</a></div></div>
<div class="ttc" id="arch_2riscv_2types_8hh_html"><div class="ttname"><a href="arch_2riscv_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html">RiscvISA::Decoder</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00048">decoder.hh:48</a></div></div>
<div class="ttc" id="classRiscvISA_1_1ISA_html"><div class="ttname"><a href="classRiscvISA_1_1ISA.html">RiscvISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00065">isa.hh:65</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a1924a9febca80937b03315ee6bef6436"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a1924a9febca80937b03315ee6bef6436">RiscvISA::Decoder::compressed</a></div><div class="ttdeci">bool compressed(ExtMachInst inst)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00067">decoder.hh:67</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a0a0f2653a962e32aeddc79c9770cbb4a"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a0a0f2653a962e32aeddc79c9770cbb4a">RiscvISA::Decoder::instMap</a></div><div class="ttdeci">DecodeCache::InstMap&lt; ExtMachInst &gt; instMap</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00051">decoder.hh:51</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a71a2b7a5b05c36c02207e5a7ce602e3a"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a71a2b7a5b05c36c02207e5a7ce602e3a">RiscvISA::Decoder::decode</a></div><div class="ttdeci">StaticInstPtr decode(ExtMachInst mach_inst, Addr addr)</div><div class="ttdoc">Decode a machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00083">decoder.cc:83</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a49ac83a2936f1aa24c06de19db743f34"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a49ac83a2936f1aa24c06de19db743f34">RiscvISA::Decoder::emi</a></div><div class="ttdeci">ExtMachInst emi</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00058">decoder.hh:58</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a378918b7c6cf4d88ef8d039c5c043a08"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a378918b7c6cf4d88ef8d039c5c043a08">RiscvISA::Decoder::aligned</a></div><div class="ttdeci">bool aligned</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00052">decoder.hh:52</a></div></div>
<div class="ttc" id="namespaceDecodeCache_html_af629c9cd614e7814b3afbb41b9a011a6"><div class="ttname"><a href="namespaceDecodeCache.html#af629c9cd614e7814b3afbb41b9a011a6">DecodeCache::InstMap</a></div><div class="ttdeci">std::unordered_map&lt; EMI, StaticInstPtr &gt; InstMap</div><div class="ttdoc">Hash for decoded instructions. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2decode__cache_8hh_source.html#l00051">decode_cache.hh:51</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_a5d9a766b8231add7d1d8c84b7213884e"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#a5d9a766b8231add7d1d8c84b7213884e">RiscvISA::Decoder::instDone</a></div><div class="ttdeci">bool instDone</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00059">decoder.hh:59</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Decoder_html_ab8bdf20389e92289278c479a88941709"><div class="ttname"><a href="classRiscvISA_1_1Decoder.html#ab8bdf20389e92289278c479a88941709">RiscvISA::Decoder::needMoreBytes</a></div><div class="ttdeci">bool needMoreBytes()</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8hh_source.html#l00073">decoder.hh:73</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
