ISim log file
Running: /home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_test_ALU_isim_par.exe -intstyle ise -gui -sdfmax /uut/=netgen/par/test_ALU_timesim.sdf -sdfroot /uut -tclbatch isim.cmd -wdb /home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_test_ALU_isim_par.wdb 
ISim O.87xd (signature 0x8ddf5b5d)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/test_ALU_timesim.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
