{"vcs1":{"timestamp_begin":1769666589.447267983, "rt":6.93, "ut":6.59, "st":0.20}}
{"vcselab":{"timestamp_begin":1769666596.429185471, "rt":0.30, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769666596.769993479, "rt":0.24, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769666589.192864013}
{"VCS_COMP_START_TIME": 1769666589.192864013}
{"VCS_COMP_END_TIME": 1769666597.053890821}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353116}}
{"vcselab": {"peak_mem": 173712}}
