$date
	Wed Aug 11 12:22:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module mux2to1Sim_tb $end
$var wire 1 ! f $end
$var reg 1 " s $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$scope module U1 $end
$var wire 1 ! f $end
$var wire 1 " s $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
0"
1$
#30
1!
1"
#40
1!
0"
0$
1#
#50
0!
1"
#60
1!
0"
1$
#70
1"
#80
