

================================================================
== Vitis HLS Report for 'max_pooling2d_unsigned_short_58_unsigned_short_58_unsigned_short_32_unsigned_short_29_unsigned_short_29_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 18:10:53 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + max_pooling2d2    |        ?|        ?|        68|          -|          -|     ?|        no|
        |  ++ max_pooling2d3  |       65|       65|         3|          2|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    464|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     53|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     250|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     250|    649|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U368  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_6ns_7ns_12_1_1_U369  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   0|  0|  53|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------+-------------------------+-----------+
    |           Instance           |          Module         | Expression|
    +------------------------------+-------------------------+-----------+
    |mul_mul_16ns_7ns_22_4_1_U370  |mul_mul_16ns_7ns_22_4_1  |    i0 * i1|
    +------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_300_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln103_2_fu_318_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln103_3_fu_332_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln103_4_fu_383_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln103_5_fu_393_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln103_fu_295_p2       |         +|   0|  0|  29|          22|          22|
    |add_ln110_1_fu_434_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln110_fu_274_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln94_fu_398_p2        |         +|   0|  0|  13|           6|           1|
    |i_1_fu_345_p2             |         +|   0|  0|  23|          16|           2|
    |ii_1_fu_506_p2            |         +|   0|  0|  23|          16|           2|
    |sub4_fu_192_p2            |         +|   0|  0|  13|           6|           2|
    |sub_fu_182_p2             |         +|   0|  0|  13|           6|           2|
    |icmp_ln1494_1_fu_461_p2   |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_2_fu_479_p2   |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_3_fu_491_p2   |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_fu_443_p2     |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln88_fu_202_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln91_fu_255_p2       |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln94_fu_351_p2       |      icmp|   0|  0|  10|           6|           7|
    |empty_fu_235_p2           |        or|   0|  0|   6|           6|           1|
    |or_ln103_fu_309_p2        |        or|   0|  0|  12|          12|           1|
    |max_pooling_output_V_d0   |    select|   0|  0|  21|           1|          21|
    |select_ln104_1_fu_467_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln104_2_fu_484_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln104_fu_449_p3    |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 464|         319|         322|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_iii_phi_fu_174_p4   |   9|          2|    6|         12|
    |convolution_output_V_address0  |  14|          3|   17|         51|
    |convolution_output_V_address1  |  14|          3|   17|         51|
    |i_reg_146                      |   9|          2|   16|         32|
    |ii_reg_158                     |   9|          2|   16|         32|
    |iii_reg_170                    |   9|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 132|         27|   80|        203|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln103_1_reg_571      |  17|   0|   17|          0|
    |add_ln103_5_reg_605      |  17|   0|   17|          0|
    |add_ln103_reg_566        |  22|   0|   22|          0|
    |add_ln110_1_reg_625      |  15|   0|   15|          0|
    |add_ln94_reg_610         |   6|   0|    6|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_146                |  16|   0|   16|          0|
    |icmp_ln94_reg_591        |   1|   0|    1|          0|
    |ii_reg_158               |  16|   0|   16|          0|
    |iii_reg_170              |   6|   0|    6|          0|
    |mul_ln103_1_reg_547      |  12|   0|   12|          0|
    |mul_ln103_reg_541        |  22|   0|   22|          0|
    |mul_ln110_reg_536        |  10|   0|   10|          0|
    |select_ln104_1_reg_630   |  21|   0|   21|          0|
    |sub_cast1_reg_518        |   6|   0|   16|         10|
    |tmp_3_cast_reg_561       |  10|   0|   15|          5|
    |tmp_7_cast_reg_576       |  12|   0|   17|          5|
    |tmp_9_cast_reg_581       |  12|   0|   17|          5|
    |zext_ln88_reg_523        |   6|   0|   16|         10|
    |zext_ln91_reg_552        |  12|   0|   17|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 250|   0|  290|         40|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                                                             Source Object                                                             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|in_dim1                        |   in|    6|     ap_none|                                                                                                                                in_dim1|        scalar|
|in_dim2                        |   in|    6|     ap_none|                                                                                                                                in_dim2|        scalar|
|convolution_output_V_address0  |  out|   17|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_ce0       |  out|    1|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_q0        |   in|   21|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_address1  |  out|   17|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_ce1       |  out|    1|   ap_memory|                                                                                                                   convolution_output_V|         array|
|convolution_output_V_q1        |   in|   21|   ap_memory|                                                                                                                   convolution_output_V|         array|
|max_pooling_output_V_address0  |  out|   15|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_ce0       |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_we0       |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_d0        |  out|   21|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
+-------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 8 
8 --> 10 9 
9 --> 7 
10 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_dim2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim2"   --->   Operation 11 'read' 'in_dim2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_dim1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim1"   --->   Operation 12 'read' 'in_dim1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%sub = add i6 %in_dim1_read, i6 63"   --->   Operation 13 'add' 'sub' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_cast1 = zext i6 %sub"   --->   Operation 14 'zext' 'sub_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%sub4 = add i6 %in_dim2_read, i6 63"   --->   Operation 15 'add' 'sub4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %sub4" [../src/hls/cnn.cpp:88]   --->   Operation 16 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%br_ln88 = br void" [../src/hls/cnn.cpp:88]   --->   Operation 17 'br' 'br_ln88' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %.lr.ph29, i16 %i_1, void %._crit_edge.loopexit"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%icmp_ln88 = icmp_ult  i16 %i, i16 %sub_cast1" [../src/hls/cnn.cpp:88]   --->   Operation 19 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %._crit_edge30.loopexit, void %.split9" [../src/hls/cnn.cpp:88]   --->   Operation 20 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i16 %i" [../src/hls/cnn.cpp:103]   --->   Operation 21 'zext' 'zext_ln103_1' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 22 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i22 %zext_ln103_1, i22 58" [../src/hls/cnn.cpp:103]   --->   Operation 22 'mul' 'mul_ln103' <Predicate = (icmp_ln88)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln114 = ret" [../src/hls/cnn.cpp:114]   --->   Operation 23 'ret' 'ret_ln114' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 24 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i22 %zext_ln103_1, i22 58" [../src/hls/cnn.cpp:103]   --->   Operation 24 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 25 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i22 %zext_ln103_1, i22 58" [../src/hls/cnn.cpp:103]   --->   Operation 25 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i16 %i" [../src/hls/cnn.cpp:88]   --->   Operation 26 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/hls/cnn.cpp:88]   --->   Operation 27 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %i, i32 1, i32 5" [../src/hls/cnn.cpp:88]   --->   Operation 28 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i5 %tmp" [../src/hls/cnn.cpp:110]   --->   Operation 29 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.42ns)   --->   "%mul_ln110 = mul i10 %zext_ln110, i10 29" [../src/hls/cnn.cpp:110]   --->   Operation 30 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln103 = mul i22 %zext_ln103_1, i22 58" [../src/hls/cnn.cpp:103]   --->   Operation 31 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%empty = or i6 %trunc_ln88, i6 1" [../src/hls/cnn.cpp:88]   --->   Operation 32 'or' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i6 %empty" [../src/hls/cnn.cpp:103]   --->   Operation 33 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.82ns)   --->   "%mul_ln103_1 = mul i12 %zext_ln103_2, i12 58" [../src/hls/cnn.cpp:103]   --->   Operation 34 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i12 %mul_ln103_1" [../src/hls/cnn.cpp:91]   --->   Operation 35 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln91 = br void" [../src/hls/cnn.cpp:91]   --->   Operation 36 'br' 'br_ln91' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 1.08>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i16 0, void %.split9, i16 %ii_1, void"   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.86ns)   --->   "%icmp_ln91 = icmp_ult  i16 %ii, i16 %zext_ln88" [../src/hls/cnn.cpp:91]   --->   Operation 38 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %._crit_edge.loopexit, void %.split6" [../src/hls/cnn.cpp:91]   --->   Operation 39 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:91]   --->   Operation 40 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %ii, i32 1, i32 5" [../src/hls/cnn.cpp:91]   --->   Operation 41 'partselect' 'tmp_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i5 %tmp_1" [../src/hls/cnn.cpp:110]   --->   Operation 42 'zext' 'zext_ln110_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.93ns)   --->   "%add_ln110 = add i10 %mul_ln110, i10 %zext_ln110_1" [../src/hls/cnn.cpp:110]   --->   Operation 43 'add' 'add_ln110' <Predicate = (icmp_ln91)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln110, i5 0" [../src/hls/cnn.cpp:94]   --->   Operation 44 'bitconcatenate' 'tmp_3_cast' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i16 %ii" [../src/hls/cnn.cpp:103]   --->   Operation 45 'zext' 'zext_ln103_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i16 %ii" [../src/hls/cnn.cpp:103]   --->   Operation 46 'zext' 'zext_ln103_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.08ns)   --->   "%add_ln103 = add i22 %mul_ln103, i22 %zext_ln103_4" [../src/hls/cnn.cpp:103]   --->   Operation 47 'add' 'add_ln103' <Predicate = (icmp_ln91)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.01ns)   --->   "%add_ln103_1 = add i17 %zext_ln91, i17 %zext_ln103_3" [../src/hls/cnn.cpp:103]   --->   Operation 48 'add' 'add_ln103_1' <Predicate = (icmp_ln91)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i16 %ii" [../src/hls/cnn.cpp:103]   --->   Operation 49 'trunc' 'trunc_ln103' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln103 = or i12 %trunc_ln103, i12 1" [../src/hls/cnn.cpp:103]   --->   Operation 50 'or' 'or_ln103' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i22 %mul_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 51 'trunc' 'trunc_ln103_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.96ns)   --->   "%add_ln103_2 = add i12 %trunc_ln103_1, i12 %or_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 52 'add' 'add_ln103_2' <Predicate = (icmp_ln91)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln103_2, i5 0" [../src/hls/cnn.cpp:103]   --->   Operation 53 'bitconcatenate' 'tmp_7_cast' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.96ns)   --->   "%add_ln103_3 = add i12 %mul_ln103_1, i12 %or_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 54 'add' 'add_ln103_3' <Predicate = (icmp_ln91)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln103_3, i5 0" [../src/hls/cnn.cpp:94]   --->   Operation 55 'bitconcatenate' 'tmp_9_cast' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.48ns)   --->   "%br_ln94 = br void" [../src/hls/cnn.cpp:94]   --->   Operation 56 'br' 'br_ln94' <Predicate = (icmp_ln91)> <Delay = 0.48>
ST_6 : Operation 57 [1/1] (1.01ns)   --->   "%i_1 = add i16 %i, i16 2" [../src/hls/cnn.cpp:88]   --->   Operation 57 'add' 'i_1' <Predicate = (!icmp_ln91)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.37>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.split6, i6 %add_ln94, void %.split4" [../src/hls/cnn.cpp:94]   --->   Operation 59 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.87ns)   --->   "%icmp_ln94 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:94]   --->   Operation 60 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split4, void" [../src/hls/cnn.cpp:94]   --->   Operation 61 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln103_6 = zext i6 %iii" [../src/hls/cnn.cpp:103]   --->   Operation 62 'zext' 'zext_ln103_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i22.i32.i32, i22 %add_ln103, i32 1, i32 21" [../src/hls/cnn.cpp:103]   --->   Operation 63 'partselect' 'tmp_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %tmp_2, i6 %iii" [../src/hls/cnn.cpp:103]   --->   Operation 64 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln103_7 = zext i27 %tmp_3" [../src/hls/cnn.cpp:103]   --->   Operation 65 'zext' 'zext_ln103_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%convolution_output_V_addr = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_7" [../src/hls/cnn.cpp:103]   --->   Operation 66 'getelementptr' 'convolution_output_V_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.02ns)   --->   "%add_ln103_4 = add i17 %tmp_7_cast, i17 %zext_ln103_6" [../src/hls/cnn.cpp:103]   --->   Operation 67 'add' 'add_ln103_4' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln103_8 = zext i17 %add_ln103_4" [../src/hls/cnn.cpp:103]   --->   Operation 68 'zext' 'zext_ln103_8' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%convolution_output_V_addr_1 = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_8" [../src/hls/cnn.cpp:103]   --->   Operation 69 'getelementptr' 'convolution_output_V_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.02ns)   --->   "%add_ln103_5 = add i17 %tmp_9_cast, i17 %zext_ln103_6" [../src/hls/cnn.cpp:103]   --->   Operation 70 'add' 'add_ln103_5' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [2/2] (1.35ns)   --->   "%convolution_output_V_load = load i17 %convolution_output_V_addr" [../src/hls/cnn.cpp:103]   --->   Operation 71 'load' 'convolution_output_V_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_7 : Operation 72 [2/2] (1.35ns)   --->   "%convolution_output_V_load_1 = load i17 %convolution_output_V_addr_1" [../src/hls/cnn.cpp:103]   --->   Operation 72 'load' 'convolution_output_V_load_1' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 8 <SV = 7> <Delay = 4.11>
ST_8 : Operation 73 [1/1] (0.88ns)   --->   "%add_ln94 = add i6 %iii, i6 1" [../src/hls/cnn.cpp:94]   --->   Operation 73 'add' 'add_ln94' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 75 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln103_5 = zext i6 %iii" [../src/hls/cnn.cpp:103]   --->   Operation 76 'zext' 'zext_ln103_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln103_1, i32 1, i32 16" [../src/hls/cnn.cpp:103]   --->   Operation 77 'partselect' 'tmp_4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_4, i6 %iii" [../src/hls/cnn.cpp:103]   --->   Operation 78 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln103_9 = zext i22 %tmp_5" [../src/hls/cnn.cpp:103]   --->   Operation 79 'zext' 'zext_ln103_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%convolution_output_V_addr_2 = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_9" [../src/hls/cnn.cpp:103]   --->   Operation 80 'getelementptr' 'convolution_output_V_addr_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln103_10 = zext i17 %add_ln103_5" [../src/hls/cnn.cpp:103]   --->   Operation 81 'zext' 'zext_ln103_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%convolution_output_V_addr_3 = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_10" [../src/hls/cnn.cpp:103]   --->   Operation 82 'getelementptr' 'convolution_output_V_addr_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.00ns)   --->   "%add_ln110_1 = add i15 %tmp_3_cast, i15 %zext_ln103_5" [../src/hls/cnn.cpp:110]   --->   Operation 83 'add' 'add_ln110_1' <Predicate = (!icmp_ln94)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/2] (1.35ns)   --->   "%convolution_output_V_load = load i17 %convolution_output_V_addr" [../src/hls/cnn.cpp:103]   --->   Operation 84 'load' 'convolution_output_V_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i21 %convolution_output_V_load"   --->   Operation 85 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.94ns)   --->   "%icmp_ln1494 = icmp_sgt  i21 %convolution_output_V_load, i21 0"   --->   Operation 86 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln94)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.43ns)   --->   "%select_ln104 = select i1 %icmp_ln1494, i20 %trunc_ln1494, i20 0" [../src/hls/cnn.cpp:104]   --->   Operation 87 'select' 'select_ln104' <Predicate = (!icmp_ln94)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i20 %select_ln104" [../src/hls/cnn.cpp:103]   --->   Operation 88 'zext' 'zext_ln103' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_8 : Operation 89 [1/2] (1.35ns)   --->   "%convolution_output_V_load_1 = load i17 %convolution_output_V_addr_1" [../src/hls/cnn.cpp:103]   --->   Operation 89 'load' 'convolution_output_V_load_1' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_8 : Operation 90 [1/1] (0.94ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i21 %convolution_output_V_load_1, i21 %zext_ln103"   --->   Operation 90 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln94)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.43ns)   --->   "%select_ln104_1 = select i1 %icmp_ln1494_1, i21 %convolution_output_V_load_1, i21 %zext_ln103" [../src/hls/cnn.cpp:104]   --->   Operation 91 'select' 'select_ln104_1' <Predicate = (!icmp_ln94)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [2/2] (1.35ns)   --->   "%convolution_output_V_load_2 = load i17 %convolution_output_V_addr_2" [../src/hls/cnn.cpp:103]   --->   Operation 92 'load' 'convolution_output_V_load_2' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_8 : Operation 93 [2/2] (1.35ns)   --->   "%convolution_output_V_load_3 = load i17 %convolution_output_V_addr_3" [../src/hls/cnn.cpp:103]   --->   Operation 93 'load' 'convolution_output_V_load_3' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>

State 9 <SV = 8> <Delay = 5.46>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i15 %add_ln110_1" [../src/hls/cnn.cpp:110]   --->   Operation 94 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln110_2" [../src/hls/cnn.cpp:110]   --->   Operation 95 'getelementptr' 'max_pooling_output_V_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:94]   --->   Operation 96 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_9 : Operation 97 [1/2] (1.35ns)   --->   "%convolution_output_V_load_2 = load i17 %convolution_output_V_addr_2" [../src/hls/cnn.cpp:103]   --->   Operation 97 'load' 'convolution_output_V_load_2' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_9 : Operation 98 [1/1] (0.94ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i21 %convolution_output_V_load_2, i21 %select_ln104_1"   --->   Operation 98 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln94)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.43ns)   --->   "%select_ln104_2 = select i1 %icmp_ln1494_2, i21 %convolution_output_V_load_2, i21 %select_ln104_1" [../src/hls/cnn.cpp:104]   --->   Operation 99 'select' 'select_ln104_2' <Predicate = (!icmp_ln94)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/2] (1.35ns)   --->   "%convolution_output_V_load_3 = load i17 %convolution_output_V_addr_3" [../src/hls/cnn.cpp:103]   --->   Operation 100 'load' 'convolution_output_V_load_3' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 107648> <RAM>
ST_9 : Operation 101 [1/1] (0.94ns)   --->   "%icmp_ln1494_3 = icmp_sgt  i21 %convolution_output_V_load_3, i21 %select_ln104_2"   --->   Operation 101 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln94)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.43ns)   --->   "%select_ln104_3 = select i1 %icmp_ln1494_3, i21 %convolution_output_V_load_3, i21 %select_ln104_2" [../src/hls/cnn.cpp:104]   --->   Operation 102 'select' 'select_ln104_3' <Predicate = (!icmp_ln94)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.35ns)   --->   "%store_ln110 = store i21 %select_ln104_3, i15 %max_pooling_output_V_addr" [../src/hls/cnn.cpp:110]   --->   Operation 103 'store' 'store_ln110' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.01>
ST_10 : Operation 105 [1/1] (1.01ns)   --->   "%ii_1 = add i16 %ii, i16 2" [../src/hls/cnn.cpp:91]   --->   Operation 105 'add' 'ii_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_dim1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_dim2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convolution_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pooling_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_dim2_read                (read             ) [ 00000000000]
in_dim1_read                (read             ) [ 00000000000]
sub                         (add              ) [ 00000000000]
sub_cast1                   (zext             ) [ 00111111111]
sub4                        (add              ) [ 00000000000]
zext_ln88                   (zext             ) [ 00111111111]
br_ln88                     (br               ) [ 01111111111]
i                           (phi              ) [ 00111111111]
icmp_ln88                   (icmp             ) [ 00111111111]
br_ln88                     (br               ) [ 00000000000]
zext_ln103_1                (zext             ) [ 00011100000]
ret_ln114                   (ret              ) [ 00000000000]
trunc_ln88                  (trunc            ) [ 00000000000]
specloopname_ln88           (specloopname     ) [ 00000000000]
tmp                         (partselect       ) [ 00000000000]
zext_ln110                  (zext             ) [ 00000000000]
mul_ln110                   (mul              ) [ 00000011111]
mul_ln103                   (mul              ) [ 00000011111]
empty                       (or               ) [ 00000000000]
zext_ln103_2                (zext             ) [ 00000000000]
mul_ln103_1                 (mul              ) [ 00000011111]
zext_ln91                   (zext             ) [ 00000011111]
br_ln91                     (br               ) [ 00111111111]
ii                          (phi              ) [ 00000011111]
icmp_ln91                   (icmp             ) [ 00111111111]
br_ln91                     (br               ) [ 00000000000]
specloopname_ln91           (specloopname     ) [ 00000000000]
tmp_1                       (partselect       ) [ 00000000000]
zext_ln110_1                (zext             ) [ 00000000000]
add_ln110                   (add              ) [ 00000000000]
tmp_3_cast                  (bitconcatenate   ) [ 00000001110]
zext_ln103_3                (zext             ) [ 00000000000]
zext_ln103_4                (zext             ) [ 00000000000]
add_ln103                   (add              ) [ 00000001110]
add_ln103_1                 (add              ) [ 00000001110]
trunc_ln103                 (trunc            ) [ 00000000000]
or_ln103                    (or               ) [ 00000000000]
trunc_ln103_1               (trunc            ) [ 00000000000]
add_ln103_2                 (add              ) [ 00000000000]
tmp_7_cast                  (bitconcatenate   ) [ 00000001110]
add_ln103_3                 (add              ) [ 00000000000]
tmp_9_cast                  (bitconcatenate   ) [ 00000001110]
br_ln94                     (br               ) [ 00111111111]
i_1                         (add              ) [ 01111111111]
br_ln0                      (br               ) [ 01111111111]
iii                         (phi              ) [ 00000001100]
icmp_ln94                   (icmp             ) [ 00111111111]
br_ln94                     (br               ) [ 00000000000]
zext_ln103_6                (zext             ) [ 00000000000]
tmp_2                       (partselect       ) [ 00000000000]
tmp_3                       (bitconcatenate   ) [ 00000000000]
zext_ln103_7                (zext             ) [ 00000000000]
convolution_output_V_addr   (getelementptr    ) [ 00000000100]
add_ln103_4                 (add              ) [ 00000000000]
zext_ln103_8                (zext             ) [ 00000000000]
convolution_output_V_addr_1 (getelementptr    ) [ 00000000100]
add_ln103_5                 (add              ) [ 00000000100]
add_ln94                    (add              ) [ 00111111011]
specpipeline_ln0            (specpipeline     ) [ 00000000000]
empty_50                    (speclooptripcount) [ 00000000000]
zext_ln103_5                (zext             ) [ 00000000000]
tmp_4                       (partselect       ) [ 00000000000]
tmp_5                       (bitconcatenate   ) [ 00000000000]
zext_ln103_9                (zext             ) [ 00000000000]
convolution_output_V_addr_2 (getelementptr    ) [ 00000001010]
zext_ln103_10               (zext             ) [ 00000000000]
convolution_output_V_addr_3 (getelementptr    ) [ 00000001010]
add_ln110_1                 (add              ) [ 00000001010]
convolution_output_V_load   (load             ) [ 00000000000]
trunc_ln1494                (trunc            ) [ 00000000000]
icmp_ln1494                 (icmp             ) [ 00000000000]
select_ln104                (select           ) [ 00000000000]
zext_ln103                  (zext             ) [ 00000000000]
convolution_output_V_load_1 (load             ) [ 00000000000]
icmp_ln1494_1               (icmp             ) [ 00000000000]
select_ln104_1              (select           ) [ 00000001010]
zext_ln110_2                (zext             ) [ 00000000000]
max_pooling_output_V_addr   (getelementptr    ) [ 00000000000]
specloopname_ln94           (specloopname     ) [ 00000000000]
convolution_output_V_load_2 (load             ) [ 00000000000]
icmp_ln1494_2               (icmp             ) [ 00000000000]
select_ln104_2              (select           ) [ 00000000000]
convolution_output_V_load_3 (load             ) [ 00000000000]
icmp_ln1494_3               (icmp             ) [ 00000000000]
select_ln104_3              (select           ) [ 00000000000]
store_ln110                 (store            ) [ 00000000000]
br_ln0                      (br               ) [ 00111111111]
ii_1                        (add              ) [ 00111111111]
br_ln0                      (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_dim1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_dim2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convolution_output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_output_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pooling_output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling_output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i21.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="in_dim2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="in_dim1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="convolution_output_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="21" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="27" slack="0"/>
<pin id="96" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_addr/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="convolution_output_V_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="21" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="17" slack="0"/>
<pin id="103" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_addr_1/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="17" slack="0"/>
<pin id="108" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="21" slack="0"/>
<pin id="114" dir="1" index="7" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_output_V_load/7 convolution_output_V_load_1/7 convolution_output_V_load_2/8 convolution_output_V_load_3/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="convolution_output_V_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="21" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="22" slack="0"/>
<pin id="121" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_addr_2/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="convolution_output_V_addr_3_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="21" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="17" slack="0"/>
<pin id="128" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolution_output_V_addr_3/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_pooling_output_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="21" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pooling_output_V_addr/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln110_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="0" index="1" bw="21" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/9 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="16" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="ii_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="ii_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="16" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="iii_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="1"/>
<pin id="172" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="iii_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="6" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_cast1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sub_cast1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln88_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln88_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln103_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln88_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="3"/>
<pin id="213" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="3"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="0" index="3" bw="4" slack="0"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln110_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln110_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln110/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln103_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="mul_ln103_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln103_1/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln91_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln91_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="5"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="4" slack="0"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln110_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln110_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_3_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="0" index="1" bw="10" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln103_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_3/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln103_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_4/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln103_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="22" slack="1"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln103_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="1"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln103_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln103_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="0"/>
<pin id="312" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln103/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln103_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="1"/>
<pin id="317" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103_1/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln103_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_2/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_7_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="17" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln103_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="1"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_3/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_9_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="17" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="4"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln94_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln103_6_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_6/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="21" slack="0"/>
<pin id="363" dir="0" index="1" bw="22" slack="1"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="27" slack="0"/>
<pin id="372" dir="0" index="1" bw="21" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln103_7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="27" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_7/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln103_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="1"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_4/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln103_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="17" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_8/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln103_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="1"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_5/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln94_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln103_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_5/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="2"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="1"/>
<pin id="421" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln103_9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="22" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_9/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln103_10_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="17" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_10/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln110_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="2"/>
<pin id="436" dir="0" index="1" bw="6" slack="0"/>
<pin id="437" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln1494_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="21" slack="0"/>
<pin id="441" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln1494_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="21" slack="0"/>
<pin id="445" dir="0" index="1" bw="21" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln104_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="20" slack="0"/>
<pin id="452" dir="0" index="2" bw="20" slack="0"/>
<pin id="453" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln103_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln1494_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="21" slack="0"/>
<pin id="463" dir="0" index="1" bw="21" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln104_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="21" slack="0"/>
<pin id="470" dir="0" index="2" bw="21" slack="0"/>
<pin id="471" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_1/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln110_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln1494_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="21" slack="0"/>
<pin id="481" dir="0" index="1" bw="21" slack="1"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln104_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="21" slack="0"/>
<pin id="487" dir="0" index="2" bw="21" slack="1"/>
<pin id="488" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_2/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln1494_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="21" slack="0"/>
<pin id="493" dir="0" index="1" bw="21" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln104_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="21" slack="0"/>
<pin id="500" dir="0" index="2" bw="21" slack="0"/>
<pin id="501" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_3/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="ii_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="3"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/10 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="22" slack="0"/>
<pin id="515" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln103/2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="sub_cast1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="zext_ln88_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="5"/>
<pin id="525" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln103_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="22" slack="1"/>
<pin id="533" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="mul_ln110_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="1"/>
<pin id="538" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln110 "/>
</bind>
</comp>

<comp id="541" class="1005" name="mul_ln103_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="22" slack="1"/>
<pin id="543" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln103 "/>
</bind>
</comp>

<comp id="547" class="1005" name="mul_ln103_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="1"/>
<pin id="549" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln103_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln91_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="1"/>
<pin id="554" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="557" class="1005" name="icmp_ln91_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="561" class="1005" name="tmp_3_cast_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="2"/>
<pin id="563" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln103_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="22" slack="1"/>
<pin id="568" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="571" class="1005" name="add_ln103_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="17" slack="2"/>
<pin id="573" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_7_cast_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="17" slack="1"/>
<pin id="578" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_9_cast_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="17" slack="1"/>
<pin id="583" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln94_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="595" class="1005" name="convolution_output_V_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="17" slack="1"/>
<pin id="597" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="convolution_output_V_addr_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="1"/>
<pin id="602" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_addr_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln103_5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="17" slack="1"/>
<pin id="607" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_5 "/>
</bind>
</comp>

<comp id="610" class="1005" name="add_ln94_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="1"/>
<pin id="612" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="615" class="1005" name="convolution_output_V_addr_2_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="17" slack="1"/>
<pin id="617" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_addr_2 "/>
</bind>
</comp>

<comp id="620" class="1005" name="convolution_output_V_addr_3_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="17" slack="1"/>
<pin id="622" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="convolution_output_V_addr_3 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln110_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="15" slack="1"/>
<pin id="627" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="select_ln104_1_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="21" slack="1"/>
<pin id="632" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="ii_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="92" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="117" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="186"><net_src comp="86" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="80" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="150" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="150" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="146" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="146" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="211" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="162" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="162" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="36" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="162" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="162" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="287" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="162" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="309" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="309" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="146" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="174" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="174" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="361" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="174" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="387"><net_src comp="357" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="397"><net_src comp="357" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="170" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="28" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="170" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="408" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="170" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="438"><net_src comp="404" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="106" pin="7"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="106" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="74" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="439" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="106" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="106" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="457" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="483"><net_src comp="106" pin="7"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="106" pin="7"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="106" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="106" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="484" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="505"><net_src comp="497" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="510"><net_src comp="158" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="42" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="207" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="188" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="526"><net_src comp="198" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="534"><net_src comp="207" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="539"><net_src comp="229" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="544"><net_src comp="512" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="550"><net_src comp="245" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="555"><net_src comp="251" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="560"><net_src comp="255" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="279" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="569"><net_src comp="295" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="574"><net_src comp="300" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="579"><net_src comp="324" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="584"><net_src comp="337" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="589"><net_src comp="345" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="594"><net_src comp="351" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="92" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="603"><net_src comp="99" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="608"><net_src comp="393" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="613"><net_src comp="398" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="618"><net_src comp="117" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="623"><net_src comp="124" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="628"><net_src comp="434" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="633"><net_src comp="467" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="639"><net_src comp="506" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="162" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: convolution_output_V | {}
	Port: max_pooling_output_V | {9 }
 - Input state : 
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : in_dim1 | {1 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : in_dim2 | {1 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : convolution_output_V | {7 8 9 }
	Port: max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32> : max_pooling_output_V | {}
  - Chain level:
	State 1
		sub_cast1 : 1
		zext_ln88 : 1
	State 2
		icmp_ln88 : 1
		br_ln88 : 2
		zext_ln103_1 : 1
		mul_ln103 : 2
	State 3
	State 4
	State 5
		zext_ln110 : 1
		mul_ln110 : 2
		empty : 1
		zext_ln103_2 : 1
		mul_ln103_1 : 2
		zext_ln91 : 3
	State 6
		icmp_ln91 : 1
		br_ln91 : 2
		tmp_1 : 1
		zext_ln110_1 : 2
		add_ln110 : 3
		tmp_3_cast : 4
		zext_ln103_3 : 1
		zext_ln103_4 : 1
		add_ln103 : 2
		add_ln103_1 : 2
		trunc_ln103 : 1
		or_ln103 : 2
		add_ln103_2 : 2
		tmp_7_cast : 3
		add_ln103_3 : 2
		tmp_9_cast : 3
	State 7
		icmp_ln94 : 1
		br_ln94 : 2
		zext_ln103_6 : 1
		tmp_3 : 1
		zext_ln103_7 : 2
		convolution_output_V_addr : 3
		add_ln103_4 : 2
		zext_ln103_8 : 3
		convolution_output_V_addr_1 : 4
		add_ln103_5 : 2
		convolution_output_V_load : 4
		convolution_output_V_load_1 : 5
	State 8
		tmp_5 : 1
		zext_ln103_9 : 2
		convolution_output_V_addr_2 : 3
		convolution_output_V_addr_3 : 1
		add_ln110_1 : 1
		trunc_ln1494 : 1
		icmp_ln1494 : 1
		select_ln104 : 2
		zext_ln103 : 3
		icmp_ln1494_1 : 4
		select_ln104_1 : 5
		convolution_output_V_load_2 : 4
		convolution_output_V_load_3 : 2
	State 9
		max_pooling_output_V_addr : 1
		icmp_ln1494_2 : 1
		select_ln104_2 : 2
		icmp_ln1494_3 : 3
		select_ln104_3 : 4
		store_ln110 : 5
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        sub_fu_182       |    0    |    0    |    13   |
|          |       sub4_fu_192       |    0    |    0    |    13   |
|          |     add_ln110_fu_274    |    0    |    0    |    17   |
|          |     add_ln103_fu_295    |    0    |    0    |    29   |
|          |    add_ln103_1_fu_300   |    0    |    0    |    23   |
|          |    add_ln103_2_fu_318   |    0    |    0    |    19   |
|    add   |    add_ln103_3_fu_332   |    0    |    0    |    19   |
|          |        i_1_fu_345       |    0    |    0    |    23   |
|          |    add_ln103_4_fu_383   |    0    |    0    |    24   |
|          |    add_ln103_5_fu_393   |    0    |    0    |    24   |
|          |     add_ln94_fu_398     |    0    |    0    |    13   |
|          |    add_ln110_1_fu_434   |    0    |    0    |    22   |
|          |       ii_1_fu_506       |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln88_fu_202    |    0    |    0    |    13   |
|          |     icmp_ln91_fu_255    |    0    |    0    |    13   |
|          |     icmp_ln94_fu_351    |    0    |    0    |    10   |
|   icmp   |    icmp_ln1494_fu_443   |    0    |    0    |    15   |
|          |   icmp_ln1494_1_fu_461  |    0    |    0    |    15   |
|          |   icmp_ln1494_2_fu_479  |    0    |    0    |    15   |
|          |   icmp_ln1494_3_fu_491  |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln104_fu_449   |    0    |    0    |    20   |
|  select  |  select_ln104_1_fu_467  |    0    |    0    |    21   |
|          |  select_ln104_2_fu_484  |    0    |    0    |    21   |
|          |  select_ln104_3_fu_497  |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln110_fu_229    |    0    |    0    |    23   |
|    mul   |    mul_ln103_1_fu_245   |    0    |    0    |    30   |
|          |        grp_fu_512       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | in_dim2_read_read_fu_80 |    0    |    0    |    0    |
|          | in_dim1_read_read_fu_86 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sub_cast1_fu_188    |    0    |    0    |    0    |
|          |     zext_ln88_fu_198    |    0    |    0    |    0    |
|          |   zext_ln103_1_fu_207   |    0    |    0    |    0    |
|          |    zext_ln110_fu_225    |    0    |    0    |    0    |
|          |   zext_ln103_2_fu_241   |    0    |    0    |    0    |
|          |     zext_ln91_fu_251    |    0    |    0    |    0    |
|          |   zext_ln110_1_fu_270   |    0    |    0    |    0    |
|          |   zext_ln103_3_fu_287   |    0    |    0    |    0    |
|   zext   |   zext_ln103_4_fu_291   |    0    |    0    |    0    |
|          |   zext_ln103_6_fu_357   |    0    |    0    |    0    |
|          |   zext_ln103_7_fu_378   |    0    |    0    |    0    |
|          |   zext_ln103_8_fu_388   |    0    |    0    |    0    |
|          |   zext_ln103_5_fu_404   |    0    |    0    |    0    |
|          |   zext_ln103_9_fu_425   |    0    |    0    |    0    |
|          |   zext_ln103_10_fu_430  |    0    |    0    |    0    |
|          |    zext_ln103_fu_457    |    0    |    0    |    0    |
|          |   zext_ln110_2_fu_475   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln88_fu_211    |    0    |    0    |    0    |
|   trunc  |    trunc_ln103_fu_305   |    0    |    0    |    0    |
|          |   trunc_ln103_1_fu_315  |    0    |    0    |    0    |
|          |   trunc_ln1494_fu_439   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_215       |    0    |    0    |    0    |
|partselect|       tmp_1_fu_260      |    0    |    0    |    0    |
|          |       tmp_2_fu_361      |    0    |    0    |    0    |
|          |       tmp_4_fu_408      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    or    |       empty_fu_235      |    0    |    0    |    0    |
|          |     or_ln103_fu_309     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    tmp_3_cast_fu_279    |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_324    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_cast_fu_337    |    0    |    0    |    0    |
|          |       tmp_3_fu_370      |    0    |    0    |    0    |
|          |       tmp_5_fu_417      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   494   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        add_ln103_1_reg_571        |   17   |
|        add_ln103_5_reg_605        |   17   |
|         add_ln103_reg_566         |   22   |
|        add_ln110_1_reg_625        |   15   |
|          add_ln94_reg_610         |    6   |
|convolution_output_V_addr_1_reg_600|   17   |
|convolution_output_V_addr_2_reg_615|   17   |
|convolution_output_V_addr_3_reg_620|   17   |
| convolution_output_V_addr_reg_595 |   17   |
|            i_1_reg_586            |   16   |
|             i_reg_146             |   16   |
|         icmp_ln91_reg_557         |    1   |
|         icmp_ln94_reg_591         |    1   |
|            ii_1_reg_636           |   16   |
|             ii_reg_158            |   16   |
|            iii_reg_170            |    6   |
|        mul_ln103_1_reg_547        |   12   |
|         mul_ln103_reg_541         |   22   |
|         mul_ln110_reg_536         |   10   |
|       select_ln104_1_reg_630      |   21   |
|         sub_cast1_reg_518         |   16   |
|         tmp_3_cast_reg_561        |   15   |
|         tmp_7_cast_reg_576        |   17   |
|         tmp_9_cast_reg_581        |   17   |
|        zext_ln103_1_reg_531       |   22   |
|         zext_ln88_reg_523         |   16   |
|         zext_ln91_reg_552         |   17   |
+-----------------------------------+--------+
|               Total               |   402  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   4  |  17  |   68   ||    20   |
| grp_access_fu_106 |  p2  |   4  |   0  |    0   ||    20   |
|     i_reg_146     |  p0  |   2  |  16  |   32   ||    9    |
|     ii_reg_158    |  p0  |   2  |  16  |   32   ||    9    |
|    iii_reg_170    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_512    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  3.166  ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   494  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   76   |
|  Register |    -   |    -   |   402  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   402  |   570  |
+-----------+--------+--------+--------+--------+
