

================================================================
== Vitis HLS Report for 'decision_function_27'
================================================================
* Date:           Sun Jun 26 16:47:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.545 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    167|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     37|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    204|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mux_73_32_1_1_x4_U201  |mux_73_32_1_1_x4  |        0|   0|  0|  37|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0|  37|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |activation_191_fu_132_p2    |       and|   0|  0|   2|           1|           1|
    |activation_192_fu_156_p2    |       and|   0|  0|   2|           1|           1|
    |activation_193_fu_168_p2    |       and|   0|  0|   2|           1|           1|
    |activation_194_fu_180_p2    |       and|   0|  0|   2|           1|           1|
    |activation_fu_144_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln193_86_fu_174_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln193_fu_162_p2         |       and|   0|  0|   2|           1|           1|
    |comparison_150_fu_96_p2     |      icmp|   0|  0|  20|          32|          17|
    |comparison_151_fu_102_p2    |      icmp|   0|  0|  20|          32|          18|
    |comparison_152_fu_108_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_153_fu_114_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_154_fu_120_p2    |      icmp|   0|  0|  20|          32|          16|
    |comparison_fu_90_p2         |      icmp|   0|  0|  20|          32|          17|
    |or_ln208_86_fu_202_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln208_87_fu_216_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln208_88_fu_234_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln208_89_fu_248_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln208_90_fu_192_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln208_fu_186_p2          |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_270_p8        |    select|   0|  0|   3|           1|           3|
    |select_ln208_111_fu_222_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln208_112_fu_240_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln208_113_fu_254_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln208_fu_208_p3      |    select|   0|  0|   3|           1|           2|
    |activation_190_fu_126_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_24_fu_150_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_138_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 167|         213|         134|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.27|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.27|  return value|
|p_read1    |   in|   32|     ap_none|               p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|               p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|               p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|               p_read4|        scalar|
|p_read5    |   in|   32|     ap_none|               p_read5|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

