var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Temp_Code/02_rtl/NORMALIZATION_unit.sv","src":"module NORMALIZATION_unit #(\n    parameter SIZE_LOPD     = 5 ,\n    parameter SIZE_DATA     = 28\n)(\n    input logic                     i_overflow      ,\n    input logic                     i_zero_flag     ,\n    input logic [SIZE_LOPD-1:0]     i_one_position  ,\n    input logic [SIZE_DATA-1:0]     i_mantissa      ,\n    output logic [SIZE_DATA-1:0]    o_mantissa       \n);\n\nlogic [SIZE_DATA-1:0] w_shift_left;\n\nSHF_left_28bit #(\n    .SIZE_DATA     (28),\n    .SIZE_SHIFT    (5)  \n) SHF_left_28bit_unit (\n    .i_shift_number     (i_one_position),\n    .i_data             (i_mantissa), \n    .o_data             (w_shift_left)\n);\n\nassign o_mantissa = i_zero_flag ? '0 : (i_overflow ? {1'b1, i_mantissa[SIZE_DATA-1:1]} : (~i_mantissa[SIZE_DATA-1] ? w_shift_left : i_mantissa) );\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);