Search.setIndex({"alltitles": {"AHB communication": [[2, "ahb-communication"]], "AMD Zynq UltraScale+ MPSoC ZCU106 Evaluation Kit": [[13, "amd-zynq-ultrascale-mpsoc-zcu106-evaluation-kit"]], "AXI communication": [[2, "axi-communication"]], "Address Assignment": [[11, "address-assignment"]], "Antmicro Debug Toolkit": [[13, "antmicro-debug-toolkit"]], "Boot": [[8, "boot"]], "Boot and Initialization": [[8, null]], "Bus Read Transaction": [[6, "bus-read-transaction"]], "Bus Write Transaction": [[6, "bus-write-transaction"]], "Bus arbitration (5.1.2.2.1)": [[4, "bus-arbitration-5-1-2-2-1"]], "Bus conditions (Free, Available, Idle) Register": [[14, "bus-conditions-free-available-idle-register"]], "CSR access via I3C": [[12, "csr-access-via-i3c"]], "CSR read": [[12, "csr-read"], [12, "id5"]], "CSR write": [[12, "csr-write"], [12, "id4"]], "Caliptra Subsystem": [[9, "caliptra-subsystem"]], "Clock": [[9, "clock"]], "Clock speed and oversampling": [[14, "clock-speed-and-oversampling"]], "Clock synchronization (5.1.7)": [[3, "clock-synchronization-5-1-7"]], "Command Descriptors": [[11, "command-descriptors"]], "Command queue threshold": [[0, "command-queue-threshold"]], "Common PHY Layer": [[3, "common-phy-layer"]], "Configuring the I3C Core": [[1, null]], "Control and Status Registers": [[2, "control-and-status-registers"]], "Controller Config (ID=0x02)": [[6, "controller-config-id-0x02"]], "Controller Interface Queues": [[0, null]], "Controller Interface test": [[9, "controller-interface-test"]], "Controller Interfaces": [[2, null]], "DAT & DCT": [[2, "dat-dct"]], "Data Structures (descriptors)": [[6, "data-structures-descriptors"]], "Data transfers": [[11, "data-transfers"]], "Design verification": [[5, null]], "Device Address Table (DAT)": [[2, "device-address-table-dat"]], "Device Addressing": [[11, "device-addressing"]], "Device Attach, Enumeration, and Initialization": [[11, "device-attach-enumeration-and-initialization"]], "Device Characteristic Table (DCT)": [[2, "device-characteristic-table-dct"]], "Device Context": [[11, "device-context"]], "Device Detach, Reset, and Power Management": [[11, "device-detach-reset-and-power-management"]], "Device Management": [[11, "device-management"]], "Devices": [[13, "devices"]], "Division of interrupts between errors and notifications": [[9, "tab-tti-interrupts"]], "DreamSourceLab DSLogic Plus": [[13, "dreamsourcelab-dslogic-plus"]], "Dynamic Address Assignment with ENTDAA": [[11, "dynamic-address-assignment-with-entdaa"]], "Electrical and timing specifications": [[14, null]], "Errors": [[6, "errors"]], "Extended Capabilities": [[6, "extended-capabilities"]], "Extended Capabilities and Recovery Flow": [[7, null]], "Extended capabilities registers": [[6, "tab-capabilities-registers"]], "FPGA Validation Platform": [[13, null]], "Grouped Addressing": [[11, "grouped-addressing"]], "HIGH/LOW Time Register": [[14, "high-low-time-register"]], "Hardware Design and Verification": [[7, null]], "Hold Time Register": [[14, "hold-time-register"]], "Host Controller Interface (HCI)": [[2, "host-controller-interface-hci"]], "I3C Core - documentation": [[7, null]], "I3C header on the NXP Evaluation Kit": [[13, "i3c-header"]], "I3C header on the ZCU106 Evaluation Kit": [[13, "i3c-header-fpga"]], "Ideas for the future (informative)": [[6, "ideas-for-the-future-informative"]], "Immediate transfer": [[11, "immediate-transfer"]], "Immediate transfer descriptor": [[11, "id1"]], "In-Band Interrupts": [[6, "in-band-interrupts"]], "In-band interrupts (IBI) handling": [[11, "in-band-interrupts-ibi-handling"]], "Info": [[13, null]], "Integrating the I3C Core": [[7, null]], "Integration with Caliptra Subsystem": [[9, null]], "Interrupts": [[9, "interrupts"], [11, "interrupts"]], "Introduction": [[10, null]], "Legacy I2C Mode": [[15, "legacy-i2c-mode"]], "Linux Kernel": [[11, "linux-kernel"]], "Minimal configuration": [[8, "minimal-configuration"]], "Mixed I2C and I3C Bus (5.1.1.2.3)": [[3, "mixed-i2c-and-i3c-bus-5-1-1-2-3"]], "NXP i.MX RT600 Evaluation Kit": [[13, "nxp-i-mx-rt600-evaluation-kit"]], "Normal operation": [[11, null], [12, "normal-operation"]], "Open-drain vs Push-pull configuration": [[14, "open-drain-vs-push-pull-configuration"]], "Operation": [[6, "operation"]], "Overview": [[15, null]], "PHY": [[3, "phy"]], "Peripheral connection interface": [[9, "peripheral-connection-interface"]], "Physical Layer": [[3, null]], "Primary Controller Initialization": [[8, "primary-controller-initialization"]], "Programmer's Reference Manual": [[7, null]], "Queue threshold": [[0, "queue-threshold"]], "Queues": [[2, "queues"]], "RX queue threshold": [[0, "rx-queue-threshold"]], "Recovery flow": [[12, null]], "Recovery handler": [[12, "recovery-handler"]], "Recovery handler operation": [[12, "recovery-handler-operation"]], "Recovery operation": [[12, "recovery-operation"]], "Register Interface": [[6, "register-interface"]], "Regular transfer": [[11, "regular-transfer"]], "Regular transfer descriptor": [[11, "id2"]], "Reset": [[9, "reset"]], "Response descriptor": [[11, "response-descriptor"], [11, "id3"]], "Response queue threshold": [[0, "response-queue-threshold"]], "Rise and fall times": [[14, "rise-and-fall-times"]], "Rise/fall Time Register": [[14, "rise-fall-time-register"]], "SDA and SCL lines (5.1.3.1)": [[3, "sda-and-scl-lines-5-1-3-1"]], "Secondary Controller Initialization": [[8, "secondary-controller-initialization"]], "Secure Firmware Recovery Interface": [[6, "tab-secure-firmware-recovery-interface"]], "Secure Firmware Recovery Interface (ID=0xC0)": [[6, "secure-firmware-recovery-interface-id-0xc0"]], "Security": [[6, "security"]], "Setup Time Register": [[14, "setup-time-register"]], "SoC Management Interface": [[6, "tab-soc-management-interface"]], "SoC Management Interface (ID=0xC1)": [[6, "soc-management-interface-id-0xc1"]], "Specification for I3C Vendor-Specific Extended Capabilities": [[6, null]], "Standby Controller": [[4, null], [4, "id1"]], "Standby Controller Mode (ID=0x12)": [[6, "standby-controller-mode-id-0x12"]], "System Bus": [[2, "system-bus"]], "TTI Queues": [[6, "tti-queues"]], "TTI Register Interface": [[6, "tab-tti-register-interface"]], "TTI_CONTROL Register": [[6, "tti-control-register"], [6, "tab-tti-control-register"]], "TTI_DATA_BUFFER_THLD_CONTROL Register": [[6, "tti-data-buffer-thld-control-register"]], "TTI_IBI_QUEUE_SIZE Register": [[6, "tti-ibi-queue-size-register"], [6, "tab-ibi-queue-size-register"]], "TTI_IBI_QUEUE_THLD_CONTROL Register": [[6, "tab-tti-ibi-queue-threshold-control-register"]], "TTI_INTERRUPT_ENABLE Register": [[6, "tti-interrupt-enable-register"], [6, "tab-tti-interrupt-enable-register"]], "TTI_INTERRUPT_FORCE Register": [[6, "tti-interrupt-force-register"], [6, "tab-tti-interrupt-force-register"]], "TTI_INTERRUPT_STATUS Register": [[6, "tti-interrupt-status-register"], [6, "tab-tti-interrupt-status-register"]], "TTI_QUEUE_SIZE Register": [[6, "tti-queue-size-register"], [6, "tab-queue-size-register"]], "TTI_QUEUE_THLD_CONTROL Register": [[6, "tti-queue-thld-control-register"], [6, "tab-tti-queue-threshold-control-register"]], "TTI_RESET_CONTROL Register": [[6, "tti-reset-control-register"], [6, "tab-tti-reset-control-register"]], "TTI_RX_DATA_PORT Register": [[6, "tti-rx-data-port-register"], [6, "tab-tti-rx-data-port-register"]], "TTI_RX_DESC_QUEUE_PORT Register": [[6, "tti-rx-desc-queue-port-register"], [6, "tab-tti-rx-descriptor-queue-port-register"]], "TTI_STATUS Register": [[6, "tti-status-register"], [6, "tab-tti-status-register"]], "TTI_TX_DATA_PORT Register": [[6, "tti-tx-data-port-register"], [6, "tab-tti-tx-data-port-register"]], "TTI_TX_DESC_QUEUE_PORT Register": [[6, "tti-tx-desc-queue-port-register"], [6, "tab-tti-tx-descriptor-queue-port-register"]], "TX queue threshold": [[0, "tx-queue-threshold"]], "Target Device Provisioned ID": [[9, "target-device-provisioned-id"]], "Target Transaction Interface (ID=0xC4)": [[6, "target-transaction-interface-id-0xc4"]], "Target Transaction Interface IBI Descriptor Format": [[6, "tab-tti-target-transaction-interface-ibi-descriptor"]], "Target Transaction Interface RX Descriptor Format": [[6, "tab-tti-target-transaction-interface-rx-descriptor"]], "Target Transaction Interface TX Descriptor Format": [[6, "tab-tti-target-transaction-interface-tx-descriptor"]], "Test procedure": [[13, "test-procedure"]], "Timing control registers": [[14, "timing-control-registers"]], "Top level": [[15, "top-level"]], "Using Static Addresses": [[11, "using-static-addresses"]], "Vendor-specific Extended Capabilities": [[6, "vendor-specific-extended-capabilities"]], "Verification plan": [[5, "verification-plan"]]}, "docurls": ["ci_queues.html", "config.html", "controller_interfaces.html", "controller_phy.html", "controller_standby.html", "dv.html", "ext_cap.html", "index.html", "initialization.html", "integration.html", "introduction.html", "normal_operation.html", "recovery_flow.html", "testing.html", "timings.html", "top.html"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [0, 2, 6, 8, 11, 12, 13, 14], "0": [0, 4, 6, 8, 10, 11, 12], "0x0": [6, 8], "0x00": 8, "0x1": [6, 8, 12], "0x120": 8, "0x18": 8, "0x1c": 8, "0x2": [6, 8], "0x20": 8, "0x24": 8, "0x28": 8, "0x3": [6, 12], "0x30": 8, "0x34": 8, "0x3c": 8, "0x4": 6, "0x40": 8, "0x5": 6, "0x6": 6, "0x7": 6, "0x8": 6, "0xa": 8, "0xc": 8, "0xf": 6, "0xff": 9, "1": [0, 2, 6, 8, 9, 10, 11, 12, 13], "10": 6, "11": [6, 8], "12": [6, 11, 13, 14], "128": 6, "13": 6, "14": 11, "15": [6, 11], "150e6": 14, "16": [6, 11, 12, 13], "17": [6, 8], "18": 6, "1st": 11, "2": [0, 2, 6, 8, 10, 11, 12, 13], "20": 11, "21": 11, "22": 11, "23": [6, 11], "24": [6, 11], "24mhz": 3, "25": [6, 11], "252b": 6, "255": 0, "256": 6, "26": [6, 11], "27": 11, "28": [6, 11], "29": 11, "2k": 13, "2n": 14, "2nd": 11, "3": [0, 2, 6, 8, 11, 12, 13], "30": 11, "31": [6, 11], "32": [2, 6, 11], "335": 13, "3506": 3, "39": 11, "3rd": 11, "3v": 13, "4": [3, 6, 11, 12, 13], "40": [11, 14], "400m": 13, "40n": 14, "47": 11, "48": 11, "4th": 11, "5": [2, 6, 8, 11, 12, 14], "50": 3, "500mhz": 14, "54m": 13, "55": 11, "56": 11, "5n": 13, "6": [4, 6, 8, 11, 12], "63": 11, "64": [2, 6], "7": [0, 2, 6, 8, 11, 12], "8": [0, 6, 8, 11, 12, 13], "8v": 13, "9": [6, 11], "A": [11, 12, 13], "As": [2, 3], "At": 14, "For": [2, 11, 12], "If": [0, 2, 3, 4, 6, 8, 11, 12], "In": [2, 3, 4, 7, 8, 9, 12, 14, 15], "It": [3, 6, 8, 9, 13], "No": 3, "Not": 11, "On": 8, "Such": 2, "That": 4, "The": [0, 1, 2, 3, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15], "Then": [6, 8], "There": [6, 9, 11, 12], "These": [11, 12], "To": [2, 8, 11], "__rsvd22_21": 11, "__rsvd23_16": 11, "__rsvd23_21": 11, "__rsvd47_40": 11, "_clk": 14, "_fifo_apch_thld_": 0, "_fifo_depth": 0, "_fifo_empty_": 0, "_fifo_full_": 0, "_max": 14, "abl": 3, "abort": [6, 8, 9, 11], "about": [6, 12], "abov": 11, "accept": 4, "access": [2, 4, 6, 7, 9, 11], "accord": [2, 11, 12], "accordingli": [6, 8], "account": [2, 10], "achiev": 3, "ack": 6, "acknowledg": 6, "across": 3, "act": [4, 9, 12], "action": [6, 11], "activ": [2, 3, 4, 6, 8, 9, 10, 11, 12, 14, 15], "actual": 14, "ad": 11, "adapt": [2, 9, 15], "add": 6, "addit": [3, 6, 8, 10, 12], "addition": [2, 3, 4, 8], "address": [4, 6, 7, 8, 13, 15], "adher": 12, "adjust": [8, 14], "advertis": 6, "affect": 2, "after": [2, 3, 4, 6, 8, 9, 11, 13, 14], "aggreg": 9, "ahb": [9, 11, 15], "aim": 3, "alert": 9, "algorithm": 12, "align": 6, "all": [0, 2, 3, 4, 6, 8, 9, 11, 12, 14], "allianc": 10, "alloc": 8, "allow": [11, 12, 13, 14, 15], "also": [3, 4, 6, 8, 11, 15], "alt_queue_s": 8, "alter": 11, "alwai": 11, "amba": [2, 15], "an": [0, 2, 3, 4, 6, 8, 9, 10, 11, 12, 13, 15], "analyz": 13, "ani": [2, 3, 4, 8, 11], "anoth": [2, 3, 4, 6], "apart": 12, "appli": 0, "applic": 13, "approach": 2, "appropri": [0, 2, 8, 11, 12, 13], "ar": [0, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14], "arbitr": 3, "architectur": [2, 12], "arriv": 9, "ask": 11, "assert": 3, "assign": [2, 7, 8, 9, 15], "assum": 3, "assumpt": 8, "attempt": 6, "attribut": [11, 14], "automat": [6, 11], "autonom": 8, "avail": [0, 5, 6, 9, 11, 12], "avoid": 11, "await": [8, 12], "axi": [9, 11, 15], "b": 11, "b0": 11, "b000": 11, "b0000": 11, "b0001": 11, "b001": 11, "b0010": 11, "b0011": 11, "b0100": 11, "b0101": 11, "b0110": 11, "b0111": 11, "b1": [8, 11], "b100": 11, "b1000": 11, "b1001": 11, "b101": 11, "b1010": 11, "b1011": 11, "b110": 11, "b1100": 11, "b111": 11, "b1111": 11, "back": [2, 13], "backend": 12, "band": [7, 15], "bank": 15, "base": [2, 3, 6, 8, 9, 11, 13], "basi": 11, "basic": [3, 6, 10, 15], "bcr": [2, 6, 8, 11], "becaus": [6, 9, 13, 14], "becom": 3, "been": [0, 11, 12], "befor": [3, 6, 11, 12], "begin": [12, 13], "behav": 9, "behavior": 3, "being": [2, 3, 9, 12], "below": [11, 12], "between": [2, 3, 6, 12], "bidirect": 3, "big": 6, "bind": [6, 12], "bit": [0, 2, 4, 6, 8, 9, 12, 14], "block": [2, 3, 4, 9, 12], "bmc": 12, "board": 13, "boot": [7, 12], "boot_don": 9, "both": [2, 3, 8, 9, 14], "branch": 2, "break": 6, "broadcast": [2, 11, 13], "bu": [7, 8, 9, 10, 11, 12, 13, 15], "buffer": [3, 6, 8, 9, 13], "bus_abort": 11, "bus_en": 8, "bus_period": 14, "busi": 9, "bypass": 12, "byte": [6, 11, 12], "c": [9, 12], "calcul": [12, 14], "calibr": 6, "caliptra": [2, 7, 13], "caliptra_prim_fifo_sync": 0, "calitpra": 9, "can": [1, 2, 3, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15], "cancel": [8, 9], "cap_id": 8, "capabl": [2, 3, 8, 10, 11, 12, 15], "captur": [13, 14], "carri": 10, "case": [2, 6, 8, 9, 11, 12], "caus": [0, 6, 8], "ccc": [2, 8, 11, 13, 15], "ccc_test": 13, "certain": [3, 11], "cf": 14, "chang": [11, 14], "channel": [2, 13], "chapter": [2, 3, 4, 5, 6, 11, 13, 14, 15], "characterist": [11, 13], "check": [3, 9, 11], "checksum": 12, "chip": [3, 6], "choos": 6, "chosen": 11, "chunk": [6, 12], "ci": 2, "class": 3, "clean": 6, "clear": [2, 6], "clk_cg": 9, "clock": [7, 8], "clog2": 0, "close": 12, "cm": 12, "cmd": 11, "cmd_attr": 11, "cmd_empty_buf_thld": [0, 9, 11], "cmd_fifo_depth": 0, "cmd_queue_ready_stat": [0, 9], "cocotb": [3, 5], "code": [11, 12], "collect": [2, 11], "combo": 8, "command": [2, 3, 8, 9, 12], "command_port": [0, 11], "common": 7, "commun": [6, 9, 10], "compar": 12, "complet": [2, 9, 11], "complianc": [8, 10], "compliant": [2, 6, 8], "compon": [9, 12], "compris": 15, "comput": [6, 12], "concurr": 4, "condit": [3, 6, 8], "condition": 10, "config": [2, 13], "configur": [0, 2, 3, 6, 7, 9, 11, 12, 13], "conflict": 11, "connect": [2, 3, 4, 12, 13, 15], "consecut": 6, "consid": [0, 3, 6], "consist": [0, 3, 9, 13], "construct": 3, "contain": [2, 8, 11, 12], "content": [2, 6, 11, 12], "context": 10, "control": [3, 7, 10, 11, 12, 13, 15], "conveni": 2, "copi": 11, "core": [2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15], "correct": 14, "correspond": [0, 6, 8, 11], "could": [9, 15], "count": 11, "counter": 11, "cp": 11, "cpuif": 9, "cr": 14, "crc": [11, 12], "creat": 3, "credit": 11, "crr": 11, "crr_reject": 11, "csr": [2, 6, 7, 9, 15], "current": [3, 4, 6, 14, 15], "dat": [8, 11], "dat_section_offset": [8, 11], "data": [0, 2, 3, 7, 8, 9, 12], "data_buffer_thld_ctrl": [0, 11], "data_byte2": 11, "data_byte3": 11, "data_byte4": 11, "data_length": [6, 11], "datasheet": 3, "date": 2, "dbp": 11, "dcr": [2, 8, 11], "dct": [8, 11], "dct_section_offset": [8, 11], "dd": 3, "ddr": 11, "debug": [6, 11], "decod": 11, "dedic": 11, "def_byt": 11, "def_or_data_byte1": 11, "default": [8, 14], "defin": [0, 2, 6, 8, 9, 11, 14], "definit": [6, 11, 14], "deftgt": 2, "delai": 14, "deliv": [3, 8], "denot": [6, 11], "depth": [0, 6], "deriv": 2, "describ": [3, 4, 8, 10, 11, 12, 13], "descript": [2, 3, 4, 6, 9, 11, 15], "descriptor": [2, 9], "design": [2, 3, 14, 15], "desir": [2, 3, 8], "detach": 12, "detail": [1, 2, 6, 8, 11, 15], "detect": [6, 11, 12], "determin": [4, 6, 8, 11], "dev_count": 11, "dev_index": 11, "develop": [2, 10, 13, 15], "devic": [3, 4, 6, 7, 8, 10, 12, 15], "device_id": 12, "device_id_0": 6, "device_id_1": 6, "device_id_2": 6, "device_id_3": 6, "device_id_4": 6, "device_id_5": 6, "device_id_6": 6, "device_reset": 6, "device_statu": 12, "device_status_0": 6, "device_status_1": 6, "diagram": [2, 3, 4, 6, 9, 12, 13, 15], "did": 11, "didn": 6, "differ": [9, 14], "dig_l": 3, "direct": [2, 11, 12, 13], "directli": [2, 10, 12], "disabl": [8, 11, 13], "disband": 11, "discard": [6, 12], "disconnect": 12, "discov": [6, 8], "discoveri": 6, "discuss": 3, "disec": 13, "divid": 2, "dma": [2, 8, 9, 11], "do": [3, 6], "document": [3, 10, 15], "doe": [3, 9, 12], "doesn": 8, "domain": 3, "done": 6, "doubl": 11, "downgrad": 3, "drain": [3, 6, 7], "drive": 4, "driven": [4, 6, 14], "driver": [2, 3, 6, 8, 11, 14], "dtt": 11, "dual": 11, "due": [3, 9, 11], "durat": 3, "dure": [2, 3, 6, 11], "dword": [0, 2, 6], "dynam": [2, 8, 13, 15], "dynamic_address": 11, "e": [3, 6, 8, 9, 11, 12, 13], "each": [2, 3, 6, 11, 12, 14], "easi": 3, "ec": 6, "ed": [6, 9, 11], "edg": [4, 14], "effect": 12, "either": [2, 6, 8, 9, 11], "el2": 9, "electr": 7, "element": 0, "els": 6, "embed": 9, "empti": [0, 6], "enabl": [3, 6, 8, 9, 11, 13], "end": [6, 8, 11, 12], "enec": [11, 13], "engin": 9, "enhanc": 4, "enough": 3, "enqueu": [0, 2, 11], "ensur": [2, 8, 11], "entdaa": [2, 8], "enter": 2, "entri": [0, 2, 6, 8, 9, 11, 12], "enumer": 2, "equal": [0, 8, 11, 14], "err_irq": 6, "err_statu": 11, "error": [8, 11, 12], "error_intr_o": 9, "etc": 9, "evalu": 8, "even": 6, "event": [6, 8, 9, 11, 13], "everi": 2, "exce": [2, 11], "execut": [9, 11], "exist": 6, "expect": [3, 6, 8, 9], "explain": 3, "explan": 15, "expos": [8, 13, 14], "express": 14, "ext_caps_section_offset": 8, "ext_offset": 8, "extcap_head": [6, 8], "extend": [2, 8, 10, 15], "extern": [2, 3, 13], "f_": 14, "facilit": [2, 12], "fact": 3, "fail": 6, "failur": 6, "fall": [4, 7, 11], "fast": 3, "fastest": 14, "featur": [3, 6], "fetch": [0, 2, 11], "fewer": 11, "field": [0, 6, 8, 9, 11, 12], "fifo": [0, 6, 11, 12], "figur": 4, "file": [1, 2, 8], "fill": 6, "filter": 3, "final": [12, 14], "finish": [6, 11], "firmwar": [2, 12, 15], "first": [6, 12], "fix": 2, "flexibl": 2, "flip": [3, 6, 14], "flop": 3, "flow": [4, 6, 11, 15], "follow": [2, 3, 4, 6, 8, 11, 12, 14], "forc": [6, 11], "form": 12, "format": [11, 12], "found": [1, 5, 15], "fpga": [3, 7], "frac": 14, "frame": [11, 14], "frequenc": 14, "from": [0, 1, 2, 3, 6, 8, 9, 10, 11, 12, 13], "frontend": [2, 11, 12], "fsm": [3, 4, 8], "fulfil": 9, "full": [0, 12], "function": [2, 3, 9, 15], "further": 4, "futur": [4, 7, 14, 15], "g": [6, 9, 11, 12, 13], "gate": 9, "gather": 8, "gener": [0, 2, 3, 6, 9, 10, 11], "get": 2, "getaccr": 3, "getbcr": 13, "getdcr": 13, "getmrl": [6, 13], "getmwl": [6, 13], "getpid": [8, 13], "getstatu": 13, "gnd": 13, "goal": 15, "good": 3, "greater": 0, "ground": 3, "group": [2, 9], "h": 9, "h0d": 6, "h0e": 6, "ha": [0, 4, 6, 8, 9, 11, 12], "had": 9, "haddress": 2, "handl": [3, 6, 7, 8, 9, 12], "handler": 7, "handoff": [3, 8], "handshak": 9, "happen": 2, "hardwar": [2, 6, 8, 12, 13], "have": [3, 6, 11], "hc_capabl": 8, "hc_control": 8, "hc_err_cmd_seq_timeout_stat": 9, "hc_internal_err_stat": 9, "hc_seq_cancel_stat": 9, "hc_warn_cmd_seq_stall_stat": 9, "hci": [0, 6, 7, 8, 9, 10, 11], "hci_vers": 8, "hdr": 11, "header": [4, 9, 11], "here": [5, 15], "hierarchi": 15, "high": [3, 4, 6], "higher": [9, 14], "hmac": 9, "hold": [4, 6], "host": [7, 8, 10, 11, 15], "hot": [11, 15], "how": [2, 6], "howev": [2, 3, 10], "hw_statu": 6, "hwdata": 2, "i": [0, 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 14, 15], "i2c": [4, 7, 10, 11], "i2c_wr_data_nack": 11, "i3c": [0, 2, 4, 5, 8, 9, 10, 11, 14, 15], "i3c_core_config": 1, "i3c_ctrl": 0, "i3c_ec": 8, "i3cbas": 8, "ibi": [7, 8, 9], "ibi_data_port": 6, "ibi_data_thld": 11, "ibi_don": 6, "ibi_port": 11, "ibi_queue_rst": 6, "ibi_queue_s": 6, "ibi_reject": 11, "ibi_status_thld": [9, 11], "ibi_status_thld_stat": [9, 11], "ibi_thld": 6, "ibi_thld_forc": 6, "ibi_thld_stat": [6, 9], "ibi_thld_stat_en": 6, "icaru": 3, "id": [7, 11, 13], "idea": 7, "ident": 6, "identifi": 6, "ifc": 9, "ihi0033a": 2, "imag": [6, 12], "immedi": 12, "impl": 6, "implement": [0, 2, 3, 6, 8, 11, 12, 13, 14, 15], "import": 12, "inact": 12, "includ": [6, 10, 12, 14, 15], "inclus": 0, "incom": 6, "incorrect": 11, "increas": [2, 6], "index": [2, 11, 12], "indic": [0, 6, 11, 12], "indirect": 6, "indirect_ctrl": 12, "indirect_fifo": 12, "indirect_fifo_ctrl": 12, "indirect_fifo_ctrl_0": 6, "indirect_fifo_ctrl_1": 6, "indirect_fifo_data": [6, 12], "indirect_fifo_statu": 12, "indirect_fifo_status_0": 6, "indirect_fifo_status_1": 6, "indirect_fifo_status_2": 6, "indirect_fifo_status_3": 6, "indirect_fifo_status_4": 6, "indirect_fifo_status_5": 6, "individu": [11, 12], "inform": [7, 12], "infrequ": 9, "initi": [2, 6, 7, 10, 12, 13], "inject": 12, "inout": 3, "input": 3, "instanc": [6, 8], "instanti": 2, "instead": 12, "instruct": 11, "integr": [2, 6, 13], "interact": [2, 3, 8], "interchang": 10, "interfac": [3, 7, 8, 10, 11, 12, 14, 15], "intern": [3, 8, 9, 11, 14], "interrupt": [0, 7, 8, 12, 15], "interrupt_statu": 9, "intr_signal_en": 8, "intr_statu": 9, "intr_status_en": 8, "introduct": 7, "io": [13, 15], "issu": [2, 3, 6, 8, 11, 12], "its": [2, 8, 11, 12, 13], "itself": 8, "j16": 13, "j18": 13, "j3": 13, "job": 12, "join": [10, 11, 15], "jp12": 13, "jumper": 13, "just": 12, "k14": 13, "keep": [2, 3, 11], "keeper": [3, 6], "kernel": 7, "known": [2, 6, 8, 11], "l14": 13, "l5p_ad14p_64_p": 13, "l6p_ad6p_64_p": 13, "lack": [6, 9], "last": [12, 14], "last_ibi_statu": 6, "later": 3, "layer": [7, 15], "layout": 2, "leakag": 3, "least": [6, 11], "legaci": [3, 7, 10], "length": [11, 12, 13], "less": [0, 3], "level": [6, 7], "like": 3, "limit": [3, 8], "link": [2, 6, 8], "linux": 7, "list": [2, 6, 8, 9, 11], "lite": [2, 9], "local": 12, "locat": [6, 12], "log": 13, "logic": [2, 3, 4, 12, 13, 15], "login": 10, "long": 6, "longer": 11, "lost": 4, "low": [3, 4], "lower": 11, "lowest": 2, "lsb": 12, "lsu_read_32": 9, "lsu_write_32": 9, "lvcmos18": 13, "lvr": 3, "made": 13, "mai": [3, 4, 6, 11], "main": [4, 12], "make": [3, 12, 13], "manag": [2, 8, 9, 10, 14], "mandatori": [6, 12], "manner": 11, "manufactur": 9, "map": 8, "mask": [2, 8], "master": [3, 4], "match": [6, 11, 12], "maximum": 13, "mctp": [6, 12], "mdb": 6, "mean": [2, 3, 11, 12], "meant": [6, 9], "measur": 13, "mechan": [3, 6, 11, 15], "meet": 6, "memori": [2, 6, 12], "method": [8, 11], "mhz": [11, 14], "microcontrol": 13, "might": [8, 11], "minim": [7, 14], "minimum": [3, 6, 14], "mipi": [8, 9, 10], "misconfigur": 11, "miss": 8, "mitig": 6, "modal": 11, "mode": [2, 7, 8, 10, 11, 12, 13, 14], "mode_selector": 8, "model": [2, 3, 5], "modifi": [2, 11], "modul": [0, 2, 12, 15], "moment": 14, "monitor": 4, "more": [0, 1, 2, 4, 6, 11, 12], "msb": 12, "multi": 4, "multipl": [4, 11], "must": [0, 2, 3, 4, 6, 11, 12], "mux": 12, "n": [0, 3, 6, 14], "nack": [6, 9, 11, 12], "name": [6, 9, 11], "nativ": 3, "natur": 14, "need": [3, 6, 8, 11], "never": [2, 3], "new": [2, 11, 13], "next": [4, 6, 12], "non": [2, 12], "norm": 6, "normal": [7, 8, 9], "note": 11, "notif": 6, "notif_intr_o": 9, "notifi": 6, "now": 2, "number": [6, 8, 9, 11, 14], "obtain": [8, 10, 11], "occup": 11, "occur": [4, 6, 9, 14], "ocp": [12, 15], "offici": 3, "offlin": 11, "offset": [6, 8], "ol": 3, "omega": 13, "onc": [2, 6, 11], "one": [11, 14], "ones": [3, 12], "onli": [2, 3, 6, 8, 11, 12], "onto": 6, "open": [3, 6, 7, 10, 12], "opentitan": [3, 15], "oper": [2, 3, 7, 8, 9, 15], "oppos": 2, "option": [2, 3, 8], "order": [6, 8, 11, 12], "origin": [6, 15], "other": [4, 8], "otherwis": [0, 6, 11], "our": 11, "output": 3, "outstand": 6, "over": [2, 4, 10, 12, 14, 15], "overflow": [6, 11], "overrun": 6, "oversampl": [3, 7], "overview": 7, "overwrit": 2, "overwritten": 11, "own": 11, "p2_29_i3c0_scl": 13, "p2_30_i3c0_sda": 13, "p2_31_i3c0_pur": 13, "packet": 12, "pad": 14, "paramet": [2, 9], "parameteriz": 2, "parametriz": 6, "pariti": [6, 11], "part": [2, 4, 9, 11, 12, 14, 15], "partial": 6, "particip": [4, 11], "pass": [2, 3, 11, 12], "patch": 11, "path": [2, 12], "payload": [11, 12], "peakrdl": 9, "pec": 12, "pend": [6, 9, 11], "per": [2, 6, 11], "perform": [2, 3, 6, 8, 11], "period": [3, 14], "peripher": 13, "permiss": [3, 6], "permit": [8, 11], "phy": [6, 7, 8, 15], "physic": [2, 7, 15], "pid": [2, 8, 11], "pid_hi": 9, "pin": 13, "pio": [2, 8, 9, 11], "pio_bas": 2, "pio_control": 8, "pio_intr_forc": 11, "pio_intr_signal_en": [8, 11], "pio_intr_statu": [8, 9, 11], "pio_intr_status_en": 8, "pio_offset": 8, "pio_section_offset": 8, "piocontrol": 8, "plan": 7, "platform": 7, "point": [2, 8, 9], "pointer": 12, "poll": 12, "polynomi": 12, "pon": 9, "popul": [2, 11], "port": [2, 6, 8, 11], "posit": [6, 13], "possibl": [3, 4, 6, 11, 14], "power": [0, 8], "prefer": 11, "prepar": 6, "present": [2, 3, 4, 5, 11, 12, 14], "prevent": [3, 6, 8], "previou": 8, "previous": [2, 11], "primari": [3, 7], "primarili": [10, 12], "prior": [2, 8], "prioriti": [9, 12], "privat": [6, 8, 12, 15], "privileg": 3, "procedur": [2, 3, 7, 8, 11], "process": [2, 3, 4, 8, 11, 12], "processor": 9, "program": 12, "programm": 6, "project": [3, 6, 10, 15], "prolong": 9, "properli": [3, 9], "propos": 8, "prot_cap": 12, "prot_cap_0": 6, "prot_cap_1": 6, "prot_cap_2": 6, "prot_cap_3": 6, "protocol": [2, 3, 9, 12, 15], "prototyp": 13, "provid": [0, 2, 3, 4, 6, 8, 9, 10, 11, 12, 14, 15], "provis": [7, 13], "pull": [3, 6, 7, 13], "pur": 13, "pure": 3, "purpos": [2, 6, 11, 12, 13], "push": [6, 7, 12], "put": 0, "py": 14, "python": [1, 14], "queue": [7, 8, 9, 11, 12], "queue_siz": 8, "queue_thld_ctrl": [0, 11], "r": [6, 8], "r2mux": 12, "r3mux": 12, "r4mux": 12, "r4sw": 12, "rais": [6, 11], "rang": [0, 11], "rate": [6, 11], "rather": 4, "ratio": 14, "rc3": 12, "rdl": 9, "re": 11, "reach": [0, 11], "react": 12, "read": [1, 2, 3, 8, 9, 11, 13, 15], "read_test": 13, "readback": 12, "readi": [8, 11], "readm": 1, "realist": 6, "realiz": 11, "recalcul": 14, "receiv": [2, 6, 11, 12], "record": 13, "recoveri": [2, 15], "recovery_control": 12, "recovery_ctrl": 6, "recovery_statu": [6, 12], "reduc": 11, "refer": [3, 11], "region": [2, 12], "regist": [0, 3, 7, 8, 9, 10, 11, 12, 13], "reject": 6, "relat": 11, "releas": [3, 9], "relev": [8, 12, 15], "reli": 3, "remain": [0, 11, 12], "remov": [2, 12], "repeat": [4, 11, 12], "replac": 2, "report": [2, 6, 8, 11], "request": [2, 3, 6, 9, 11, 12], "requir": [2, 3, 6, 8, 9, 10], "reserv": [6, 11, 14], "reset": [2, 6, 8, 12, 13], "resistor": [6, 13], "resolut": [13, 14], "resolv": 4, "resourc": 8, "resp_buf_thld": [0, 9, 11], "resp_fifo_depth": 0, "resp_ready_stat": [0, 9, 11], "resp_ready_stat_en": 11, "respect": 11, "respond": [6, 11, 12], "respons": [2, 3, 6, 8, 9, 10, 12], "response_port": 11, "restart": 11, "restrict": 3, "result": [8, 11], "retri": [6, 11], "retriev": 0, "return": 11, "reus": [6, 15], "ring_headers_section_offset": 8, "riscv_hw_if": 9, "rise": [4, 7, 11], "rnw": [6, 11], "role": [2, 6, 10, 11], "rom": 9, "rout": 2, "rst_done": 9, "rstact": 13, "rstdaa": [2, 11, 13], "rstgrpa": [2, 11], "rtl": [3, 9], "rule": 4, "run": 3, "rw": 6, "rx": [2, 9, 10, 11, 12], "rx_buf_thld": [0, 9, 11], "rx_data": 6, "rx_data_buffer_s": 6, "rx_data_rst": 6, "rx_data_thld": 6, "rx_data_thld_forc": 6, "rx_data_thld_stat": [6, 9], "rx_data_thld_stat_en": 6, "rx_desc": 6, "rx_desc_buffer_s": 6, "rx_desc_rst": 6, "rx_desc_stat": [6, 9], "rx_desc_thld": 6, "rx_desc_thld_forc": 6, "rx_desc_thld_stat": [6, 9], "rx_desc_thld_stat_en": 6, "rx_desc_timeout": [6, 9], "rx_fifo_depth": 0, "rx_start_thld": 6, "rx_thld_signal_en": 11, "rx_thld_stat": [0, 9], "rx_thld_stat_en": 11, "same": [3, 4, 10, 11], "sampl": 14, "save": [2, 11, 13], "scatter": 8, "scenario": [3, 6, 11], "sched_cmd_missed_tick_stat": 9, "schedul": [8, 9, 11], "scl": [4, 13, 14], "scl_en_o": 3, "scl_i": 3, "scl_o": 3, "scope": 10, "script": [1, 14], "sda": [4, 13, 14], "sda_en_o": 3, "sda_i": 3, "sda_o": 3, "sdr": 11, "sdr0": 11, "sdr1": 11, "sdr4": 11, "sec_fw_recovery_offset": 6, "secondari": [3, 7, 10], "section": [2, 4, 6, 8, 11, 12, 15], "section_offset": 8, "secur": [2, 7, 12, 15], "see": [2, 3, 8, 12], "seem": 3, "select": [3, 13], "selector": 13, "send": [2, 6, 11, 12, 13], "sent": 6, "separ": 2, "sequenc": [8, 9], "sequenti": 2, "seri": 6, "serv": 10, "servic": 6, "set": [0, 2, 3, 6, 8, 9, 11, 12, 13, 14], "setaasa": [2, 11, 13], "setdasa": [2, 11, 13], "setgrpa": [2, 11], "setmrl": [6, 13], "setmwl": [6, 13], "setnewda": [2, 11, 13], "setup": [8, 13], "sever": [0, 2, 12], "sha256": 9, "sha512": 9, "shall": 9, "share": [9, 11], "short": 11, "short_read_err": 11, "should": [2, 3, 6, 8, 9, 11, 13], "shown": 12, "side": [8, 11], "signal": [3, 6, 9, 11, 12, 13, 14], "significantli": 11, "silicon": 3, "similarli": [12, 14], "simul": [3, 9], "simultan": 3, "sinc": [2, 3, 11, 12], "singl": [2, 9, 11], "situat": 6, "size": [0, 6, 8, 11, 12], "skip": 6, "slew": 6, "slow": 3, "smaller": 11, "smoke_test_i3c": 9, "so": [2, 6, 8, 9, 11], "soc": [2, 9, 14], "soc_mgmt_control": 6, "soc_mgmt_extcap_head": 6, "soc_mgmt_feature_0": 6, "soc_mgmt_feature_1": 6, "soc_mgmt_feature_15": 6, "soc_mgmt_feature_2": 6, "soc_mgmt_feature_3": 6, "soc_mgmt_rsvd_0": 6, "soc_mgmt_rsvd_1": 6, "soc_mgmt_rsvd_2": 6, "soc_mgmt_rsvd_3": 6, "soc_mgmt_section_offset": 6, "soc_mgmt_statu": 6, "socmgmtif": 8, "soft": 6, "soft_rst": 6, "softwar": [0, 2, 3, 6, 8, 9, 11, 12], "solut": [3, 6], "some": [10, 11], "sometim": 3, "soon": 14, "sourc": 10, "space": [6, 11, 12], "spec": [8, 11], "specif": [2, 3, 4, 7, 8, 9, 10, 11, 15], "specifi": [3, 6, 8, 9, 12], "speed": [3, 7, 11], "spi": 9, "spike": 3, "src": 9, "ss": 9, "stall": [8, 9], "standard": [9, 11, 12, 13], "standbi": [2, 7, 8, 10, 15], "start": [4, 6, 8, 12, 14], "state": [2, 3, 6, 8, 14], "static": [2, 8, 13], "static_addr": 8, "static_addr_valid": 8, "static_address": 11, "statu": [0, 6, 7, 8, 9, 11, 13], "status_regist": 8, "stby_cr_cap": [6, 8], "stby_cr_control": 8, "stby_cr_device_addr": 8, "stby_cr_device_char": 8, "stby_cr_device_pid_lo": 8, "stby_cr_enable_init": 8, "stby_cr_intr_signal_en": 8, "stdbyctrlmod": 8, "step": [8, 11, 12], "still": 6, "stop": [3, 11], "store": [2, 8, 11, 12], "stream": 12, "strength": [3, 6, 14], "stretch": 3, "strive": 14, "strong": 3, "structur": [8, 11], "subject": 14, "submodul": 15, "subordin": [2, 9], "subsequ": 11, "subsystem": [7, 13], "success": [3, 6, 11], "successfulli": 6, "suit": 5, "support": [1, 2, 3, 8, 10, 11, 12, 13, 15], "sure": 13, "sv": [0, 2], "switch": [3, 12], "sy": 14, "symmetr": 14, "synchron": 14, "synthesi": [6, 8], "sys_clk": 14, "system": [3, 4, 6, 7, 8, 14], "systemrdl": 2, "systemverilog": 9, "t": [3, 6, 8, 14], "t4mux": 12, "t4sw": 12, "t_aval_reg": 14, "t_f_reg": 14, "t_free_reg": 14, "t_hd_dat_reg": [8, 14], "t_hd_sta_reg": 14, "t_high_reg": 14, "t_idle_reg": 14, "t_low_reg": 14, "t_r_reg": [8, 14], "t_su_dat_reg": [8, 14], "t_su_sta_reg": 14, "t_su_sto_reg": 14, "tabl": [8, 11], "table_offset": 8, "take": [4, 11, 12], "taken": 6, "target": [2, 3, 7, 8, 10, 11, 12, 14, 15], "target_credit_n": 11, "target_xact_en": 8, "target_xact_support": 6, "task": 10, "tbd": 6, "tcri": 10, "temperatur": [3, 6], "term": 6, "termin": 11, "terminologi": 10, "ternari": 11, "test": [3, 5, 7], "testbench": 3, "than": [0, 3, 6, 11, 12], "thei": 3, "them": [2, 3, 11, 12, 14], "theori": [6, 15], "therefor": [3, 6, 8], "thi": [2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15], "those": [2, 8, 11], "threshold": [6, 7, 8, 9, 11], "through": [2, 3, 6, 8, 9, 11, 12], "ti": 3, "tick": 8, "tid": 11, "time": [3, 4, 6, 7, 8, 9, 11], "timeout": [8, 9, 11], "toc": 11, "todo": 12, "tool": [1, 5, 13], "top": 7, "transact": [2, 8, 9, 11, 12, 15], "transfer": [2, 6, 7, 8, 9, 10, 12, 15], "transfer_abort_stat": [6, 9], "transfer_err_stat": [6, 9], "transient": 11, "transit": 2, "transmit": [4, 6, 11, 12], "treat": 11, "tri": [3, 12], "trigger": [0, 2, 6, 8, 11], "trim": 9, "true": 3, "try": [4, 6], "tsx": 11, "tti": [9, 12], "tti_extcap_head": 6, "tti_ibi_thld": [6, 9], "tti_ibi_thld_stat": 6, "tti_rx_data_thld": [6, 9], "tti_rx_data_thld_stat": 6, "tti_rx_desc_thld": [6, 9], "tti_rx_desc_thld_stat": 6, "tti_section_offset": 6, "tti_tx_data_thld": [6, 9], "tti_tx_data_thld_stat": 6, "tti_tx_desc_thld": [6, 9], "tti_tx_desc_thld_stat": 6, "two": [3, 9, 11, 12], "tx": [2, 9, 10, 11, 12], "tx_buf_thld": [0, 9, 11], "tx_data": 6, "tx_data_buffer_s": 6, "tx_data_rst": 6, "tx_data_thld": 6, "tx_data_thld_forc": 6, "tx_data_thld_stat": [6, 9], "tx_data_thld_stat_en": 6, "tx_desc": 6, "tx_desc_buffer_s": 6, "tx_desc_rst": 6, "tx_desc_stat": [6, 9], "tx_desc_thld": 6, "tx_desc_thld_forc": 6, "tx_desc_thld_stat": [6, 9], "tx_desc_thld_stat_en": 6, "tx_desc_timeout": [6, 9], "tx_fifo_depth": 0, "tx_start_thld": 6, "tx_thld_signal_en": 11, "tx_thld_stat": [0, 9, 11], "type": [6, 9, 11, 12], "uart": [9, 13], "unaccept": 6, "under": 8, "underflow": 11, "undergon": 8, "underli": 2, "underrun": 6, "unit": 5, "unknown": 6, "unless": [3, 6], "unrecover": 9, "until": [4, 6, 8, 12], "up": [2, 3, 6, 8, 11, 13], "updat": [2, 9, 11, 12], "upload": 12, "upon": [8, 11, 12], "us": [0, 2, 3, 5, 6, 8, 9, 10, 12, 13, 14], "usag": 1, "user": 0, "util": 0, "uvm": 5, "v": [3, 7], "v1": [8, 12], "valid": [2, 6, 7, 8, 9, 11], "valu": [0, 6, 8, 9, 11, 14], "vddio1": 13, "veer": 9, "vendor": [2, 7, 8, 9, 10, 15], "veri": 2, "verifi": [5, 8, 11], "veril": [3, 5], "version": [6, 10], "via": [0, 6, 7, 8, 9, 11, 14], "view": [2, 9, 15], "violat": 6, "virtual": [3, 6], "voltag": 13, "w": 6, "w1c": 6, "wa": [3, 6, 9, 11, 13], "wai": [2, 3, 6, 8], "wait": [4, 6, 11], "want": 3, "waveform": 14, "we": [3, 8, 13, 14], "weak": 3, "websit": 10, "well": [8, 15], "were": 11, "when": [0, 2, 3, 4, 6, 8, 9, 11, 12, 14], "where": [2, 11], "whether": [3, 4, 8, 9], "which": [1, 2, 3, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15], "while": [3, 11], "whole": [2, 3, 12], "wide": [2, 6], "width": 6, "window": 6, "within": [3, 8, 14], "without": [2, 3], "word": 2, "worth": 14, "would": 8, "wrapper": 3, "writabl": 2, "write": [0, 2, 8, 9, 11, 13, 15], "write_test": 13, "written": [2, 6, 11, 12], "wroc": 11, "x": [3, 12], "xfer_data_port": [0, 11], "yaml": 1, "you": 6, "z": [3, 4], "zephyr": 13, "zero": [11, 12]}, "titles": ["Controller Interface Queues", "Configuring the I3C Core", "Controller Interfaces", "Physical Layer", "Standby Controller", "Design verification", "Specification for I3C Vendor-Specific Extended Capabilities", "I3C Core - documentation", "Boot and Initialization", "Integration with Caliptra Subsystem", "Introduction", "Normal operation", "Recovery flow", "FPGA Validation Platform", "Electrical and timing specifications", "Overview"], "titleterms": {"": 7, "0x02": 6, "0x12": 6, "0xc0": 6, "0xc1": 6, "0xc4": 6, "1": [3, 4], "2": [3, 4], "3": 3, "5": [3, 4], "7": 3, "In": [6, 11], "access": 12, "address": [2, 11], "ahb": 2, "amd": 13, "antmicro": 13, "arbitr": 4, "assign": 11, "attach": 11, "avail": 14, "axi": 2, "band": [6, 11], "between": 9, "boot": 8, "bu": [2, 3, 4, 6, 14], "caliptra": 9, "capabl": [6, 7], "characterist": 2, "clock": [3, 9, 14], "command": [0, 11], "common": 3, "commun": 2, "condit": 14, "config": 6, "configur": [1, 8, 14], "connect": 9, "context": 11, "control": [0, 2, 4, 6, 8, 9, 14], "core": [1, 7], "csr": 12, "dat": 2, "data": [6, 11], "dct": 2, "debug": 13, "descriptor": [6, 11], "design": [5, 7], "detach": 11, "devic": [2, 9, 11, 13], "divis": 9, "document": 7, "drain": 14, "dreamsourcelab": 13, "dslogic": 13, "dynam": 11, "electr": 14, "entdaa": 11, "enumer": 11, "error": [6, 9], "evalu": 13, "extend": [6, 7], "fall": 14, "firmwar": 6, "flow": [7, 12], "format": 6, "fpga": 13, "free": 14, "futur": 6, "group": 11, "handl": 11, "handler": 12, "hardwar": 7, "hci": 2, "header": 13, "high": 14, "hold": 14, "host": 2, "i": 13, "i2c": [3, 15], "i3c": [1, 3, 6, 7, 12, 13], "ibi": [6, 11], "id": [6, 9], "idea": 6, "idl": 14, "immedi": 11, "info": 13, "inform": 6, "initi": [8, 11], "integr": [7, 9], "interfac": [0, 2, 6, 9], "interrupt": [6, 9, 11], "introduct": 10, "kernel": 11, "kit": 13, "layer": 3, "legaci": 15, "level": 15, "line": 3, "linux": 11, "low": 14, "manag": [6, 11], "manual": 7, "minim": 8, "mix": 3, "mode": [6, 15], "mpsoc": 13, "mx": 13, "normal": [11, 12], "notif": 9, "nxp": 13, "open": 14, "oper": [6, 11, 12], "oversampl": 14, "overview": 15, "peripher": 9, "phy": 3, "physic": 3, "plan": 5, "platform": 13, "plu": 13, "power": 11, "primari": 8, "procedur": 13, "programm": 7, "provis": 9, "pull": 14, "push": 14, "queue": [0, 2, 6], "read": [6, 12], "recoveri": [6, 7, 12], "refer": 7, "regist": [2, 6, 14], "regular": 11, "reset": [9, 11], "respons": [0, 11], "rise": 14, "rt600": 13, "rx": [0, 6], "scl": 3, "sda": 3, "secondari": 8, "secur": 6, "setup": 14, "soc": 6, "specif": [6, 14], "speed": 14, "standbi": [4, 6], "static": 11, "statu": 2, "structur": 6, "subsystem": 9, "synchron": 3, "system": 2, "tabl": 2, "target": [6, 9], "test": [9, 13], "threshold": 0, "time": 14, "toolkit": 13, "top": 15, "transact": 6, "transfer": 11, "tti": 6, "tti_control": 6, "tti_data_buffer_thld_control": 6, "tti_ibi_queue_s": 6, "tti_ibi_queue_thld_control": 6, "tti_interrupt_en": 6, "tti_interrupt_forc": 6, "tti_interrupt_statu": 6, "tti_queue_s": 6, "tti_queue_thld_control": 6, "tti_reset_control": 6, "tti_rx_data_port": 6, "tti_rx_desc_queue_port": 6, "tti_statu": 6, "tti_tx_data_port": 6, "tti_tx_desc_queue_port": 6, "tx": [0, 6], "ultrascal": 13, "us": 11, "v": 14, "valid": 13, "vendor": 6, "verif": [5, 7], "via": 12, "write": [6, 12], "zcu106": 13, "zynq": 13}})