// Seed: 427415451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wor id_15,
    input wor id_16
    , id_21,
    output supply0 id_17,
    input wor id_18,
    output uwire id_19
);
  wire id_22;
  assign id_21 = id_2 == 1;
  module_0 modCall_1 (
      id_22,
      id_21,
      id_22,
      id_22
  );
endmodule
