{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554589412703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554589412710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 18:23:32 2019 " "Processing started: Sat Apr 06 18:23:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554589412710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589412710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589412710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554589413524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554589413525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_sign_extend_17_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_sign_extend_17_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_sign_extend_17_32 " "Found entity 1: z_sign_extend_17_32" {  } { { "processor/z_sign_extend_17_32.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_sign_extend_17_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_shiftreg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_shiftreg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_shiftreg_32 " "Found entity 1: z_shiftreg_32" {  } { { "processor/z_shiftreg_32.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_shiftreg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_64.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_64 " "Found entity 1: z_reg_64" {  } { { "processor/z_reg_64.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_reg_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_32 " "Found entity 1: z_reg_32" {  } { { "processor/z_reg_32.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_27.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_27 " "Found entity 1: z_reg_27" {  } { { "processor/z_reg_27.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_reg_27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_12.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_12 " "Found entity 1: z_reg_12" {  } { { "processor/z_reg_12.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_reg_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_pmux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_pmux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_pmux_3 " "Found entity 1: z_pmux_3" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_pmux_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_neq0_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_neq0_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_neq0_32 " "Found entity 1: z_neq0_32" {  } { { "processor/z_neq0_32.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_neq0_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_neq_12.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_neq_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_neq_12 " "Found entity 1: z_neq_12" {  } { { "processor/z_neq_12.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_neq_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_mux_8 " "Found entity 1: z_mux_8" {  } { { "processor/z_mux_8.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_mux_4 " "Found entity 1: z_mux_4" {  } { { "processor/z_mux_4.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_latch_assert.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_latch_assert.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_latch_assert " "Found entity 1: z_latch_assert" {  } { { "processor/z_latch_assert.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_latch_assert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_equals_5.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_equals_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_equals_5 " "Found entity 1: z_equals_5" {  } { { "processor/z_equals_5.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_equals_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_dflipflop " "Found entity 1: z_dflipflop" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_32 " "Found entity 1: z_decoder_32" {  } { { "processor/z_decoder_32.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_decoder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_16.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_16 " "Found entity 1: z_decoder_16" {  } { { "processor/z_decoder_16.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_decoder_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_4 " "Found entity 1: z_decoder_4" {  } { { "processor/z_decoder_4.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_decoder_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_2 " "Found entity 1: z_decoder_2" {  } { { "processor/z_decoder_2.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_branch_predictor " "Found entity 1: z_branch_predictor" {  } { { "processor/z_branch_predictor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_adder_select_4x8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_adder_select_4x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_adder_select_4x8 " "Found entity 1: z_adder_select_4x8" {  } { { "processor/z_adder_select_4x8.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_adder_select_4x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_adder_cl_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_adder_cl_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_adder_cl_8x1 " "Found entity 1: z_adder_cl_8x1" {  } { { "processor/z_adder_cl_8x1.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/z_adder_cl_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_rshift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_rshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_rshift " "Found entity 1: x_rshift" {  } { { "processor/x_rshift.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_rshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_negator.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_negator.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_negator " "Found entity 1: x_negator" {  } { { "processor/x_negator.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_negator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_mult_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_mult_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_mult_shiftreg " "Found entity 1: x_mult_shiftreg" {  } { { "processor/x_mult_shiftreg.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_mult_shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_mult " "Found entity 1: x_mult" {  } { { "processor/x_mult.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_lshift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_lshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_lshift " "Found entity 1: x_lshift" {  } { { "processor/x_lshift.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_lshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div_subtractor " "Found entity 1: x_div_subtractor" {  } { { "processor/x_div_subtractor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_div_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div_partial.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div_partial.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div_partial " "Found entity 1: x_div_partial" {  } { { "processor/x_div_partial.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_div_partial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div_lshift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div_lshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div_lshift " "Found entity 1: x_div_lshift" {  } { { "processor/x_div_lshift.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_div_lshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div " "Found entity 1: x_div" {  } { { "processor/x_div.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_comparator " "Found entity 1: x_comparator" {  } { { "processor/x_comparator.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_alu " "Found entity 1: x_alu" {  } { { "processor/x_alu.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_adder_select_4x8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_adder_select_4x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_adder_select_4x8 " "Found entity 1: x_adder_select_4x8" {  } { { "processor/x_adder_select_4x8.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_adder_select_4x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_adder_cl_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_adder_cl_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_adder_cl_8x1 " "Found entity 1: x_adder_cl_8x1" {  } { { "processor/x_adder_cl_8x1.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/x_adder_cl_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(32) " "Verilog HDL warning at regfile.v(32): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/regfile.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421958 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(33) " "Verilog HDL warning at regfile.v(33): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/regfile.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421959 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(38) " "Verilog HDL warning at regfile.v(38): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/regfile.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421959 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(39) " "Verilog HDL warning at regfile.v(39): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/regfile.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor_skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor_skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_skeleton " "Found entity 1: processor_skeleton" {  } { { "processor/processor_skeleton.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor_skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(406) " "Verilog HDL warning at processor.v(406): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 406 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(407) " "Verilog HDL warning at processor.v(407): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(408) " "Verilog HDL warning at processor.v(408): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(409) " "Verilog HDL warning at processor.v(409): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421974 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(410) " "Verilog HDL warning at processor.v(410): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554589421974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "processor/imem.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_dmem " "Found entity 1: processor_dmem" {  } { { "processor/dmem.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589421994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589421994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/d_reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/d_reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_reg_32 " "Found entity 1: d_reg_32" {  } { { "processor/d_reg_32.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/d_reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/d_dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/d_dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_dffe_ref " "Found entity 1: d_dffe_ref" {  } { { "processor/d_dffe_ref.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/d_dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/adder_half.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/adder_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_half " "Found entity 1: adder_half" {  } { { "processor/adder_half.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/adder_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/adder_full.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/adder_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_full " "Found entity 1: adder_full" {  } { { "processor/adder_full.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/adder_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422059 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor processor.v(1) " "Verilog HDL error at processor.v(1): module \"processor\" cannot be declared more than once" {  } { { "processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1554589422064 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor processor.v(51) " "HDL info at processor.v(51): see declaration for object \"processor\"" {  } { { "processor/processor.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/processor/processor.v" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554589422064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_imem " "Found entity 1: processor_imem" {  } { { "imem.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422122 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "vga_controller.v(144) " "Verilog HDL Event Control warning at vga_controller.v(144): Event Control contains a complex event expression" {  } { { "vga_controller.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/vga_controller.v" 144 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1554589422126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422137 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_object " "Found entity 2: color_object" {  } { { "vga_controller.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/vga_controller.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422137 ""} { "Info" "ISGN_ENTITY_NAME" "3 calcCord " "Found entity 3: calcCord" {  } { { "vga_controller.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/vga_controller.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/gc124/Desktop/gouttham/350final/lab6/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554589422160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gc124/Desktop/gouttham/350final/lab6/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/gc124/Desktop/gouttham/350final/lab6/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554589422313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 06 18:23:42 2019 " "Processing ended: Sat Apr 06 18:23:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554589422313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554589422313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554589422313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422313 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554589422888 ""}
