// Seed: 1892728478
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri   id_6,
    input  tri0  id_7,
    output wor   id_8
);
  assign id_3 = id_2;
  assign module_1.id_23 = 0;
  always return -1;
  id_10(
      1, 1'b0
  );
  tri1 id_11;
  supply1 id_12;
  wire id_13;
  assign id_11 = id_6;
  assign id_12 = id_6;
  wire id_14, id_15;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    id_27 = 1'b0,
    input tri id_12,
    output tri id_13,
    input wire id_14,
    input wire id_15,
    output supply0 id_16,
    input supply1 id_17,
    output supply1 id_18,
    output tri0 id_19,
    input wand id_20,
    output tri1 id_21,
    output wor id_22,
    output tri0 id_23,
    input uwire id_24,
    input wand id_25,
    id_28
);
  assign id_16 = (1);
  always id_6 = 1;
  assign id_27 = id_0 - 1;
  module_0 modCall_1 (
      id_3,
      id_25,
      id_25,
      id_1,
      id_9,
      id_21,
      id_3,
      id_20,
      id_18
  );
  wire id_29;
endmodule
