Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Mon Jun 17 15:12:29 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file arkanoid_top_power_routed.rpt -pb arkanoid_top_power_summary_routed.pb -rpx arkanoid_top_power_routed.rpx
| Design           : arkanoid_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 46.585 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 46.071                           |
| Device Static (W)        | 0.514                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     9.846 |     4342 |       --- |             --- |
|   LUT as Logic           |     8.639 |     2324 |     20800 |           11.17 |
|   LUT as Distributed RAM |     0.432 |      256 |      9600 |            2.67 |
|   CARRY4                 |     0.296 |      107 |      8150 |            1.31 |
|   Register               |     0.278 |     1047 |     41600 |            2.52 |
|   F7/F8 Muxes            |     0.124 |       99 |     32600 |            0.30 |
|   BUFG                   |     0.076 |        8 |        32 |           25.00 |
|   Others                 |     0.000 |      104 |       --- |             --- |
| Signals                  |    13.234 |     3466 |       --- |             --- |
| Block RAM                |     6.176 |     43.5 |        50 |           87.00 |
| MMCM                     |     4.110 |        1 |         5 |           20.00 |
| I/O                      |    12.706 |       47 |       170 |           27.65 |
| Static Power             |     0.514 |          |           |                 |
| Total                    |    46.585 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    29.135 |      28.780 |      0.355 |
| Vccaux    |       1.800 |     2.779 |       2.726 |      0.053 |
| Vcco33    |       3.300 |     3.590 |       3.589 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.563 |       0.540 |      0.024 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| arkanoid_top                |    46.071 |
|   el_multiboot              |     0.658 |
|     el_multiboot            |     0.658 |
|   keyb                      |     0.080 |
|     ps2                     |     0.037 |
|   mouse                     |     0.108 |
|   pm                        |    27.266 |
|     IC12                    |     6.025 |
|       u0                    |     5.909 |
|     IC13                    |     0.176 |
|     IC15                    |     0.106 |
|     IC16                    |     1.025 |
|     IC17                    |     1.010 |
|     IC2                     |     2.170 |
|     IC21                    |     0.110 |
|     IC22                    |     0.025 |
|     IC23                    |     0.029 |
|     IC24                    |     0.033 |
|     IC27                    |     0.016 |
|     IC3                     |     0.071 |
|     IC31                    |     0.001 |
|     IC32                    |     0.140 |
|     IC35                    |     0.088 |
|     IC36                    |     0.043 |
|     IC37                    |     0.099 |
|     IC38                    |     0.556 |
|     IC39                    |     4.205 |
|     IC40                    |     0.046 |
|     IC45                    |     0.002 |
|     IC47                    |     0.360 |
|     IC48                    |     0.322 |
|     IC49                    |     0.330 |
|     IC5                     |     0.088 |
|     IC50                    |     0.165 |
|     IC51                    |     0.184 |
|     IC52                    |     0.146 |
|     IC57                    |     0.236 |
|     IC58                    |     0.278 |
|     IC59                    |     0.198 |
|     IC6                     |     0.007 |
|     IC62                    |     1.026 |
|     IC63                    |     1.010 |
|     IC64                    |     1.029 |
|     IC65                    |     0.021 |
|     IC67                    |     0.075 |
|     IC68                    |     0.941 |
|     IC73                    |     0.052 |
|     IC74                    |     0.006 |
|     IC76                    |     0.061 |
|     IC77                    |     0.076 |
|     IC78                    |     0.211 |
|     IC81                    |     0.309 |
|     IC86                    |     0.005 |
|     IC87                    |     0.043 |
|     line_doubler            |     4.038 |
|       ram1_reg_0_63_0_2     |     0.009 |
|       ram1_reg_0_63_3_5     |     0.008 |
|       ram1_reg_0_63_6_8     |     0.009 |
|       ram1_reg_0_63_9_11    |     0.014 |
|       ram1_reg_128_191_0_2  |     0.009 |
|       ram1_reg_128_191_3_5  |     0.008 |
|       ram1_reg_128_191_6_8  |     0.008 |
|       ram1_reg_128_191_9_11 |     0.010 |
|       ram1_reg_192_255_0_2  |     0.009 |
|       ram1_reg_192_255_3_5  |     0.007 |
|       ram1_reg_192_255_6_8  |     0.008 |
|       ram1_reg_192_255_9_11 |     0.013 |
|       ram1_reg_256_319_0_2  |     0.009 |
|       ram1_reg_256_319_3_5  |     0.008 |
|       ram1_reg_256_319_6_8  |     0.008 |
|       ram1_reg_256_319_9_11 |     0.011 |
|       ram1_reg_320_383_0_2  |     0.009 |
|       ram1_reg_320_383_3_5  |     0.008 |
|       ram1_reg_320_383_6_8  |     0.008 |
|       ram1_reg_320_383_9_11 |     0.014 |
|       ram1_reg_384_447_0_2  |     0.009 |
|       ram1_reg_384_447_3_5  |     0.008 |
|       ram1_reg_384_447_6_8  |     0.008 |
|       ram1_reg_384_447_9_11 |     0.012 |
|       ram1_reg_448_511_0_2  |     0.010 |
|       ram1_reg_448_511_3_5  |     0.008 |
|       ram1_reg_448_511_6_8  |     0.009 |
|       ram1_reg_448_511_9_11 |     0.011 |
|       ram1_reg_64_127_0_2   |     0.009 |
|       ram1_reg_64_127_3_5   |     0.009 |
|       ram1_reg_64_127_6_8   |     0.008 |
|       ram1_reg_64_127_9_11  |     0.012 |
|       ram2_reg_0_63_0_2     |     0.009 |
|       ram2_reg_0_63_3_5     |     0.007 |
|       ram2_reg_0_63_6_8     |     0.008 |
|       ram2_reg_0_63_9_11    |     0.012 |
|       ram2_reg_128_191_0_2  |     0.009 |
|       ram2_reg_128_191_3_5  |     0.007 |
|       ram2_reg_128_191_6_8  |     0.008 |
|       ram2_reg_128_191_9_11 |     0.012 |
|       ram2_reg_192_255_0_2  |     0.009 |
|       ram2_reg_192_255_3_5  |     0.007 |
|       ram2_reg_192_255_6_8  |     0.008 |
|       ram2_reg_192_255_9_11 |     0.015 |
|       ram2_reg_256_319_0_2  |     0.009 |
|       ram2_reg_256_319_3_5  |     0.009 |
|       ram2_reg_256_319_6_8  |     0.008 |
|       ram2_reg_256_319_9_11 |     0.013 |
|       ram2_reg_320_383_0_2  |     0.010 |
|       ram2_reg_320_383_3_5  |     0.008 |
|       ram2_reg_320_383_6_8  |     0.007 |
|       ram2_reg_320_383_9_11 |     0.013 |
|       ram2_reg_384_447_0_2  |     0.009 |
|       ram2_reg_384_447_3_5  |     0.008 |
|       ram2_reg_384_447_6_8  |     0.009 |
|       ram2_reg_384_447_9_11 |     0.013 |
|       ram2_reg_448_511_0_2  |     0.010 |
|       ram2_reg_448_511_3_5  |     0.008 |
|       ram2_reg_448_511_6_8  |     0.008 |
|       ram2_reg_448_511_9_11 |     0.013 |
|       ram2_reg_64_127_0_2   |     0.010 |
|       ram2_reg_64_127_3_5   |     0.008 |
|       ram2_reg_64_127_6_8   |     0.008 |
|       ram2_reg_64_127_9_11  |     0.014 |
|     u_dac                   |     0.073 |
+-----------------------------+-----------+


