{"Source Block": ["oh/elink/hdl/elink.v@268:278@HdlIdDef", "   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n"], "Clone Blocks": [["oh/elink/hdl/elink.v@269:279", "   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n"], ["oh/ecfg/dv/dv_ecfg.v@69:79", "   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n"], ["oh/ecfg/dv/dv_ecfg.v@67:77", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tecfg_cclk_div;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n"], ["oh/ecfg/dv/dv_ecfg.v@72:82", "   wire [11:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@267:277", "   wire [3:0]\t\tecfg_cclk_div;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@266:276", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tecfg_cclk_div;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n"], ["oh/ecfg/dv/dv_ecfg.v@70:80", "   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n"], ["oh/ecfg/dv/dv_ecfg.v@71:81", "   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@270:280", "   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@272:282", "   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@274:284", "   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\temaxi_emrq_empty;\t// From erx of erx.v\n   wire [102:0]\t\temaxi_emrq_rd_data;\t// From erx of erx.v\n"], ["oh/elink/hdl/elink.v@273:283", "   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\temaxi_emrq_empty;\t// From erx of erx.v\n"], ["oh/ecfg/dv/dv_ecfg.v@73:83", "   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [31:0]\t\tmi_data_out;\t\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@264:274", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tecfg_cclk_div;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@276:286", "   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\temaxi_emrq_empty;\t// From erx of erx.v\n   wire [102:0]\t\temaxi_emrq_rd_data;\t// From erx of erx.v\n   wire\t\t\temaxi_emrq_rd_en;\t// From emaxi of emaxi.v\n   wire\t\t\temaxi_emrr_full;\t// From etx of etx.v\n"], ["oh/elink/hdl/elink.v@265:275", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tecfg_cclk_div;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n"], ["oh/ecfg/dv/dv_ecfg.v@68:78", "   wire [3:0]\t\tecfg_cclk_div;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_cclk_en;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_cclk_pllcfg;\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_coreid;\t\t// From ecfg of ecfg.v\n   wire [11:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_loopback_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_sw_reset;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@271:281", "   wire [8:0]\t\tecfg_datain;\t\t// From erx of erx.v\n   wire [10:0]\t\tecfg_dataout;\t\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n   wire\t\t\tecfg_rx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n"], ["oh/elink/hdl/elink.v@275:285", "   wire\t\t\tecfg_rx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_rx_mmu_mode;\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_clkdiv;\t\t// From ecfg of ecfg.v\n   wire [3:0]\t\tecfg_tx_ctrl_mode;\t// From ecfg of ecfg.v\n   wire [15:0]\t\tecfg_tx_debug_signals;\t// From etx of etx.v\n   wire\t\t\tecfg_tx_enable;\t\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_gpio_mode;\t// From ecfg of ecfg.v\n   wire\t\t\tecfg_tx_mmu_mode;\t// From ecfg of ecfg.v\n   wire\t\t\temaxi_emrq_empty;\t// From erx of erx.v\n   wire [102:0]\t\temaxi_emrq_rd_data;\t// From erx of erx.v\n   wire\t\t\temaxi_emrq_rd_en;\t// From emaxi of emaxi.v\n"]], "Diff Content": {"Delete": [[273, "   wire [15:0]\t\tecfg_rx_debug_signals;\t// From erx of erx.v\n"]], "Add": [[273, "   wire [15:0]\t\tecfg_rx_debug;\t\t// From erx of erx.v\n"]]}}