{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 15:51:38 2022 " "Info: Processing started: Sat Apr 16 15:51:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ring_bell -c ring_bell " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ring_bell -c ring_bell" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ring_bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_bell-arc " "Info: Found design unit 1: ring_bell-arc" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ring_bell " "Info: Found entity 1: ring_bell" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ring_bell " "Info: Elaborating entity \"ring_bell\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "temp\[0\] ring_bell.vhd(21) " "Error (10818): Can't infer register for \"temp\[0\]\" at ring_bell.vhd(21) because it does not hold its value outside the clock edge" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ring_bell.vhd(16) " "Info (10041): Inferred latch for \"temp\[0\]\" at ring_bell.vhd(16)" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "temp\[1\] ring_bell.vhd(21) " "Error (10818): Can't infer register for \"temp\[1\]\" at ring_bell.vhd(21) because it does not hold its value outside the clock edge" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ring_bell.vhd(16) " "Info (10041): Inferred latch for \"temp\[1\]\" at ring_bell.vhd(16)" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "temp\[2\] ring_bell.vhd(21) " "Error (10818): Can't infer register for \"temp\[2\]\" at ring_bell.vhd(21) because it does not hold its value outside the clock edge" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ring_bell.vhd(16) " "Info (10041): Inferred latch for \"temp\[2\]\" at ring_bell.vhd(16)" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ring_bell.vhd(21) " "Error (10822): HDL error at ring_bell.vhd(21): couldn't implement registers for assignments on this clock edge" {  } { { "ring_bell.vhd" "" { Text "C:/Users/Áèôç/Desktop/Êý×ÖÂß¼­¿ÎÉè/project/ring_bell/ring_bell.vhd" 21 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 16 15:51:38 2022 " "Error: Processing ended: Sat Apr 16 15:51:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
