/**
 * Local APIC model.
 *
 * Copyright (C) 2010, Bernhard Kauer <bk@vmmon.org>
 *
 * This file is part of Vancouver.
 *
 * Vancouver is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Vancouver is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * General Public License version 2 for more details.
 */

#ifndef REGBASE
#include "nul/motherboard.h"
#include "nul/vcpu.h"


class X2Apic : public StaticReceiver<X2Apic>
{
  DBus<CpuMessage> &_executor;
  unsigned long long _msr;
  bool in_x2apic_mode;
#define REGBASE "../model/lapic.cc"
#include "model/reg.h"

  /**
   * Update the APIC base MSR.
   */
  bool update_msr(unsigned long long value) {
    const unsigned long long mask = ((1ull << (Config::PHYS_ADDR_SIZE)) - 1) &  ~0x6ffull;
    if (value & ~mask) return false;
    _msr = value;
    CpuMessage msg(1, 3, 2, _msr & 0x800 ? 0 : 2);
    _executor.send(msg);
    return true;
  }

  void send_ipi(unsigned icr, unsigned dst) {
   
  }
    

public:
  bool  receive(MessageMemRead &msg)
  {
    if (!in_range(_msr & ~0xfff, msg.phys, 0x1000) || msg.count != 4) return false;
    if (msg.phys & 0xf
	|| ((msg.phys & 0xfff) + msg.count) > 0x40*4
	|| !X2Apic_read((msg.phys >> 4) & 0x3f, reinterpret_cast<unsigned *>(msg.ptr)[0]))
      {}// XXX error indication
    return true;
  }


  bool  receive(MessageMemWrite &msg)
  {
    if (!in_range(_msr & ~0xfff, msg.phys, 0x1000) || msg.count != 4) return false;
    if (msg.phys & 0xf
	|| ((msg.phys & 0xfff) + msg.count) > 0x40*4
	|| !X2Apic_write((msg.phys >> 4) & 0x3f, reinterpret_cast<unsigned *>(msg.ptr)[0]))
      {}// XXX error indication
    return true;
  }


  bool  receive(MessageMemAlloc &msg)
  {
    if ((_msr & ~0xfff) != msg.phys1) return false;
    /**
     * we return true without setting msg.ptr and thus nobody else can
     * claim this region
     */
    return true;
  }


  bool  receive(CpuMessage &msg) {
    switch (msg.type) {
    case CpuMessage::TYPE_RDMSR:
      // handle APIC base MSR
      if (msg.cpu->ecx == 0x1b) {
	msg.cpu->edx_eax(_msr);
	return true;
      }
      // check whether the register is available
      if (!in_range(msg.cpu->ecx, 0x800, 64)
	  || !in_x2apic_mode
	  || msg.cpu->ecx == 0x831
	  || msg.cpu->ecx == 0x80e) return false;

      // read register
      if (!X2Apic_read(msg.cpu->ecx & 0x3f, msg.cpu->eax)) return false;

      // only the ICR has an upper half
      msg.cpu->edx = (msg.cpu->ecx == 0x830) ? _ICR1 : 0;
      return true;
    case CpuMessage::TYPE_WRMSR: {
      // handle APIC base MSR
      if (msg.cpu->ecx == 0x1b)  return update_msr(msg.cpu->edx_eax());
      // check whether the register is available
      if (!in_range(msg.cpu->ecx, 0x800, 64)
	  || !in_x2apic_mode
	  || msg.cpu->ecx == 0x831
	  || msg.cpu->ecx == 0x80e
	  || msg.cpu->edx && msg.cpu->ecx != 0x830) return false;

      // self IPI?
      if (msg.cpu->ecx == 0x83f && msg.cpu->eax < 0x100 && !msg.cpu->edx) {
	send_ipi(0x40000| msg.cpu->eax, 0);
	return true;
      }

      unsigned old_ICR1 = _ICR1;
      // write upper half of the ICR
      if (msg.cpu->ecx == 0x830) _ICR1 = msg.cpu->edx;

      // write lower half in strict mode with reserved bit checking
      if (!X2Apic_write(msg.cpu->ecx & 0x3f, msg.cpu->eax, true)) {
	_ICR1 = old_ICR1;
	return false;
      }
      return true;
    }
    case CpuMessage::TYPE_CPUID:
    case CpuMessage::TYPE_CPUID_WRITE:
    case CpuMessage::TYPE_RDTSC:
    default:
      return false;
    }
  }


  bool  receive(MessageLegacy &msg) {
    if (msg.type == MessageLegacy::RESET)
      return update_msr(_ID ? 0xfee00800 : 0xfee00900);
    return false;
  }

  X2Apic(DBus<CpuMessage> &executor, unsigned initial_apic_id) : _executor(executor), in_x2apic_mode(false) {
    _ID = initial_apic_id;

    // propagate initial APIC id
    CpuMessage msg(1, 3, 0xffffff, _ID << 24);
    executor.send(msg);
  }
};


PARAM(x2apic, {
    if (!mb.last_vcpu) Logging::panic("no VCPU for this APIC");

    X2Apic *dev = new X2Apic(mb.last_vcpu->executor, argv[0]);
    mb.bus_legacy.add(dev, &X2Apic::receive_static<MessageLegacy>);
    mb.last_vcpu->executor.add(dev, &X2Apic::receive_static<CpuMessage>);
    mb.last_vcpu->memread. add(dev, &X2Apic::receive_static<MessageMemRead>);
    mb.last_vcpu->memwrite.add(dev, &X2Apic::receive_static<MessageMemWrite>);
    mb.last_vcpu->memalloc.add(dev, &X2Apic::receive_static<MessageMemAlloc>);
  },
  "x2apic:inital_apic_id - provide an x2 APIC for every CPU",
  "Example: 'x2apic:2'",
  "If no initial_apic_id is given, a new free one is used.");
#else
      // XXX calculate CCR+PPR
REGSET(X2Apic,
       REG_RW(_ID,            0x02,          0, 0)
       REG_RO(_VERSION,       0x03, 0x00050014)
       REG_WR(_ICR,           0x30,          0, 0x000ccfff, 0, 0, send_ipi(_ICR, _ICR1))
       REG_RW(_ICR1,          0x31,          0, 0xff000000)
       REG_RW(_TIMER,         0x32, 0x00010000, 0x310ff)
       REG_RW(_TERM,          0x33, 0x00010000, 0x117ff)
       REG_RW(_PERF,          0x34, 0x00010000, 0x117ff)
       REG_RW(_LINT0,         0x35, 0x00010000, 0x1f7ff)
       REG_RW(_LINT1,         0x36, 0x00010000, 0x1f7ff)
       REG_RW(_ERROR,         0x37, 0x00010000, 0x110ff)
       REG_RW(_INITIAL_COUNT, 0x38,          0, ~0u)
       REG_RW(_CURRENT_COUNT, 0x39,          0, ~0u)
       REG_RW(_DIVIDE_CONFIG, 0x3e,          0, 0xb))
#endif
