
Name of design : fft_chip
Number of cell instances in the design : 15404
Number of cell instance masters in the library : 150

Processing power net VSS ...
Number of power net wires : 201
Number of vias : 4143
Average power dissipation in fft_chip :  1000.00 mW
Power supply voltage :     1.98 V
Assigning vias begins
Assigning power net wires ...
Reading virtual power pads
Extracting power net VSS ...
Number of power pad nodes connecting to power net VSS : 12
Number of power pad nodes reaching to the power ports of the leaf cells or blocks : 12
Number of resistors in VSS : 7824
Number of nodes in VSS : 6277
Performing network simulation
Assigning netlists to simulation engine begins
Assigning netlists to simulation engine finished
Maximum IR drop in fft_chip : 114.86 mV
Maximum current in fft_chip : 95.565 mA

Processing power net VDD ...
Number of power net wires : 282
Number of vias : 4188
Average power dissipation in fft_chip :  1000.00 mW
Power supply voltage :     1.98 V
Assigning vias begins
Assigning power net wires ...
Reading virtual power pads
Extracting power net VDD ...
Number of power pad nodes connecting to power net VDD : 28
Number of power pad nodes reaching to the power ports of the leaf cells or blocks : 28
Number of resistors in VDD : 8208
Number of nodes in VDD : 6600
Performing network simulation
Assigning netlists to simulation engine begins
Assigning netlists to simulation engine finished
Maximum IR drop in fft_chip : 110.78 mV
Maximum current in fft_chip : 48.559 mA
Overall takes     0.31 seconds
