Feng Liang , Luwen Zhang , Shaochong Lei , Guohe Zhang , Kaile Gao , Bin Liang, Test patterns of multiple SIC vectors: theory and application in BIST schemes, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.4, p.614-623, April 2013
Dheepakkumaran Jayaraman , Rajamani Sethuram , Spyros Tragoudas, Gating internal nodes to reduce power during scan shift, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA
Mahshid Mojtabavi Naeini , Chia Yee Ooi, A novel scan architecture for low power scan-based testing, VLSI Design, 2015, p.3-3, January 2015
