;redcode
;assert 1
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #12, @0
	SUB #12, @0
	MOV -7, <-920
	SLT 721, -0
	SUB #42, @201
	SUB #42, @201
	SUB @87, <592
	SUB @87, <592
	SUB 12, @10
	ADD 270, 30
	SUB @-127, -100
	SUB -107, <-120
	MOV -1, <-21
	SUB #42, @201
	SUB @-127, 101
	SLT 721, -0
	SUB #42, @201
	ADD -1, <-20
	SPL 57, 20
	SUB -704, <-20
	SUB 12, @10
	ADD #270, @0
	SUB 12, @10
	SUB #0, -46
	SUB -107, <-120
	SUB @-127, -100
	ADD -1, <-20
	MOV 300, 90
	SUB @-127, 101
	SUB #0, -46
	SUB -107, <-120
	SUB #0, -46
	MOV -1, <-21
	SUB 121, 100
	SPL 7, @20
	SPL 0, <-461
	SUB @-127, 101
	SUB @-127, 101
	SUB @-127, 101
	SPL 0, <-461
	SPL 0, <-461
	CMP -207, <-120
	SPL 0, <-461
	CMP -207, <-120
	SPL 0, <-461
	CMP -207, <-120
	CMP -207, <-120
