Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 15:16:38 2025
| Host         : BERNA-R7X3D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   564 |
|    Minimum number of control sets                        |   564 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   820 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   564 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |   225 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     9 |
| >= 16              |   185 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             751 |          324 |
| No           | No                    | Yes                    |              99 |           33 |
| No           | Yes                   | No                     |             416 |          191 |
| Yes          | No                    | No                     |           10110 |         4094 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1428 |          399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                        Enable Signal                                                                                        |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_qual                                         |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                     |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[0].srl_nx1/shift_qual                                         |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                     |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea              |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea              |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_8                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_8                                                      | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_8                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_8                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__4_n_8                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                      |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_8                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                          | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_8                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_8                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_8                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_1_fu_1673/flow_control_loop_pipe_sequential_init_U/empty_fu_24                                                                         |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_8                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__4_n_8                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                               |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                   |                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_8                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_8                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_8                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state1                                                                                                                      |                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577/flow_control_loop_pipe_sequential_init_U/E[0]                                      |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push67_out                                                                 |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/control_s_axi_U/rdata[31]_i_2_n_8                                                                                                                              |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/i_7_in_fu_52                              |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state37                                                                                                                                              | design_1_i/sha256_top_0/inst/ap_CS_fsm[25]_i_1_n_8                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_req[0]                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/E[0]       | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845_ap_start_reg_reg[0] |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state25                                                                                                                                              | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/E[0]                                | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                             |                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/E[0]                                      |                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_21[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_13[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101148_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_3[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101182_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_30[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101138_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_14[0]                                               |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_1[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101156_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_19[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_29[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101162_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_8                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101172_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_24[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_16[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[1]_0[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_15[0]                                               |                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101120_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101184_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101144_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101132_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101164_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101176_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101192_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[2][0]                                                  |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510172_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510176_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101106_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_11[0]                                               |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101178_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_27[0]                                               |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101154_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101188_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510178_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510180_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101128_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[2]_0[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101110_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510182_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510184_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101116_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101118_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510186_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101102_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101158_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/in_data_114_fu_726[7]_i_1_n_8                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/in_data_127_fu_7780                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/p_0_in70_out                                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/in_data_66_fu_534[7]_i_1_n_8                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_26[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_23[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/in_data_78_fu_582[7]_i_1_n_8                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/in_data_99_fu_666[7]_i_1_n_8                                                                                                                                   | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_3[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_8                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_28[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_1[0]                                                |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_0[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_6[0]                                                |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                             |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___2_n_8                                                                              |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                        |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                 |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/E[0]                                                                  |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_5[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                           |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_0[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101100_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg[0]   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_3[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28][0]                                                  |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_4[0]                                                |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[28]_2[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_35[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/control_s_axi_U/aw_hs                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_4[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_1[0]                    |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_2[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_3[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_0[0]                    |                                                                                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33][0]                      |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_106_2_fu_1558/flow_control_loop_pipe_sequential_init_U/E[0]                                      |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_51[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_44[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_8[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_7[0]                    |                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_53[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_45[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_9[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_6[0]                    |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_52[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_48[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_46[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_47[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_5[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_50[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_49[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_37[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_36[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_32[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_22[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_10[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_34[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_17[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_19[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_13[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33][0]                      |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_21[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_43[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_42[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_41[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_38[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_27[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_11[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_20[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_40[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_4[0]                    |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_111_3_fu_1577/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33][0]                      |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_39[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_0[0]                    |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_23[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_18[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_26[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_24[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_25[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_3[0]                    |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_2[0]                    |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_29[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_16[0]                   |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_30[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_15[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_31[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_1[0]                    |                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_33[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_14[0]                   |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_Pipeline_VITIS_LOOP_103_1_fu_1443/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[33]_12[0]                   |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_32[0]                                               |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_33[0]                                               |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_4[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_18[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_6[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_0[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_7[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_5[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_25[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_4[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_9[0]                                                |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_28[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_0[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_35[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[1][0]                                                  |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_4[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_17[0]                                               |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0][0]                                                  |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_5[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_10[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_2[0]                                                |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_1[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_20[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_3[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_12[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_31[0]                                               |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[0]_2[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_6[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3][0]                                                  |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_1[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_34[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_8[0]                                                |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824_ap_start_reg_reg_2[0] |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_top_Pipeline_VITIS_LOOP_52_4_fu_1824/flow_control_loop_pipe_sequential_init_U/i_2_fu_410_reg[3]_22[0]                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/in_data_56_loc_0_reg_13070                                                                                                            | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/in_data_56_loc_0_reg_1307[7]_i_1_n_8                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_reg[7]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101126_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510188_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510190_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510192_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101122_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101114_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101136_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101190_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101186_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101150_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510194_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_510196_out                                                                                                                                            | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101130_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101146_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101152_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101124_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101104_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101108_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101112_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101160_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101134_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101                                                                                                                                                  | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101168_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101142_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101166_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101174_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_fu_5101180_out                                                                                                                                           | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                        |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                 |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                           |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                    |                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                               |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                               |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                               |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/PS7_i_1[0]                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___2_n_8                                                                              |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___2_n_8                                                                              |                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                             |                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                             |                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/PS7_i[0]                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                               |                                                                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                      |                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_8                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                             |                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___2_n_8                                                                              |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                  |                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                  |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                  |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                  |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_8                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_8                                                                          |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                         |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_0                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                              |                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                   |                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                   |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                              |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                         |                                                                                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_8                                                                          |                                                                                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_8                                                                          |                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                         |                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                            |                8 |             15 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr_reg[5]                                                      |                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                   |                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state_reg[m_valid_i]_1[0]                                                              |                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.arsplit_vacancy_reg_0                                                    |                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/i_fu_3700                           |                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_8                                                                          |                                                                                                                                                                                                                                                           |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/i_fu_3700  |                                                                                                                                                                                                                                                           |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                         |                                                                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state23                                                                                                                                              | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state35                                                                                                                                              | design_1_i/sha256_top_0/inst/ap_CS_fsm[25]_i_1_n_8                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/control_s_axi_U/rdata[31]_i_2_n_8                                                                                                                              | design_1_i/sha256_top_0/inst/control_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                      |                                                                                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                                                                                                           |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_8                                                                                              |                                                                                                                                                                                                                                                           |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_8                                                                                           |                                                                                                                                                                                                                                                           |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_33_fu_3500                                        |                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_40_fu_3220                                        |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_45_fu_3020                                        |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_19_fu_4060                                        |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_13_fu_4300                                        |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_11_fu_4380                                        |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_23_fu_3900                                        |                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_17_fu_4140                                        |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_16_fu_4180                                        |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_4_fu_4660                                         |                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_6_fu_4580                                         |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_37_fu_3340                                        |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_39_fu_3260                                        |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_15_fu_4220                                        |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_43_fu_3100                                        |                                                                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_32_fu_3540                                        |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_12_fu_4340                                        |                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_31_fu_3580                                        |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_26_fu_3780                                        |                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_4700                                         |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_14_fu_4260                                        |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_1_fu_4780                                         |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_10_fu_4420                                                                 |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_23_fu_3900                                                                 |                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_6_fu_4580                                                                  |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_21_fu_3980                                                                 |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_25_fu_3820                                                                 |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_20_fu_4020                                                                 |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_27_fu_3740                                                                 |                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_32_fu_3540                                                                 |                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_9_fu_4460                                                                  |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_3_fu_4700                                                                  |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_30_fu_3620                                                                 |                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_35_fu_3420                                                                 |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_45_fu_3020                                                                 |                                                                                                                                                                                                                                                           |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_31_fu_3580                                                                 |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_33_fu_3500                                                                 |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_fu_4820                                                                    |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_24_fu_3860                                                                 |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_28_fu_3700                                                                 |                                                                                                                                                                                                                                                           |               28 |             32 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_46_fu_2980                                                                 |                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_4_fu_4660                                                                  |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_5_fu_4620                                                                  |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_17_fu_4140                                                                 |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_42_fu_3140                                                                 |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_13_fu_4300                                                                 |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_22_fu_3940                                                                 |                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_26_fu_3780                                                                 |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_2_fu_4740                                                                  |                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_34_fu_3460                                                                 |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_47_fu_2940                                                                 |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_7_fu_4540                                                                  |                                                                                                                                                                                                                                                           |               29 |             32 |         1.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_18_fu_4100                                                                 |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_19_fu_4060                                                                 |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_8_fu_4500                                                                  |                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_12_fu_4340                                                                 |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_11_fu_4380                                                                 |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_39_fu_3260                                                                 |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_44_fu_3060                                                                 |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_15_fu_4220                                                                 |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_40_fu_3220                                                                 |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_16_fu_4180                                                                 |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_29_fu_3660                                                                 |                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_37_fu_3340                                                                 |                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_14_fu_4260                                                                 |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_1_fu_4780                                                                  |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_41_fu_3180                                                                 |                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_38_fu_3300                                                                 |                                                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_36_fu_3380                                                                 |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_43_fu_3100                                                                 |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_18_fu_4100                                        |                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_36_fu_3380                                        |                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_42_fu_3140                                        |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913_ap_start_reg                                                                 |                                                                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state11                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state12                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state19                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state21                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state17                                                                                                                                              |                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state18                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state10                                                                                                                                              |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state13                                                                                                                                              |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state14                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state15                                                                                                                                              |                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state20                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state16                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_10_fu_4420                                        |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state2                                                                                                                                               |                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_28_fu_3700                                        |                                                                                                                                                                                                                                                           |               28 |             32 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state27                                                                                                                                              |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state5                                                                                                                                               |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state6                                                                                                                                               |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state7                                                                                                                                               |                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state9                                                                                                                                               |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state3                                                                                                                                               |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state4                                                                                                                                               |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_21_fu_3980                                        |                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state8                                                                                                                                               |                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_20_fu_4020                                        |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_20_fu_522                                                                                                                                                | design_1_i/sha256_top_0/inst/control_s_axi_U/int_header/ap_CS_fsm_reg[0]                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/empty_23_fu_1054                                                                                                                                               | design_1_i/sha256_top_0/inst/ap_CS_fsm[25]_i_1_n_8                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_27_fu_3740                                        |                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cycle_counter_0/inst/reg_out                                                                                                                                                     | design_1_i/cycle_counter_0/inst/p_0_in                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/control_s_axi_U/int_hash_result/int_hash_result_ce1                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_25_fu_3820                                        |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_24_fu_3860                                        |                                                                                                                                                                                                                                                           |               28 |             32 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/control_s_axi_U/ap_busy_out[0]                                                                                                                                 | design_1_i/cycle_counter_0/inst/counter[0]_i_1_n_8                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913_ap_start_reg                                        |                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                         |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/push                                       |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                       |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                         |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/push                                       |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_22_fu_3940                                        |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]        |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_8                                                                                           |                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_8                                                                                              |                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_46_fu_2980                                        |                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_41_fu_3180                                        |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_44_fu_3060                                        |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_fu_4820                                           |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_5_fu_4620                                         |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_47_fu_2940                                        |                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_30_fu_3620                                        |                                                                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_29_fu_3660                                        |                                                                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_8_fu_4500                                         |                                                                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_7_fu_4540                                         |                                                                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_9_fu_4460                                         |                                                                                                                                                                                                                                                           |               27 |             32 |         1.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_35_fu_3420                                        |                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_2_fu_4740                                         |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_34_fu_3460                                        |                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_19_2_fu_845/m_38_fu_3300                                        |                                                                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                               |                                                                                                                                                                                                                                                           |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                         |                                                                                                                                                                                                                                                           |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                        |                                                                                                                                                                                                                                                           |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                |                                                                                                                                                                                                                                                           |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                   |               22 |             41 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                   |               21 |             43 |         2.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state5                                                                                                                      |                                                                                                                                                                                                                                                           |               16 |             56 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_fu_1750_in_data_56_o_ap_vld                                                                                          |                                                                                                                                                                                                                                                           |               19 |             61 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state11                                                                                                                     |                                                                                                                                                                                                                                                           |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state12                                                                                                                     |                                                                                                                                                                                                                                                           |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/ap_CS_fsm_state13                                                                                                                     |                                                                                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/p_0_in0_out[0]                                                                                                                        |                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state4                                                                                         |                                                                                                                                                                                                                                                           |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state2                                                                                         |                                                                                                                                                                                                                                                           |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state5                                                                                         |                                                                                                                                                                                                                                                           |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state2                                                                                                                  |                                                                                                                                                                                                                                                           |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state4                                                                                                                  |                                                                                                                                                                                                                                                           |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state5                                                                                                                  |                                                                                                                                                                                                                                                           |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state34                                                                                                                                              |                                                                                                                                                                                                                                                           |               28 |             81 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state22                                                                                                                                              |                                                                                                                                                                                                                                                           |               29 |             82 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                    |               58 |            130 |         2.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/state_address015_out                                                                                                                                           |                                                                                                                                                                                                                                                           |               54 |            224 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_final_fu_1750_ap_ready                                                                                                     | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                    |               69 |            256 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/E[0]                                |                                                                                                                                                                                                                                                           |               99 |            256 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/grp_sha256_transform_Pipeline_VITIS_LOOP_33_3_fu_913/flow_control_loop_pipe_sequential_init_U/E[0]       |                                                                                                                                                                                                                                                           |              100 |            256 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/reg_18890                                                                                                                             |                                                                                                                                                                                                                                                           |              137 |            448 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state23                                                                                                                                              |                                                                                                                                                                                                                                                           |              156 |            504 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/ap_CS_fsm_state35                                                                                                                                              |                                                                                                                                                                                                                                                           |              142 |            504 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_transform_fu_1679/ap_CS_fsm_state3                                                                                                                  |                                                                                                                                                                                                                                                           |              147 |            576 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sha256_top_0/inst/grp_sha256_final_fu_1750/grp_sha256_transform_fu_1693/ap_CS_fsm_state3                                                                                         |                                                                                                                                                                                                                                                           |              207 |            576 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |              326 |            753 |         2.31 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


