
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a8 <.init>:
  4015a8:	stp	x29, x30, [sp, #-16]!
  4015ac:	mov	x29, sp
  4015b0:	bl	4023e8 <ferror@plt+0xa38>
  4015b4:	ldp	x29, x30, [sp], #16
  4015b8:	ret

Disassembly of section .plt:

00000000004015c0 <memcpy@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 415000 <ferror@plt+0x13650>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <memcpy@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <strtoul@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14650>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <strlen@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14650>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14650>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14650>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <dup@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14650>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <strtod@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14650>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <sysinfo@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14650>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14650>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <fputc@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14650>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <clock_gettime@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14650>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <fork@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <signal@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <timer_settime@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <malloc@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14650>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <open@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14650>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <__strtol_internal@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14650>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <sigemptyset@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14650>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <strncmp@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14650>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <bindtextdomain@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14650>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <__libc_start_main@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14650>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <fgetc@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14650>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <flock@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14650>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <gettimeofday@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14650>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <__strtoul_internal@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <strdup@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <close@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <sigaction@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <abort@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <timer_create@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14650>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <access@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14650>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <textdomain@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14650>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <getopt_long@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14650>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <execvp@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14650>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <strcmp@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14650>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <warn@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14650>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14650>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14650>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14650>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <timer_delete@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <warnx@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14650>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <dcgettext@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14650>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <errx@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14650>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <strcspn@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14650>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <printf@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14650>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <__errno_location@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14650>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <getenv@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14650>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <waitpid@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14650>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <fprintf@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14650>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <err@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14650>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <setlocale@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

00000000004019b0 <ferror@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14650>
  4019b4:	ldr	x17, [x16, #488]
  4019b8:	add	x16, x16, #0x1e8
  4019bc:	br	x17

Disassembly of section .text:

00000000004019c0 <.text>:
  4019c0:	stp	x29, x30, [sp, #-256]!
  4019c4:	mov	x29, sp
  4019c8:	stp	x19, x20, [sp, #16]
  4019cc:	mov	w20, w0
  4019d0:	mov	w0, #0x6                   	// #6
  4019d4:	stp	x21, x22, [sp, #32]
  4019d8:	mov	x21, x1
  4019dc:	adrp	x1, 404000 <ferror@plt+0x2650>
  4019e0:	add	x1, x1, #0x990
  4019e4:	stp	x23, x24, [sp, #48]
  4019e8:	adrp	x19, 404000 <ferror@plt+0x2650>
  4019ec:	stp	x25, x26, [sp, #64]
  4019f0:	add	x19, x19, #0x8e0
  4019f4:	stp	x27, x28, [sp, #80]
  4019f8:	str	wzr, [sp, #140]
  4019fc:	bl	4019a0 <setlocale@plt>
  401a00:	adrp	x1, 404000 <ferror@plt+0x2650>
  401a04:	add	x1, x1, #0x8c8
  401a08:	mov	x0, x19
  401a0c:	bl	401750 <bindtextdomain@plt>
  401a10:	mov	x0, x19
  401a14:	bl	401820 <textdomain@plt>
  401a18:	adrp	x0, 402000 <ferror@plt+0x650>
  401a1c:	add	x0, x0, #0x600
  401a20:	bl	404848 <ferror@plt+0x2e98>
  401a24:	mov	w0, #0x40                  	// #64
  401a28:	bl	402958 <ferror@plt+0xfa8>
  401a2c:	cmp	w20, #0x1
  401a30:	b.le	4022e0 <ferror@plt+0x930>
  401a34:	adrp	x0, 416000 <ferror@plt+0x14650>
  401a38:	adrp	x23, 404000 <ferror@plt+0x2650>
  401a3c:	adrp	x22, 404000 <ferror@plt+0x2650>
  401a40:	adrp	x26, 404000 <ferror@plt+0x2650>
  401a44:	add	x23, x23, #0xfa0
  401a48:	add	x22, x22, #0xd68
  401a4c:	add	x26, x26, #0x930
  401a50:	str	wzr, [x0, #616]
  401a54:	mov	w24, #0x0                   	// #0
  401a58:	mov	w0, #0x1                   	// #1
  401a5c:	mov	w25, #0x0                   	// #0
  401a60:	mov	w19, #0x0                   	// #0
  401a64:	mov	w28, #0x2                   	// #2
  401a68:	mov	w27, #0x0                   	// #0
  401a6c:	stp	wzr, w0, [sp, #100]
  401a70:	stp	xzr, xzr, [sp, #192]
  401a74:	stp	xzr, xzr, [sp, #208]
  401a78:	add	x4, sp, #0x90
  401a7c:	mov	x3, x23
  401a80:	mov	x2, x22
  401a84:	mov	x1, x21
  401a88:	mov	w0, w20
  401a8c:	bl	401830 <getopt_long@plt>
  401a90:	cmn	w0, #0x1
  401a94:	b.eq	401adc <ferror@plt+0x12c>  // b.none
  401a98:	cmp	w0, #0x6f
  401a9c:	b.eq	401f0c <ferror@plt+0x55c>  // b.none
  401aa0:	b.gt	401c40 <ferror@plt+0x290>
  401aa4:	cmp	w0, #0x56
  401aa8:	b.eq	401f50 <ferror@plt+0x5a0>  // b.none
  401aac:	b.le	401eac <ferror@plt+0x4fc>
  401ab0:	cmp	w0, #0x6e
  401ab4:	b.ne	401c64 <ferror@plt+0x2b4>  // b.any
  401ab8:	add	x4, sp, #0x90
  401abc:	mov	x3, x23
  401ac0:	mov	x2, x22
  401ac4:	mov	x1, x21
  401ac8:	mov	w0, w20
  401acc:	mov	w19, #0x4                   	// #4
  401ad0:	bl	401830 <getopt_long@plt>
  401ad4:	cmn	w0, #0x1
  401ad8:	b.ne	401a98 <ferror@plt+0xe8>  // b.any
  401adc:	ldr	w0, [sp, #100]
  401ae0:	tst	w0, w25
  401ae4:	b.ne	402310 <ferror@plt+0x960>  // b.any
  401ae8:	adrp	x26, 416000 <ferror@plt+0x14650>
  401aec:	ldr	w23, [x26, #600]
  401af0:	add	w0, w23, #0x1
  401af4:	cmp	w0, w20
  401af8:	b.ge	401f80 <ferror@plt+0x5d0>  // b.tcont
  401afc:	sxtw	x0, w23
  401b00:	adrp	x22, 404000 <ferror@plt+0x2650>
  401b04:	add	x0, x0, #0x1
  401b08:	add	x22, x22, #0xdb0
  401b0c:	mov	x1, x22
  401b10:	add	x2, x21, x0, lsl #3
  401b14:	str	x2, [sp, #112]
  401b18:	ldr	x2, [x21, x0, lsl #3]
  401b1c:	str	x2, [sp, #120]
  401b20:	mov	x0, x2
  401b24:	bl	401850 <strcmp@plt>
  401b28:	cbz	w0, 401b44 <ferror@plt+0x194>
  401b2c:	ldr	x2, [sp, #120]
  401b30:	adrp	x1, 404000 <ferror@plt+0x2650>
  401b34:	add	x1, x1, #0xdb8
  401b38:	mov	x0, x2
  401b3c:	bl	401850 <strcmp@plt>
  401b40:	cbnz	w0, 401b94 <ferror@plt+0x1e4>
  401b44:	add	w23, w23, #0x3
  401b48:	cmp	w23, w20
  401b4c:	b.ne	402330 <ferror@plt+0x980>  // b.any
  401b50:	adrp	x0, 404000 <ferror@plt+0x2650>
  401b54:	add	x0, x0, #0xdf8
  401b58:	bl	401960 <getenv@plt>
  401b5c:	str	x0, [sp, #224]
  401b60:	cbz	x0, 401b6c <ferror@plt+0x1bc>
  401b64:	ldrsb	w0, [x0]
  401b68:	cbnz	w0, 401b78 <ferror@plt+0x1c8>
  401b6c:	adrp	x0, 404000 <ferror@plt+0x2650>
  401b70:	add	x0, x0, #0xe00
  401b74:	str	x0, [sp, #224]
  401b78:	ldrsw	x0, [x26, #600]
  401b7c:	add	x1, sp, #0xe0
  401b80:	str	x1, [sp, #112]
  401b84:	add	x0, x0, #0x2
  401b88:	str	xzr, [sp, #248]
  401b8c:	ldr	x0, [x21, x0, lsl #3]
  401b90:	stp	x22, x0, [sp, #232]
  401b94:	ldrsw	x0, [x26, #600]
  401b98:	add	x1, sp, #0x8c
  401b9c:	ldr	x21, [x21, x0, lsl #3]
  401ba0:	mov	x0, x21
  401ba4:	bl	4024c8 <ferror@plt+0xb18>
  401ba8:	mov	w20, w0
  401bac:	cbz	w27, 401bc4 <ferror@plt+0x214>
  401bb0:	ldp	x0, x1, [sp, #208]
  401bb4:	orr	x0, x0, x1
  401bb8:	cbnz	x0, 40210c <ferror@plt+0x75c>
  401bbc:	mov	w27, #0x0                   	// #0
  401bc0:	mov	w19, #0x4                   	// #4
  401bc4:	cbnz	w24, 402144 <ferror@plt+0x794>
  401bc8:	cmp	x21, #0x0
  401bcc:	orr	w19, w28, w19
  401bd0:	ccmp	w28, #0x1, #0x4, ne  // ne = any
  401bd4:	adrp	x22, 416000 <ferror@plt+0x14650>
  401bd8:	b.eq	402258 <ferror@plt+0x8a8>  // b.none
  401bdc:	add	x22, x22, #0x27c
  401be0:	mov	w23, #0x2                   	// #2
  401be4:	nop
  401be8:	mov	w1, w19
  401bec:	mov	w0, w20
  401bf0:	bl	401780 <flock@plt>
  401bf4:	cbz	w0, 402040 <ferror@plt+0x690>
  401bf8:	bl	401950 <__errno_location@plt>
  401bfc:	ldr	w1, [x0]
  401c00:	mov	x26, x0
  401c04:	cmp	w1, #0x5
  401c08:	b.eq	401fc4 <ferror@plt+0x614>  // b.none
  401c0c:	b.gt	401fbc <ferror@plt+0x60c>
  401c10:	cmp	w1, #0x4
  401c14:	b.ne	402000 <ferror@plt+0x650>  // b.any
  401c18:	ldr	w0, [x22]
  401c1c:	cbz	w0, 401be8 <ferror@plt+0x238>
  401c20:	cbz	w24, 402038 <ferror@plt+0x688>
  401c24:	adrp	x1, 404000 <ferror@plt+0x2650>
  401c28:	add	x1, x1, #0xe80
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	mov	x0, #0x0                   	// #0
  401c34:	bl	401910 <dcgettext@plt>
  401c38:	bl	401900 <warnx@plt>
  401c3c:	b	402038 <ferror@plt+0x688>
  401c40:	cmp	w0, #0x77
  401c44:	b.eq	401f18 <ferror@plt+0x568>  // b.none
  401c48:	b.le	401c74 <ferror@plt+0x2c4>
  401c4c:	cmp	w0, #0x78
  401c50:	b.eq	401c6c <ferror@plt+0x2bc>  // b.none
  401c54:	cmp	w0, #0x80
  401c58:	b.ne	402204 <ferror@plt+0x854>  // b.any
  401c5c:	mov	w24, #0x1                   	// #1
  401c60:	b	401a78 <ferror@plt+0xc8>
  401c64:	cmp	w0, #0x65
  401c68:	b.ne	401c84 <ferror@plt+0x2d4>  // b.any
  401c6c:	mov	w28, #0x2                   	// #2
  401c70:	b	401a78 <ferror@plt+0xc8>
  401c74:	cmp	w0, #0x73
  401c78:	b.ne	401eec <ferror@plt+0x53c>  // b.any
  401c7c:	mov	w28, #0x1                   	// #1
  401c80:	b	401a78 <ferror@plt+0xc8>
  401c84:	cmp	w0, #0x68
  401c88:	b.ne	402204 <ferror@plt+0x854>  // b.any
  401c8c:	adrp	x19, 416000 <ferror@plt+0x14650>
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	adrp	x1, 404000 <ferror@plt+0x2650>
  401c98:	mov	x0, #0x0                   	// #0
  401c9c:	add	x1, x1, #0x988
  401ca0:	bl	401910 <dcgettext@plt>
  401ca4:	ldr	x1, [x19, #608]
  401ca8:	bl	401620 <fputs@plt>
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2650>
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	add	x1, x1, #0x998
  401cbc:	bl	401910 <dcgettext@plt>
  401cc0:	adrp	x1, 416000 <ferror@plt+0x14650>
  401cc4:	ldr	x1, [x1, #624]
  401cc8:	bl	401940 <printf@plt>
  401ccc:	ldr	x1, [x19, #608]
  401cd0:	mov	w0, #0xa                   	// #10
  401cd4:	bl	401680 <fputc@plt>
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	adrp	x1, 404000 <ferror@plt+0x2650>
  401ce0:	mov	x0, #0x0                   	// #0
  401ce4:	add	x1, x1, #0xa30
  401ce8:	bl	401910 <dcgettext@plt>
  401cec:	ldr	x1, [x19, #608]
  401cf0:	bl	401620 <fputs@plt>
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2650>
  401cfc:	mov	x0, #0x0                   	// #0
  401d00:	add	x1, x1, #0xa58
  401d04:	bl	401910 <dcgettext@plt>
  401d08:	ldr	x1, [x19, #608]
  401d0c:	bl	401620 <fputs@plt>
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d18:	mov	x0, #0x0                   	// #0
  401d1c:	add	x1, x1, #0xa68
  401d20:	bl	401910 <dcgettext@plt>
  401d24:	ldr	x1, [x19, #608]
  401d28:	bl	401620 <fputs@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	add	x1, x1, #0xa98
  401d3c:	bl	401910 <dcgettext@plt>
  401d40:	ldr	x1, [x19, #608]
  401d44:	bl	401620 <fputs@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d50:	mov	x0, #0x0                   	// #0
  401d54:	add	x1, x1, #0xad8
  401d58:	bl	401910 <dcgettext@plt>
  401d5c:	ldr	x1, [x19, #608]
  401d60:	bl	401620 <fputs@plt>
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d6c:	mov	x0, #0x0                   	// #0
  401d70:	add	x1, x1, #0xb08
  401d74:	bl	401910 <dcgettext@plt>
  401d78:	ldr	x1, [x19, #608]
  401d7c:	bl	401620 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 404000 <ferror@plt+0x2650>
  401d88:	mov	x0, #0x0                   	// #0
  401d8c:	add	x1, x1, #0xb40
  401d90:	bl	401910 <dcgettext@plt>
  401d94:	ldr	x1, [x19, #608]
  401d98:	bl	401620 <fputs@plt>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 404000 <ferror@plt+0x2650>
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	add	x1, x1, #0xb80
  401dac:	bl	401910 <dcgettext@plt>
  401db0:	ldr	x1, [x19, #608]
  401db4:	bl	401620 <fputs@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2650>
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	add	x1, x1, #0xbd0
  401dc8:	bl	401910 <dcgettext@plt>
  401dcc:	ldr	x1, [x19, #608]
  401dd0:	bl	401620 <fputs@plt>
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	adrp	x1, 404000 <ferror@plt+0x2650>
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	add	x1, x1, #0xc18
  401de4:	bl	401910 <dcgettext@plt>
  401de8:	ldr	x1, [x19, #608]
  401dec:	bl	401620 <fputs@plt>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 404000 <ferror@plt+0x2650>
  401df8:	mov	x0, #0x0                   	// #0
  401dfc:	add	x1, x1, #0xc68
  401e00:	bl	401910 <dcgettext@plt>
  401e04:	ldr	x1, [x19, #608]
  401e08:	bl	401620 <fputs@plt>
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e14:	mov	x0, #0x0                   	// #0
  401e18:	add	x1, x1, #0xca8
  401e1c:	bl	401910 <dcgettext@plt>
  401e20:	ldr	x1, [x19, #608]
  401e24:	bl	401620 <fputs@plt>
  401e28:	ldr	x1, [x19, #608]
  401e2c:	mov	w0, #0xa                   	// #10
  401e30:	bl	401680 <fputc@plt>
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e3c:	mov	x0, #0x0                   	// #0
  401e40:	add	x1, x1, #0xcd8
  401e44:	bl	401910 <dcgettext@plt>
  401e48:	mov	x19, x0
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e54:	mov	x0, #0x0                   	// #0
  401e58:	add	x1, x1, #0xcf0
  401e5c:	bl	401910 <dcgettext@plt>
  401e60:	mov	x4, x0
  401e64:	adrp	x3, 404000 <ferror@plt+0x2650>
  401e68:	add	x3, x3, #0xd00
  401e6c:	mov	x2, x19
  401e70:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e74:	adrp	x0, 404000 <ferror@plt+0x2650>
  401e78:	add	x1, x1, #0xd10
  401e7c:	add	x0, x0, #0xd20
  401e80:	bl	401940 <printf@plt>
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e8c:	mov	x0, #0x0                   	// #0
  401e90:	add	x1, x1, #0xd38
  401e94:	bl	401910 <dcgettext@plt>
  401e98:	adrp	x1, 404000 <ferror@plt+0x2650>
  401e9c:	add	x1, x1, #0xd58
  401ea0:	bl	401940 <printf@plt>
  401ea4:	mov	w0, #0x0                   	// #0
  401ea8:	bl	401630 <exit@plt>
  401eac:	cmp	w0, #0x45
  401eb0:	b.ne	401efc <ferror@plt+0x54c>  // b.any
  401eb4:	adrp	x3, 416000 <ferror@plt+0x14650>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	adrp	x1, 404000 <ferror@plt+0x2650>
  401ec0:	mov	x0, #0x0                   	// #0
  401ec4:	ldr	x3, [x3, #592]
  401ec8:	add	x1, x1, #0x948
  401ecc:	str	x3, [sp, #104]
  401ed0:	bl	401910 <dcgettext@plt>
  401ed4:	mov	x1, x0
  401ed8:	ldr	x3, [sp, #104]
  401edc:	mov	x0, x3
  401ee0:	bl	4033e0 <ferror@plt+0x1a30>
  401ee4:	str	w0, [sp, #104]
  401ee8:	b	401a78 <ferror@plt+0xc8>
  401eec:	cmp	w0, #0x75
  401ef0:	b.ne	402204 <ferror@plt+0x854>  // b.any
  401ef4:	mov	w28, #0x8                   	// #8
  401ef8:	b	401a78 <ferror@plt+0xc8>
  401efc:	cmp	w0, #0x46
  401f00:	b.ne	402204 <ferror@plt+0x854>  // b.any
  401f04:	mov	w25, #0x1                   	// #1
  401f08:	b	401a78 <ferror@plt+0xc8>
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	str	w0, [sp, #100]
  401f14:	b	401a78 <ferror@plt+0xc8>
  401f18:	adrp	x3, 416000 <ferror@plt+0x14650>
  401f1c:	mov	x1, x26
  401f20:	mov	w2, #0x5                   	// #5
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	ldr	x3, [x3, #592]
  401f2c:	str	x3, [sp, #112]
  401f30:	mov	w27, #0x1                   	// #1
  401f34:	bl	401910 <dcgettext@plt>
  401f38:	mov	x2, x0
  401f3c:	ldr	x3, [sp, #112]
  401f40:	add	x1, sp, #0xd0
  401f44:	mov	x0, x3
  401f48:	bl	4038a0 <ferror@plt+0x1ef0>
  401f4c:	b	401a78 <ferror@plt+0xc8>
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	adrp	x1, 404000 <ferror@plt+0x2650>
  401f58:	mov	x0, #0x0                   	// #0
  401f5c:	add	x1, x1, #0x960
  401f60:	bl	401910 <dcgettext@plt>
  401f64:	adrp	x1, 416000 <ferror@plt+0x14650>
  401f68:	adrp	x2, 404000 <ferror@plt+0x2650>
  401f6c:	add	x2, x2, #0x970
  401f70:	ldr	x1, [x1, #624]
  401f74:	bl	401940 <printf@plt>
  401f78:	mov	w0, #0x0                   	// #0
  401f7c:	bl	401630 <exit@plt>
  401f80:	cmp	w23, w20
  401f84:	b.ge	4022c0 <ferror@plt+0x910>  // b.tcont
  401f88:	ldr	x20, [x21, w23, sxtw #3]
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 404000 <ferror@plt+0x2650>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	add	x1, x1, #0xe08
  401f9c:	bl	401910 <dcgettext@plt>
  401fa0:	mov	x21, #0x0                   	// #0
  401fa4:	mov	x1, x0
  401fa8:	mov	x0, x20
  401fac:	bl	4033e0 <ferror@plt+0x1a30>
  401fb0:	mov	w20, w0
  401fb4:	str	xzr, [sp, #112]
  401fb8:	b	401bac <ferror@plt+0x1fc>
  401fbc:	cmp	w1, #0x9
  401fc0:	b.ne	40202c <ferror@plt+0x67c>  // b.any
  401fc4:	ldr	w0, [sp, #140]
  401fc8:	tbnz	w0, #1, 402000 <ferror@plt+0x650>
  401fcc:	mov	x0, x21
  401fd0:	mov	w1, #0x6                   	// #6
  401fd4:	bl	401810 <access@plt>
  401fd8:	cbnz	w0, 402000 <ferror@plt+0x650>
  401fdc:	mov	w0, w20
  401fe0:	bl	4017c0 <close@plt>
  401fe4:	add	x1, sp, #0x8c
  401fe8:	mov	x0, x21
  401fec:	str	w23, [sp, #140]
  401ff0:	bl	4024c8 <ferror@plt+0xb18>
  401ff4:	ldr	w1, [sp, #140]
  401ff8:	mov	w20, w0
  401ffc:	tbnz	w1, #1, 401be8 <ferror@plt+0x238>
  402000:	adrp	x0, 404000 <ferror@plt+0x2650>
  402004:	mov	x1, x21
  402008:	add	x0, x0, #0xea8
  40200c:	bl	401860 <warn@plt>
  402010:	ldr	w1, [x26]
  402014:	mov	w2, #0x47                  	// #71
  402018:	mov	w0, #0x41                  	// #65
  40201c:	cmp	w1, #0x25
  402020:	ccmp	w1, #0xc, #0x4, ne  // ne = any
  402024:	csel	w0, w2, w0, eq  // eq = none
  402028:	bl	401630 <exit@plt>
  40202c:	cmp	w1, #0xb
  402030:	b.ne	402000 <ferror@plt+0x650>  // b.any
  402034:	cbnz	w24, 40223c <ferror@plt+0x88c>
  402038:	ldr	w0, [sp, #104]
  40203c:	bl	401630 <exit@plt>
  402040:	cbnz	w27, 4020cc <ferror@plt+0x71c>
  402044:	cbnz	w24, 402150 <ferror@plt+0x7a0>
  402048:	ldr	x0, [sp, #112]
  40204c:	str	wzr, [sp, #148]
  402050:	cbz	x0, 4020ac <ferror@plt+0x6fc>
  402054:	mov	x1, #0x0                   	// #0
  402058:	mov	w0, #0x11                  	// #17
  40205c:	bl	4016e0 <signal@plt>
  402060:	cbnz	w25, 402364 <ferror@plt+0x9b4>
  402064:	bl	4016a0 <fork@plt>
  402068:	mov	w19, w0
  40206c:	cmp	w0, #0x0
  402070:	b.lt	402378 <ferror@plt+0x9c8>  // b.tstop
  402074:	b.eq	40235c <ferror@plt+0x9ac>  // b.none
  402078:	add	x1, sp, #0x94
  40207c:	mov	w0, w19
  402080:	mov	w2, #0x0                   	// #0
  402084:	bl	401970 <waitpid@plt>
  402088:	cmn	w0, #0x1
  40208c:	b.eq	4020d8 <ferror@plt+0x728>  // b.none
  402090:	cmp	w19, w0
  402094:	b.ne	402078 <ferror@plt+0x6c8>  // b.any
  402098:	ldr	w0, [sp, #148]
  40209c:	ands	w1, w0, #0x7f
  4020a0:	b.ne	4021d4 <ferror@plt+0x824>  // b.any
  4020a4:	ubfx	x0, x0, #8, #8
  4020a8:	str	w0, [sp, #148]
  4020ac:	ldr	w0, [sp, #148]
  4020b0:	ldp	x19, x20, [sp, #16]
  4020b4:	ldp	x21, x22, [sp, #32]
  4020b8:	ldp	x23, x24, [sp, #48]
  4020bc:	ldp	x25, x26, [sp, #64]
  4020c0:	ldp	x27, x28, [sp, #80]
  4020c4:	ldp	x29, x30, [sp], #256
  4020c8:	ret
  4020cc:	add	x0, sp, #0x98
  4020d0:	bl	402910 <ferror@plt+0xf60>
  4020d4:	b	402044 <ferror@plt+0x694>
  4020d8:	bl	401950 <__errno_location@plt>
  4020dc:	ldr	w0, [x0]
  4020e0:	cmp	w0, #0x4
  4020e4:	b.eq	402078 <ferror@plt+0x6c8>  // b.none
  4020e8:	adrp	x1, 404000 <ferror@plt+0x2650>
  4020ec:	add	x1, x1, #0xef8
  4020f0:	mov	w3, #0x1                   	// #1
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	mov	x0, #0x0                   	// #0
  4020fc:	str	w3, [sp, #148]
  402100:	bl	401910 <dcgettext@plt>
  402104:	bl	401860 <warn@plt>
  402108:	b	4020ac <ferror@plt+0x6fc>
  40210c:	adrp	x2, 402000 <ferror@plt+0x650>
  402110:	add	x1, sp, #0xc0
  402114:	add	x2, x2, #0x4a8
  402118:	add	x0, sp, #0x98
  40211c:	bl	402818 <ferror@plt+0xe68>
  402120:	cbz	w0, 401bc4 <ferror@plt+0x214>
  402124:	mov	w2, #0x5                   	// #5
  402128:	adrp	x1, 404000 <ferror@plt+0x2650>
  40212c:	mov	x0, #0x0                   	// #0
  402130:	add	x1, x1, #0xe50
  402134:	bl	401910 <dcgettext@plt>
  402138:	mov	x1, x0
  40213c:	mov	w0, #0x47                  	// #71
  402140:	bl	401990 <err@plt>
  402144:	add	x0, sp, #0xa0
  402148:	bl	4027c8 <ferror@plt+0xe18>
  40214c:	b	401bc8 <ferror@plt+0x218>
  402150:	add	x0, sp, #0xb0
  402154:	bl	4027c8 <ferror@plt+0xe18>
  402158:	ldp	x1, x19, [sp, #160]
  40215c:	ldp	x21, x0, [sp, #176]
  402160:	sub	x21, x21, x1
  402164:	subs	x19, x0, x19
  402168:	b.mi	4021f4 <ferror@plt+0x844>  // b.first
  40216c:	adrp	x22, 416000 <ferror@plt+0x14650>
  402170:	mov	w2, #0x5                   	// #5
  402174:	adrp	x1, 404000 <ferror@plt+0x2650>
  402178:	mov	x0, #0x0                   	// #0
  40217c:	add	x1, x1, #0xeb8
  402180:	bl	401910 <dcgettext@plt>
  402184:	ldr	x1, [x22, #624]
  402188:	mov	x3, x19
  40218c:	mov	x2, x21
  402190:	bl	401940 <printf@plt>
  402194:	str	wzr, [sp, #148]
  402198:	ldr	x0, [sp, #112]
  40219c:	cbz	x0, 4020ac <ferror@plt+0x6fc>
  4021a0:	mov	x1, #0x0                   	// #0
  4021a4:	mov	w0, #0x11                  	// #17
  4021a8:	bl	4016e0 <signal@plt>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4021b4:	mov	x0, #0x0                   	// #0
  4021b8:	add	x1, x1, #0xf08
  4021bc:	bl	401910 <dcgettext@plt>
  4021c0:	ldr	x2, [sp, #112]
  4021c4:	ldr	x1, [x22, #624]
  4021c8:	ldr	x2, [x2]
  4021cc:	bl	401940 <printf@plt>
  4021d0:	b	402060 <ferror@plt+0x6b0>
  4021d4:	add	w2, w1, #0x1
  4021d8:	add	w0, w1, #0x80
  4021dc:	mov	w3, #0x47                  	// #71
  4021e0:	sbfx	x1, x2, #1, #7
  4021e4:	cmp	w1, #0x0
  4021e8:	csel	w0, w0, w3, gt
  4021ec:	str	w0, [sp, #148]
  4021f0:	b	4020ac <ferror@plt+0x6fc>
  4021f4:	add	x19, x19, #0xf4, lsl #12
  4021f8:	sub	x21, x21, #0x1
  4021fc:	add	x19, x19, #0x240
  402200:	b	40216c <ferror@plt+0x7bc>
  402204:	adrp	x0, 416000 <ferror@plt+0x14650>
  402208:	adrp	x1, 404000 <ferror@plt+0x2650>
  40220c:	add	x1, x1, #0x908
  402210:	mov	w2, #0x5                   	// #5
  402214:	ldr	x19, [x0, #584]
  402218:	mov	x0, #0x0                   	// #0
  40221c:	bl	401910 <dcgettext@plt>
  402220:	mov	x1, x0
  402224:	adrp	x2, 416000 <ferror@plt+0x14650>
  402228:	mov	x0, x19
  40222c:	ldr	x2, [x2, #624]
  402230:	bl	401980 <fprintf@plt>
  402234:	mov	w0, #0x40                  	// #64
  402238:	bl	401630 <exit@plt>
  40223c:	adrp	x1, 404000 <ferror@plt+0x2650>
  402240:	add	x1, x1, #0xe68
  402244:	mov	w2, #0x5                   	// #5
  402248:	mov	x0, #0x0                   	// #0
  40224c:	bl	401910 <dcgettext@plt>
  402250:	bl	401900 <warnx@plt>
  402254:	b	402038 <ferror@plt+0x688>
  402258:	add	x22, x22, #0x27c
  40225c:	mov	w1, w19
  402260:	mov	w0, w20
  402264:	bl	401780 <flock@plt>
  402268:	cbz	w0, 402040 <ferror@plt+0x690>
  40226c:	bl	401950 <__errno_location@plt>
  402270:	mov	x26, x0
  402274:	ldr	w0, [x0]
  402278:	cmp	w0, #0x5
  40227c:	b.eq	4022a8 <ferror@plt+0x8f8>  // b.none
  402280:	b.gt	402298 <ferror@plt+0x8e8>
  402284:	cmp	w0, #0x4
  402288:	b.ne	4022a8 <ferror@plt+0x8f8>  // b.any
  40228c:	ldr	w0, [x22]
  402290:	cbz	w0, 40225c <ferror@plt+0x8ac>
  402294:	b	401c20 <ferror@plt+0x270>
  402298:	cmp	w0, #0x9
  40229c:	b.eq	4022a8 <ferror@plt+0x8f8>  // b.none
  4022a0:	cmp	w0, #0xb
  4022a4:	b.eq	402034 <ferror@plt+0x684>  // b.none
  4022a8:	cbnz	x21, 402000 <ferror@plt+0x650>
  4022ac:	mov	w1, w20
  4022b0:	adrp	x0, 404000 <ferror@plt+0x2650>
  4022b4:	add	x0, x0, #0xeb0
  4022b8:	bl	401860 <warn@plt>
  4022bc:	b	402010 <ferror@plt+0x660>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	adrp	x1, 404000 <ferror@plt+0x2650>
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	add	x1, x1, #0xe20
  4022d0:	bl	401910 <dcgettext@plt>
  4022d4:	mov	x1, x0
  4022d8:	mov	w0, #0x40                  	// #64
  4022dc:	bl	401920 <errx@plt>
  4022e0:	adrp	x1, 404000 <ferror@plt+0x2650>
  4022e4:	add	x1, x1, #0x8f0
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	mov	x0, #0x0                   	// #0
  4022f0:	bl	401910 <dcgettext@plt>
  4022f4:	bl	401900 <warnx@plt>
  4022f8:	adrp	x0, 416000 <ferror@plt+0x14650>
  4022fc:	adrp	x1, 404000 <ferror@plt+0x2650>
  402300:	mov	w2, #0x5                   	// #5
  402304:	add	x1, x1, #0x908
  402308:	ldr	x19, [x0, #584]
  40230c:	b	402218 <ferror@plt+0x868>
  402310:	mov	w2, #0x5                   	// #5
  402314:	adrp	x1, 404000 <ferror@plt+0x2650>
  402318:	mov	x0, #0x0                   	// #0
  40231c:	add	x1, x1, #0xd78
  402320:	bl	401910 <dcgettext@plt>
  402324:	mov	x1, x0
  402328:	mov	w0, #0x40                  	// #64
  40232c:	bl	401920 <errx@plt>
  402330:	mov	w2, #0x5                   	// #5
  402334:	adrp	x1, 404000 <ferror@plt+0x2650>
  402338:	mov	x0, #0x0                   	// #0
  40233c:	add	x1, x1, #0xdc8
  402340:	bl	401910 <dcgettext@plt>
  402344:	mov	x1, x0
  402348:	ldrsw	x2, [x26, #600]
  40234c:	mov	w0, #0x40                  	// #64
  402350:	add	x2, x2, #0x1
  402354:	ldr	x2, [x21, x2, lsl #3]
  402358:	bl	401920 <errx@plt>
  40235c:	ldr	w0, [sp, #100]
  402360:	cbnz	w0, 40236c <ferror@plt+0x9bc>
  402364:	ldr	x0, [sp, #112]
  402368:	bl	4025a8 <ferror@plt+0xbf8>
  40236c:	mov	w0, w20
  402370:	bl	4017c0 <close@plt>
  402374:	b	402364 <ferror@plt+0x9b4>
  402378:	mov	w2, #0x5                   	// #5
  40237c:	adrp	x1, 404000 <ferror@plt+0x2650>
  402380:	mov	x0, #0x0                   	// #0
  402384:	add	x1, x1, #0xee8
  402388:	bl	401910 <dcgettext@plt>
  40238c:	mov	x1, x0
  402390:	mov	w0, #0x47                  	// #71
  402394:	bl	401990 <err@plt>
  402398:	mov	x29, #0x0                   	// #0
  40239c:	mov	x30, #0x0                   	// #0
  4023a0:	mov	x5, x0
  4023a4:	ldr	x1, [sp]
  4023a8:	add	x2, sp, #0x8
  4023ac:	mov	x6, sp
  4023b0:	movz	x0, #0x0, lsl #48
  4023b4:	movk	x0, #0x0, lsl #32
  4023b8:	movk	x0, #0x40, lsl #16
  4023bc:	movk	x0, #0x19c0
  4023c0:	movz	x3, #0x0, lsl #48
  4023c4:	movk	x3, #0x0, lsl #32
  4023c8:	movk	x3, #0x40, lsl #16
  4023cc:	movk	x3, #0x47c0
  4023d0:	movz	x4, #0x0, lsl #48
  4023d4:	movk	x4, #0x0, lsl #32
  4023d8:	movk	x4, #0x40, lsl #16
  4023dc:	movk	x4, #0x4840
  4023e0:	bl	401760 <__libc_start_main@plt>
  4023e4:	bl	4017f0 <abort@plt>
  4023e8:	adrp	x0, 415000 <ferror@plt+0x13650>
  4023ec:	ldr	x0, [x0, #4064]
  4023f0:	cbz	x0, 4023f8 <ferror@plt+0xa48>
  4023f4:	b	4017e0 <__gmon_start__@plt>
  4023f8:	ret
  4023fc:	nop
  402400:	adrp	x0, 416000 <ferror@plt+0x14650>
  402404:	add	x0, x0, #0x248
  402408:	adrp	x1, 416000 <ferror@plt+0x14650>
  40240c:	add	x1, x1, #0x248
  402410:	cmp	x1, x0
  402414:	b.eq	40242c <ferror@plt+0xa7c>  // b.none
  402418:	adrp	x1, 404000 <ferror@plt+0x2650>
  40241c:	ldr	x1, [x1, #2160]
  402420:	cbz	x1, 40242c <ferror@plt+0xa7c>
  402424:	mov	x16, x1
  402428:	br	x16
  40242c:	ret
  402430:	adrp	x0, 416000 <ferror@plt+0x14650>
  402434:	add	x0, x0, #0x248
  402438:	adrp	x1, 416000 <ferror@plt+0x14650>
  40243c:	add	x1, x1, #0x248
  402440:	sub	x1, x1, x0
  402444:	lsr	x2, x1, #63
  402448:	add	x1, x2, x1, asr #3
  40244c:	cmp	xzr, x1, asr #1
  402450:	asr	x1, x1, #1
  402454:	b.eq	40246c <ferror@plt+0xabc>  // b.none
  402458:	adrp	x2, 404000 <ferror@plt+0x2650>
  40245c:	ldr	x2, [x2, #2168]
  402460:	cbz	x2, 40246c <ferror@plt+0xabc>
  402464:	mov	x16, x2
  402468:	br	x16
  40246c:	ret
  402470:	stp	x29, x30, [sp, #-32]!
  402474:	mov	x29, sp
  402478:	str	x19, [sp, #16]
  40247c:	adrp	x19, 416000 <ferror@plt+0x14650>
  402480:	ldrb	w0, [x19, #632]
  402484:	cbnz	w0, 402494 <ferror@plt+0xae4>
  402488:	bl	402400 <ferror@plt+0xa50>
  40248c:	mov	w0, #0x1                   	// #1
  402490:	strb	w0, [x19, #632]
  402494:	ldr	x19, [sp, #16]
  402498:	ldp	x29, x30, [sp], #32
  40249c:	ret
  4024a0:	b	402430 <ferror@plt+0xa80>
  4024a4:	nop
  4024a8:	ldr	w0, [x1, #8]
  4024ac:	cmn	w0, #0x2
  4024b0:	b.eq	4024b8 <ferror@plt+0xb08>  // b.none
  4024b4:	ret
  4024b8:	adrp	x0, 416000 <ferror@plt+0x14650>
  4024bc:	mov	w1, #0x1                   	// #1
  4024c0:	str	w1, [x0, #636]
  4024c4:	ret
  4024c8:	stp	x29, x30, [sp, #-48]!
  4024cc:	mov	x29, sp
  4024d0:	stp	x19, x20, [sp, #16]
  4024d4:	mov	x20, x1
  4024d8:	stp	x21, x22, [sp, #32]
  4024dc:	mov	x22, x0
  4024e0:	bl	401950 <__errno_location@plt>
  4024e4:	mov	x21, x0
  4024e8:	ldr	w19, [x20]
  4024ec:	mov	w1, #0x140                 	// #320
  4024f0:	mov	x0, x22
  4024f4:	orr	w19, w19, w1
  4024f8:	mov	w2, #0x1b6                 	// #438
  4024fc:	str	wzr, [x21]
  402500:	mov	w1, w19
  402504:	bl	401710 <open@plt>
  402508:	tbnz	w0, #31, 402520 <ferror@plt+0xb70>
  40250c:	ldp	x21, x22, [sp, #32]
  402510:	str	w19, [x20]
  402514:	ldp	x19, x20, [sp, #16]
  402518:	ldp	x29, x30, [sp], #48
  40251c:	ret
  402520:	ldr	w0, [x21]
  402524:	cmp	w0, #0x15
  402528:	b.eq	402578 <ferror@plt+0xbc8>  // b.none
  40252c:	mov	w2, #0x5                   	// #5
  402530:	adrp	x1, 404000 <ferror@plt+0x2650>
  402534:	mov	x0, #0x0                   	// #0
  402538:	add	x1, x1, #0x880
  40253c:	bl	401910 <dcgettext@plt>
  402540:	mov	x1, x22
  402544:	bl	401860 <warn@plt>
  402548:	ldr	w0, [x21]
  40254c:	sub	w1, w0, #0x17
  402550:	cmp	w1, #0x1
  402554:	ccmp	w0, #0xc, #0x4, hi  // hi = pmore
  402558:	b.eq	4025a0 <ferror@plt+0xbf0>  // b.none
  40255c:	and	w0, w0, #0xfffffffd
  402560:	cmp	w0, #0x1c
  402564:	b.ne	402570 <ferror@plt+0xbc0>  // b.any
  402568:	mov	w0, #0x49                  	// #73
  40256c:	bl	401630 <exit@plt>
  402570:	mov	w0, #0x42                  	// #66
  402574:	bl	401630 <exit@plt>
  402578:	mov	x0, x22
  40257c:	mov	w1, #0x100                 	// #256
  402580:	bl	401710 <open@plt>
  402584:	tbnz	w0, #31, 40252c <ferror@plt+0xb7c>
  402588:	mov	w19, #0x100                 	// #256
  40258c:	ldp	x21, x22, [sp, #32]
  402590:	str	w19, [x20]
  402594:	ldp	x19, x20, [sp, #16]
  402598:	ldp	x29, x30, [sp], #48
  40259c:	ret
  4025a0:	mov	w0, #0x47                  	// #71
  4025a4:	bl	401630 <exit@plt>
  4025a8:	stp	x29, x30, [sp, #-32]!
  4025ac:	mov	x1, x0
  4025b0:	mov	x29, sp
  4025b4:	str	x19, [sp, #16]
  4025b8:	mov	x19, x0
  4025bc:	ldr	x0, [x0]
  4025c0:	bl	401840 <execvp@plt>
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	adrp	x1, 404000 <ferror@plt+0x2650>
  4025cc:	mov	x0, #0x0                   	// #0
  4025d0:	add	x1, x1, #0x8a0
  4025d4:	bl	401910 <dcgettext@plt>
  4025d8:	ldr	x1, [x19]
  4025dc:	bl	401860 <warn@plt>
  4025e0:	bl	401950 <__errno_location@plt>
  4025e4:	ldr	w0, [x0]
  4025e8:	mov	w2, #0x47                  	// #71
  4025ec:	mov	w1, #0x45                  	// #69
  4025f0:	cmp	w0, #0xc
  4025f4:	csel	w0, w2, w1, eq  // eq = none
  4025f8:	bl	4015f0 <_exit@plt>
  4025fc:	nop
  402600:	stp	x29, x30, [sp, #-32]!
  402604:	adrp	x0, 416000 <ferror@plt+0x14650>
  402608:	mov	x29, sp
  40260c:	stp	x19, x20, [sp, #16]
  402610:	ldr	x20, [x0, #608]
  402614:	bl	401950 <__errno_location@plt>
  402618:	mov	x19, x0
  40261c:	mov	x0, x20
  402620:	str	wzr, [x19]
  402624:	bl	4019b0 <ferror@plt>
  402628:	cbz	w0, 4026c8 <ferror@plt+0xd18>
  40262c:	ldr	w0, [x19]
  402630:	cmp	w0, #0x9
  402634:	b.ne	402678 <ferror@plt+0xcc8>  // b.any
  402638:	adrp	x0, 416000 <ferror@plt+0x14650>
  40263c:	ldr	x20, [x0, #584]
  402640:	str	wzr, [x19]
  402644:	mov	x0, x20
  402648:	bl	4019b0 <ferror@plt>
  40264c:	cbnz	w0, 402660 <ferror@plt+0xcb0>
  402650:	mov	x0, x20
  402654:	bl	4018f0 <fflush@plt>
  402658:	cbz	w0, 4026a8 <ferror@plt+0xcf8>
  40265c:	nop
  402660:	ldr	w0, [x19]
  402664:	cmp	w0, #0x9
  402668:	b.ne	4026a0 <ferror@plt+0xcf0>  // b.any
  40266c:	ldp	x19, x20, [sp, #16]
  402670:	ldp	x29, x30, [sp], #32
  402674:	ret
  402678:	cmp	w0, #0x20
  40267c:	b.eq	402638 <ferror@plt+0xc88>  // b.none
  402680:	adrp	x1, 404000 <ferror@plt+0x2650>
  402684:	mov	w2, #0x5                   	// #5
  402688:	add	x1, x1, #0x8b8
  40268c:	cbz	w0, 4026f4 <ferror@plt+0xd44>
  402690:	mov	x0, #0x0                   	// #0
  402694:	bl	401910 <dcgettext@plt>
  402698:	bl	401860 <warn@plt>
  40269c:	nop
  4026a0:	mov	w0, #0x1                   	// #1
  4026a4:	bl	4015f0 <_exit@plt>
  4026a8:	mov	x0, x20
  4026ac:	bl	4016d0 <fileno@plt>
  4026b0:	tbnz	w0, #31, 402660 <ferror@plt+0xcb0>
  4026b4:	bl	401640 <dup@plt>
  4026b8:	tbnz	w0, #31, 402660 <ferror@plt+0xcb0>
  4026bc:	bl	4017c0 <close@plt>
  4026c0:	cbz	w0, 40266c <ferror@plt+0xcbc>
  4026c4:	b	402660 <ferror@plt+0xcb0>
  4026c8:	mov	x0, x20
  4026cc:	bl	4018f0 <fflush@plt>
  4026d0:	cbnz	w0, 40262c <ferror@plt+0xc7c>
  4026d4:	mov	x0, x20
  4026d8:	bl	4016d0 <fileno@plt>
  4026dc:	tbnz	w0, #31, 40262c <ferror@plt+0xc7c>
  4026e0:	bl	401640 <dup@plt>
  4026e4:	tbnz	w0, #31, 40262c <ferror@plt+0xc7c>
  4026e8:	bl	4017c0 <close@plt>
  4026ec:	cbz	w0, 402638 <ferror@plt+0xc88>
  4026f0:	b	40262c <ferror@plt+0xc7c>
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	bl	401910 <dcgettext@plt>
  4026fc:	bl	401900 <warnx@plt>
  402700:	b	4026a0 <ferror@plt+0xcf0>
  402704:	nop
  402708:	stp	x29, x30, [sp, #-176]!
  40270c:	mov	x1, #0x0                   	// #0
  402710:	mov	x29, sp
  402714:	str	x19, [sp, #16]
  402718:	mov	x19, x0
  40271c:	add	x0, sp, #0x30
  402720:	bl	401790 <gettimeofday@plt>
  402724:	cbz	w0, 402740 <ferror@plt+0xd90>
  402728:	bl	401950 <__errno_location@plt>
  40272c:	ldr	w0, [x0]
  402730:	neg	w0, w0
  402734:	ldr	x19, [sp, #16]
  402738:	ldp	x29, x30, [sp], #176
  40273c:	ret
  402740:	add	x1, sp, #0x20
  402744:	mov	w0, #0x7                   	// #7
  402748:	bl	401690 <clock_gettime@plt>
  40274c:	cbnz	w0, 4027a0 <ferror@plt+0xdf0>
  402750:	ldp	x5, x4, [sp, #32]
  402754:	mov	x2, #0xf7cf                	// #63439
  402758:	movk	x2, #0xe353, lsl #16
  40275c:	movk	x2, #0x9ba5, lsl #32
  402760:	movk	x2, #0x20c4, lsl #48
  402764:	ldp	x3, x1, [sp, #48]
  402768:	smulh	x2, x4, x2
  40276c:	asr	x2, x2, #7
  402770:	sub	x2, x2, x4, asr #63
  402774:	sub	x3, x3, x5
  402778:	sub	x1, x1, x2
  40277c:	stp	x3, x1, [x19]
  402780:	tbz	x1, #63, 402734 <ferror@plt+0xd84>
  402784:	add	x1, x1, #0xf4, lsl #12
  402788:	sub	x3, x3, #0x1
  40278c:	add	x1, x1, #0x240
  402790:	stp	x3, x1, [x19]
  402794:	ldr	x19, [sp, #16]
  402798:	ldp	x29, x30, [sp], #176
  40279c:	ret
  4027a0:	add	x0, sp, #0x40
  4027a4:	bl	401660 <sysinfo@plt>
  4027a8:	cbnz	w0, 402728 <ferror@plt+0xd78>
  4027ac:	ldr	x1, [sp, #48]
  4027b0:	ldr	x2, [sp, #64]
  4027b4:	sub	x1, x1, x2
  4027b8:	stp	x1, xzr, [x19]
  4027bc:	ldr	x19, [sp, #16]
  4027c0:	ldp	x29, x30, [sp], #176
  4027c4:	ret
  4027c8:	stp	x29, x30, [sp, #-48]!
  4027cc:	mov	x29, sp
  4027d0:	add	x1, sp, #0x20
  4027d4:	str	x19, [sp, #16]
  4027d8:	mov	x19, x0
  4027dc:	mov	w0, #0x4                   	// #4
  4027e0:	bl	401690 <clock_gettime@plt>
  4027e4:	cbnz	w0, 40280c <ferror@plt+0xe5c>
  4027e8:	ldp	x3, x2, [sp, #32]
  4027ec:	mov	x1, #0xf7cf                	// #63439
  4027f0:	movk	x1, #0xe353, lsl #16
  4027f4:	movk	x1, #0x9ba5, lsl #32
  4027f8:	movk	x1, #0x20c4, lsl #48
  4027fc:	smulh	x1, x2, x1
  402800:	asr	x1, x1, #7
  402804:	sub	x1, x1, x2, asr #63
  402808:	stp	x3, x1, [x19]
  40280c:	ldr	x19, [sp, #16]
  402810:	ldp	x29, x30, [sp], #48
  402814:	ret
  402818:	stp	x29, x30, [sp, #-224]!
  40281c:	mov	x3, #0xd70b                	// #55051
  402820:	movk	x3, #0x70a3, lsl #16
  402824:	mov	x29, sp
  402828:	stp	x19, x20, [sp, #16]
  40282c:	mov	x19, x2
  402830:	movk	x3, #0xa3d, lsl #32
  402834:	ldp	x2, x4, [x1, #16]
  402838:	movk	x3, #0xa3d7, lsl #48
  40283c:	mov	x20, x0
  402840:	smulh	x1, x2, x3
  402844:	add	x1, x1, x2
  402848:	asr	x1, x1, #6
  40284c:	sub	x1, x1, x2, asr #63
  402850:	str	x1, [sp, #40]
  402854:	cbz	x2, 4028a4 <ferror@plt+0xef4>
  402858:	add	x3, x1, x1, lsl #1
  40285c:	mov	x0, #0x9680                	// #38528
  402860:	movk	x0, #0x98, lsl #16
  402864:	add	x3, x1, x3, lsl #3
  402868:	sub	x3, x2, x3, lsl #2
  40286c:	mul	x3, x3, x0
  402870:	lsl	x1, x4, #5
  402874:	add	x0, sp, #0x50
  402878:	sub	x1, x1, x4
  40287c:	stp	x3, x2, [sp, #48]
  402880:	add	x1, x4, x1, lsl #2
  402884:	lsl	x1, x1, #3
  402888:	str	x1, [sp, #64]
  40288c:	bl	401730 <sigemptyset@plt>
  402890:	cbz	w0, 4028b0 <ferror@plt+0xf00>
  402894:	mov	w0, #0x1                   	// #1
  402898:	ldp	x19, x20, [sp, #16]
  40289c:	ldp	x29, x30, [sp], #224
  4028a0:	ret
  4028a4:	mov	x3, #0x9680                	// #38528
  4028a8:	movk	x3, #0x98, lsl #16
  4028ac:	b	402870 <ferror@plt+0xec0>
  4028b0:	mov	w3, #0x4                   	// #4
  4028b4:	add	x1, sp, #0x48
  4028b8:	mov	x2, #0x0                   	// #0
  4028bc:	mov	w0, #0xe                   	// #14
  4028c0:	str	x19, [sp, #72]
  4028c4:	str	w3, [sp, #208]
  4028c8:	bl	4017d0 <sigaction@plt>
  4028cc:	cbnz	w0, 402894 <ferror@plt+0xee4>
  4028d0:	adrp	x1, 416000 <ferror@plt+0x14650>
  4028d4:	mov	x2, x20
  4028d8:	add	x1, x1, #0x200
  4028dc:	mov	w0, #0x1                   	// #1
  4028e0:	bl	401800 <timer_create@plt>
  4028e4:	cbnz	w0, 402894 <ferror@plt+0xee4>
  4028e8:	ldr	x0, [x20]
  4028ec:	add	x2, sp, #0x28
  4028f0:	mov	x3, #0x0                   	// #0
  4028f4:	mov	w1, #0x0                   	// #0
  4028f8:	bl	4016f0 <timer_settime@plt>
  4028fc:	cmp	w0, #0x0
  402900:	cset	w0, ne  // ne = any
  402904:	ldp	x19, x20, [sp, #16]
  402908:	ldp	x29, x30, [sp], #224
  40290c:	ret
  402910:	ldr	x0, [x0]
  402914:	b	4018a0 <timer_delete@plt>
  402918:	stp	x29, x30, [sp, #-32]!
  40291c:	mov	x29, sp
  402920:	stp	x19, x20, [sp, #16]
  402924:	mov	x19, x1
  402928:	mov	x20, x0
  40292c:	bl	401950 <__errno_location@plt>
  402930:	mov	x4, x0
  402934:	adrp	x0, 416000 <ferror@plt+0x14650>
  402938:	mov	w5, #0x22                  	// #34
  40293c:	adrp	x1, 405000 <ferror@plt+0x3650>
  402940:	mov	x3, x20
  402944:	ldr	w0, [x0, #576]
  402948:	mov	x2, x19
  40294c:	str	w5, [x4]
  402950:	add	x1, x1, #0x160
  402954:	bl	401990 <err@plt>
  402958:	adrp	x1, 416000 <ferror@plt+0x14650>
  40295c:	str	w0, [x1, #576]
  402960:	ret
  402964:	nop
  402968:	stp	x29, x30, [sp, #-128]!
  40296c:	mov	x29, sp
  402970:	stp	x19, x20, [sp, #16]
  402974:	mov	x20, x0
  402978:	stp	x21, x22, [sp, #32]
  40297c:	mov	x22, x1
  402980:	stp	x23, x24, [sp, #48]
  402984:	mov	x23, x2
  402988:	str	xzr, [x1]
  40298c:	bl	401950 <__errno_location@plt>
  402990:	mov	x21, x0
  402994:	cbz	x20, 402c30 <ferror@plt+0x1280>
  402998:	ldrsb	w19, [x20]
  40299c:	cbz	w19, 402c30 <ferror@plt+0x1280>
  4029a0:	bl	401870 <__ctype_b_loc@plt>
  4029a4:	mov	x24, x0
  4029a8:	ldr	x0, [x0]
  4029ac:	ubfiz	x1, x19, #1, #8
  4029b0:	ldrh	w1, [x0, x1]
  4029b4:	tbz	w1, #13, 4029d0 <ferror@plt+0x1020>
  4029b8:	mov	x1, x20
  4029bc:	nop
  4029c0:	ldrsb	w19, [x1, #1]!
  4029c4:	ubfiz	x2, x19, #1, #8
  4029c8:	ldrh	w2, [x0, x2]
  4029cc:	tbnz	w2, #13, 4029c0 <ferror@plt+0x1010>
  4029d0:	cmp	w19, #0x2d
  4029d4:	b.eq	402c30 <ferror@plt+0x1280>  // b.none
  4029d8:	stp	x25, x26, [sp, #64]
  4029dc:	mov	x0, x20
  4029e0:	mov	w3, #0x0                   	// #0
  4029e4:	stp	x27, x28, [sp, #80]
  4029e8:	add	x27, sp, #0x78
  4029ec:	mov	x1, x27
  4029f0:	str	wzr, [x21]
  4029f4:	mov	w2, #0x0                   	// #0
  4029f8:	str	xzr, [sp, #120]
  4029fc:	bl	4017a0 <__strtoul_internal@plt>
  402a00:	mov	x25, x0
  402a04:	ldr	x28, [sp, #120]
  402a08:	ldr	w0, [x21]
  402a0c:	cmp	x28, x20
  402a10:	b.eq	402c20 <ferror@plt+0x1270>  // b.none
  402a14:	cbnz	w0, 402c50 <ferror@plt+0x12a0>
  402a18:	cbz	x28, 402cc4 <ferror@plt+0x1314>
  402a1c:	ldrsb	w0, [x28]
  402a20:	mov	w20, #0x0                   	// #0
  402a24:	mov	x26, #0x0                   	// #0
  402a28:	cbz	w0, 402cc4 <ferror@plt+0x1314>
  402a2c:	nop
  402a30:	ldrsb	w0, [x28, #1]
  402a34:	cmp	w0, #0x69
  402a38:	b.eq	402ae4 <ferror@plt+0x1134>  // b.none
  402a3c:	and	w1, w0, #0xffffffdf
  402a40:	cmp	w1, #0x42
  402a44:	b.ne	402cb4 <ferror@plt+0x1304>  // b.any
  402a48:	ldrsb	w0, [x28, #2]
  402a4c:	cbz	w0, 402cfc <ferror@plt+0x134c>
  402a50:	bl	4016c0 <localeconv@plt>
  402a54:	cbz	x0, 402c28 <ferror@plt+0x1278>
  402a58:	ldr	x1, [x0]
  402a5c:	cbz	x1, 402c28 <ferror@plt+0x1278>
  402a60:	mov	x0, x1
  402a64:	str	x1, [sp, #104]
  402a68:	bl	401610 <strlen@plt>
  402a6c:	mov	x19, x0
  402a70:	cbnz	x26, 402c28 <ferror@plt+0x1278>
  402a74:	ldrsb	w0, [x28]
  402a78:	cbz	w0, 402c28 <ferror@plt+0x1278>
  402a7c:	ldr	x1, [sp, #104]
  402a80:	mov	x2, x19
  402a84:	mov	x0, x1
  402a88:	mov	x1, x28
  402a8c:	bl	401740 <strncmp@plt>
  402a90:	cbnz	w0, 402c28 <ferror@plt+0x1278>
  402a94:	ldrsb	w4, [x28, x19]
  402a98:	add	x1, x28, x19
  402a9c:	cmp	w4, #0x30
  402aa0:	b.ne	402cd8 <ferror@plt+0x1328>  // b.any
  402aa4:	add	w0, w20, #0x1
  402aa8:	mov	x19, x1
  402aac:	nop
  402ab0:	sub	w3, w19, w1
  402ab4:	ldrsb	w4, [x19, #1]!
  402ab8:	add	w20, w3, w0
  402abc:	cmp	w4, #0x30
  402ac0:	b.eq	402ab0 <ferror@plt+0x1100>  // b.none
  402ac4:	ldr	x0, [x24]
  402ac8:	ldrh	w0, [x0, w4, sxtw #1]
  402acc:	tbnz	w0, #11, 402c64 <ferror@plt+0x12b4>
  402ad0:	mov	x28, x19
  402ad4:	str	x19, [sp, #120]
  402ad8:	ldrsb	w0, [x28, #1]
  402adc:	cmp	w0, #0x69
  402ae0:	b.ne	402a3c <ferror@plt+0x108c>  // b.any
  402ae4:	ldrsb	w0, [x28, #2]
  402ae8:	and	w0, w0, #0xffffffdf
  402aec:	cmp	w0, #0x42
  402af0:	b.ne	402a50 <ferror@plt+0x10a0>  // b.any
  402af4:	ldrsb	w0, [x28, #3]
  402af8:	cbnz	w0, 402a50 <ferror@plt+0x10a0>
  402afc:	mov	x19, #0x400                 	// #1024
  402b00:	ldrsb	w27, [x28]
  402b04:	adrp	x24, 405000 <ferror@plt+0x3650>
  402b08:	add	x24, x24, #0x170
  402b0c:	mov	x0, x24
  402b10:	mov	w1, w27
  402b14:	bl	4018e0 <strchr@plt>
  402b18:	cbz	x0, 402d04 <ferror@plt+0x1354>
  402b1c:	sub	x1, x0, x24
  402b20:	add	w1, w1, #0x1
  402b24:	cbz	w1, 402d20 <ferror@plt+0x1370>
  402b28:	umulh	x0, x25, x19
  402b2c:	cbnz	x0, 402cf0 <ferror@plt+0x1340>
  402b30:	sub	w0, w1, #0x2
  402b34:	b	402b44 <ferror@plt+0x1194>
  402b38:	umulh	x2, x25, x19
  402b3c:	sub	w0, w0, #0x1
  402b40:	cbnz	x2, 402cf0 <ferror@plt+0x1340>
  402b44:	mul	x25, x25, x19
  402b48:	cmn	w0, #0x1
  402b4c:	b.ne	402b38 <ferror@plt+0x1188>  // b.any
  402b50:	mov	w0, #0x0                   	// #0
  402b54:	cbz	x23, 402b5c <ferror@plt+0x11ac>
  402b58:	str	w1, [x23]
  402b5c:	cmp	x26, #0x0
  402b60:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402b64:	b.eq	402c0c <ferror@plt+0x125c>  // b.none
  402b68:	sub	w1, w1, #0x2
  402b6c:	mov	x5, #0x1                   	// #1
  402b70:	b	402b80 <ferror@plt+0x11d0>
  402b74:	umulh	x2, x5, x19
  402b78:	sub	w1, w1, #0x1
  402b7c:	cbnz	x2, 402b8c <ferror@plt+0x11dc>
  402b80:	mul	x5, x5, x19
  402b84:	cmn	w1, #0x1
  402b88:	b.ne	402b74 <ferror@plt+0x11c4>  // b.any
  402b8c:	cmp	x26, #0xa
  402b90:	mov	x1, #0xa                   	// #10
  402b94:	b.ls	402ba8 <ferror@plt+0x11f8>  // b.plast
  402b98:	add	x1, x1, x1, lsl #2
  402b9c:	cmp	x26, x1, lsl #1
  402ba0:	lsl	x1, x1, #1
  402ba4:	b.hi	402b98 <ferror@plt+0x11e8>  // b.pmore
  402ba8:	cbz	w20, 402bc4 <ferror@plt+0x1214>
  402bac:	mov	w2, #0x0                   	// #0
  402bb0:	add	x1, x1, x1, lsl #2
  402bb4:	add	w2, w2, #0x1
  402bb8:	cmp	w20, w2
  402bbc:	lsl	x1, x1, #1
  402bc0:	b.ne	402bb0 <ferror@plt+0x1200>  // b.any
  402bc4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402bc8:	mov	x4, #0x1                   	// #1
  402bcc:	movk	x8, #0xcccd
  402bd0:	umulh	x6, x26, x8
  402bd4:	add	x7, x4, x4, lsl #2
  402bd8:	mov	x3, x4
  402bdc:	cmp	x26, #0x9
  402be0:	lsl	x4, x7, #1
  402be4:	lsr	x2, x6, #3
  402be8:	add	x2, x2, x2, lsl #2
  402bec:	sub	x2, x26, x2, lsl #1
  402bf0:	lsr	x26, x6, #3
  402bf4:	cbz	x2, 402c08 <ferror@plt+0x1258>
  402bf8:	udiv	x3, x1, x3
  402bfc:	udiv	x2, x3, x2
  402c00:	udiv	x2, x5, x2
  402c04:	add	x25, x25, x2
  402c08:	b.hi	402bd0 <ferror@plt+0x1220>  // b.pmore
  402c0c:	str	x25, [x22]
  402c10:	tbnz	w0, #31, 402ce0 <ferror@plt+0x1330>
  402c14:	ldp	x25, x26, [sp, #64]
  402c18:	ldp	x27, x28, [sp, #80]
  402c1c:	b	402c3c <ferror@plt+0x128c>
  402c20:	cbnz	w0, 402c5c <ferror@plt+0x12ac>
  402c24:	nop
  402c28:	ldp	x25, x26, [sp, #64]
  402c2c:	ldp	x27, x28, [sp, #80]
  402c30:	mov	w1, #0x16                  	// #22
  402c34:	mov	w0, #0xffffffea            	// #-22
  402c38:	str	w1, [x21]
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldp	x21, x22, [sp, #32]
  402c44:	ldp	x23, x24, [sp, #48]
  402c48:	ldp	x29, x30, [sp], #128
  402c4c:	ret
  402c50:	sub	x1, x25, #0x1
  402c54:	cmn	x1, #0x3
  402c58:	b.ls	402a18 <ferror@plt+0x1068>  // b.plast
  402c5c:	neg	w0, w0
  402c60:	b	402c10 <ferror@plt+0x1260>
  402c64:	str	wzr, [x21]
  402c68:	mov	x1, x27
  402c6c:	mov	x0, x19
  402c70:	mov	w3, #0x0                   	// #0
  402c74:	mov	w2, #0x0                   	// #0
  402c78:	str	xzr, [sp, #120]
  402c7c:	bl	4017a0 <__strtoul_internal@plt>
  402c80:	mov	x26, x0
  402c84:	ldr	x28, [sp, #120]
  402c88:	ldr	w0, [x21]
  402c8c:	cmp	x28, x19
  402c90:	b.eq	402c20 <ferror@plt+0x1270>  // b.none
  402c94:	cbz	w0, 402cbc <ferror@plt+0x130c>
  402c98:	sub	x1, x26, #0x1
  402c9c:	cmn	x1, #0x3
  402ca0:	b.hi	402c5c <ferror@plt+0x12ac>  // b.pmore
  402ca4:	cbz	x28, 402c28 <ferror@plt+0x1278>
  402ca8:	ldrsb	w0, [x28]
  402cac:	cbnz	w0, 402a30 <ferror@plt+0x1080>
  402cb0:	b	402c28 <ferror@plt+0x1278>
  402cb4:	cbnz	w0, 402a50 <ferror@plt+0x10a0>
  402cb8:	b	402afc <ferror@plt+0x114c>
  402cbc:	cbnz	x26, 402ca4 <ferror@plt+0x12f4>
  402cc0:	b	402a30 <ferror@plt+0x1080>
  402cc4:	mov	w0, #0x0                   	// #0
  402cc8:	ldp	x27, x28, [sp, #80]
  402ccc:	str	x25, [x22]
  402cd0:	ldp	x25, x26, [sp, #64]
  402cd4:	b	402c3c <ferror@plt+0x128c>
  402cd8:	mov	x19, x1
  402cdc:	b	402ac4 <ferror@plt+0x1114>
  402ce0:	neg	w1, w0
  402ce4:	ldp	x25, x26, [sp, #64]
  402ce8:	ldp	x27, x28, [sp, #80]
  402cec:	b	402c38 <ferror@plt+0x1288>
  402cf0:	mov	w0, #0xffffffde            	// #-34
  402cf4:	cbnz	x23, 402b58 <ferror@plt+0x11a8>
  402cf8:	b	402b5c <ferror@plt+0x11ac>
  402cfc:	mov	x19, #0x3e8                 	// #1000
  402d00:	b	402b00 <ferror@plt+0x1150>
  402d04:	adrp	x1, 405000 <ferror@plt+0x3650>
  402d08:	add	x24, x1, #0x180
  402d0c:	mov	x0, x24
  402d10:	mov	w1, w27
  402d14:	bl	4018e0 <strchr@plt>
  402d18:	cbnz	x0, 402b1c <ferror@plt+0x116c>
  402d1c:	b	402c28 <ferror@plt+0x1278>
  402d20:	mov	w0, #0x0                   	// #0
  402d24:	cbnz	x23, 402b58 <ferror@plt+0x11a8>
  402d28:	ldp	x27, x28, [sp, #80]
  402d2c:	str	x25, [x22]
  402d30:	ldp	x25, x26, [sp, #64]
  402d34:	b	402c3c <ferror@plt+0x128c>
  402d38:	mov	x2, #0x0                   	// #0
  402d3c:	b	402968 <ferror@plt+0xfb8>
  402d40:	stp	x29, x30, [sp, #-48]!
  402d44:	mov	x29, sp
  402d48:	stp	x21, x22, [sp, #32]
  402d4c:	mov	x22, x1
  402d50:	cbz	x0, 402db0 <ferror@plt+0x1400>
  402d54:	mov	x21, x0
  402d58:	stp	x19, x20, [sp, #16]
  402d5c:	mov	x20, x0
  402d60:	b	402d7c <ferror@plt+0x13cc>
  402d64:	bl	401870 <__ctype_b_loc@plt>
  402d68:	ubfiz	x19, x19, #1, #8
  402d6c:	ldr	x2, [x0]
  402d70:	ldrh	w2, [x2, x19]
  402d74:	tbz	w2, #11, 402d84 <ferror@plt+0x13d4>
  402d78:	add	x20, x20, #0x1
  402d7c:	ldrsb	w19, [x20]
  402d80:	cbnz	w19, 402d64 <ferror@plt+0x13b4>
  402d84:	cbz	x22, 402d8c <ferror@plt+0x13dc>
  402d88:	str	x20, [x22]
  402d8c:	cmp	x20, x21
  402d90:	b.ls	402dc8 <ferror@plt+0x1418>  // b.plast
  402d94:	ldrsb	w1, [x20]
  402d98:	mov	w0, #0x1                   	// #1
  402d9c:	ldp	x19, x20, [sp, #16]
  402da0:	cbnz	w1, 402db8 <ferror@plt+0x1408>
  402da4:	ldp	x21, x22, [sp, #32]
  402da8:	ldp	x29, x30, [sp], #48
  402dac:	ret
  402db0:	cbz	x1, 402db8 <ferror@plt+0x1408>
  402db4:	str	xzr, [x1]
  402db8:	mov	w0, #0x0                   	// #0
  402dbc:	ldp	x21, x22, [sp, #32]
  402dc0:	ldp	x29, x30, [sp], #48
  402dc4:	ret
  402dc8:	mov	w0, #0x0                   	// #0
  402dcc:	ldp	x19, x20, [sp, #16]
  402dd0:	b	402dbc <ferror@plt+0x140c>
  402dd4:	nop
  402dd8:	stp	x29, x30, [sp, #-48]!
  402ddc:	mov	x29, sp
  402de0:	stp	x21, x22, [sp, #32]
  402de4:	mov	x22, x1
  402de8:	cbz	x0, 402e48 <ferror@plt+0x1498>
  402dec:	mov	x21, x0
  402df0:	stp	x19, x20, [sp, #16]
  402df4:	mov	x20, x0
  402df8:	b	402e14 <ferror@plt+0x1464>
  402dfc:	bl	401870 <__ctype_b_loc@plt>
  402e00:	ubfiz	x19, x19, #1, #8
  402e04:	ldr	x2, [x0]
  402e08:	ldrh	w2, [x2, x19]
  402e0c:	tbz	w2, #12, 402e1c <ferror@plt+0x146c>
  402e10:	add	x20, x20, #0x1
  402e14:	ldrsb	w19, [x20]
  402e18:	cbnz	w19, 402dfc <ferror@plt+0x144c>
  402e1c:	cbz	x22, 402e24 <ferror@plt+0x1474>
  402e20:	str	x20, [x22]
  402e24:	cmp	x20, x21
  402e28:	b.ls	402e60 <ferror@plt+0x14b0>  // b.plast
  402e2c:	ldrsb	w1, [x20]
  402e30:	mov	w0, #0x1                   	// #1
  402e34:	ldp	x19, x20, [sp, #16]
  402e38:	cbnz	w1, 402e50 <ferror@plt+0x14a0>
  402e3c:	ldp	x21, x22, [sp, #32]
  402e40:	ldp	x29, x30, [sp], #48
  402e44:	ret
  402e48:	cbz	x1, 402e50 <ferror@plt+0x14a0>
  402e4c:	str	xzr, [x1]
  402e50:	mov	w0, #0x0                   	// #0
  402e54:	ldp	x21, x22, [sp, #32]
  402e58:	ldp	x29, x30, [sp], #48
  402e5c:	ret
  402e60:	mov	w0, #0x0                   	// #0
  402e64:	ldp	x19, x20, [sp, #16]
  402e68:	b	402e54 <ferror@plt+0x14a4>
  402e6c:	nop
  402e70:	stp	x29, x30, [sp, #-128]!
  402e74:	mov	x29, sp
  402e78:	stp	x19, x20, [sp, #16]
  402e7c:	mov	x19, x0
  402e80:	mov	x20, x1
  402e84:	mov	w0, #0xffffffd0            	// #-48
  402e88:	add	x1, sp, #0x50
  402e8c:	stp	x21, x22, [sp, #32]
  402e90:	add	x21, sp, #0x80
  402e94:	stp	x21, x21, [sp, #48]
  402e98:	str	x1, [sp, #64]
  402e9c:	stp	w0, wzr, [sp, #72]
  402ea0:	stp	x2, x3, [sp, #80]
  402ea4:	stp	x4, x5, [sp, #96]
  402ea8:	stp	x6, x7, [sp, #112]
  402eac:	b	402ef4 <ferror@plt+0x1544>
  402eb0:	ldr	x1, [x0]
  402eb4:	add	x2, x0, #0xf
  402eb8:	and	x2, x2, #0xfffffffffffffff8
  402ebc:	str	x2, [sp, #48]
  402ec0:	cbz	x1, 402f40 <ferror@plt+0x1590>
  402ec4:	add	x0, x2, #0xf
  402ec8:	and	x0, x0, #0xfffffffffffffff8
  402ecc:	str	x0, [sp, #48]
  402ed0:	ldr	x22, [x2]
  402ed4:	cbz	x22, 402f40 <ferror@plt+0x1590>
  402ed8:	mov	x0, x19
  402edc:	bl	401850 <strcmp@plt>
  402ee0:	cbz	w0, 402f64 <ferror@plt+0x15b4>
  402ee4:	mov	x1, x22
  402ee8:	mov	x0, x19
  402eec:	bl	401850 <strcmp@plt>
  402ef0:	cbz	w0, 402f68 <ferror@plt+0x15b8>
  402ef4:	ldr	w3, [sp, #72]
  402ef8:	ldr	x0, [sp, #48]
  402efc:	tbz	w3, #31, 402eb0 <ferror@plt+0x1500>
  402f00:	add	w2, w3, #0x8
  402f04:	str	w2, [sp, #72]
  402f08:	cmp	w2, #0x0
  402f0c:	b.gt	402eb0 <ferror@plt+0x1500>
  402f10:	ldr	x1, [x21, w3, sxtw]
  402f14:	cbz	x1, 402f40 <ferror@plt+0x1590>
  402f18:	cbz	w2, 402f78 <ferror@plt+0x15c8>
  402f1c:	add	w3, w3, #0x10
  402f20:	str	w3, [sp, #72]
  402f24:	cmp	w3, #0x0
  402f28:	b.le	402f5c <ferror@plt+0x15ac>
  402f2c:	add	x3, x0, #0xf
  402f30:	mov	x2, x0
  402f34:	and	x0, x3, #0xfffffffffffffff8
  402f38:	str	x0, [sp, #48]
  402f3c:	b	402ed0 <ferror@plt+0x1520>
  402f40:	adrp	x0, 416000 <ferror@plt+0x14650>
  402f44:	adrp	x1, 405000 <ferror@plt+0x3650>
  402f48:	mov	x3, x19
  402f4c:	mov	x2, x20
  402f50:	ldr	w0, [x0, #576]
  402f54:	add	x1, x1, #0x160
  402f58:	bl	401920 <errx@plt>
  402f5c:	add	x2, x21, w2, sxtw
  402f60:	b	402ed0 <ferror@plt+0x1520>
  402f64:	mov	w0, #0x1                   	// #1
  402f68:	ldp	x19, x20, [sp, #16]
  402f6c:	ldp	x21, x22, [sp, #32]
  402f70:	ldp	x29, x30, [sp], #128
  402f74:	ret
  402f78:	mov	x2, x0
  402f7c:	b	402ec4 <ferror@plt+0x1514>
  402f80:	cbz	x1, 402fac <ferror@plt+0x15fc>
  402f84:	add	x3, x0, x1
  402f88:	sxtb	w2, w2
  402f8c:	b	402fa0 <ferror@plt+0x15f0>
  402f90:	b.eq	402fb0 <ferror@plt+0x1600>  // b.none
  402f94:	add	x0, x0, #0x1
  402f98:	cmp	x3, x0
  402f9c:	b.eq	402fac <ferror@plt+0x15fc>  // b.none
  402fa0:	ldrsb	w1, [x0]
  402fa4:	cmp	w2, w1
  402fa8:	cbnz	w1, 402f90 <ferror@plt+0x15e0>
  402fac:	mov	x0, #0x0                   	// #0
  402fb0:	ret
  402fb4:	nop
  402fb8:	stp	x29, x30, [sp, #-64]!
  402fbc:	mov	x29, sp
  402fc0:	stp	x19, x20, [sp, #16]
  402fc4:	mov	x19, x0
  402fc8:	stp	x21, x22, [sp, #32]
  402fcc:	mov	x21, x1
  402fd0:	adrp	x22, 416000 <ferror@plt+0x14650>
  402fd4:	str	xzr, [sp, #56]
  402fd8:	bl	401950 <__errno_location@plt>
  402fdc:	str	wzr, [x0]
  402fe0:	cbz	x19, 402ff4 <ferror@plt+0x1644>
  402fe4:	mov	x20, x0
  402fe8:	ldrsb	w0, [x19]
  402fec:	adrp	x22, 416000 <ferror@plt+0x14650>
  402ff0:	cbnz	w0, 40300c <ferror@plt+0x165c>
  402ff4:	ldr	w0, [x22, #576]
  402ff8:	adrp	x1, 405000 <ferror@plt+0x3650>
  402ffc:	mov	x3, x19
  403000:	mov	x2, x21
  403004:	add	x1, x1, #0x160
  403008:	bl	401920 <errx@plt>
  40300c:	add	x1, sp, #0x38
  403010:	mov	x0, x19
  403014:	mov	w3, #0x0                   	// #0
  403018:	mov	w2, #0xa                   	// #10
  40301c:	bl	4017a0 <__strtoul_internal@plt>
  403020:	ldr	w1, [x20]
  403024:	cbnz	w1, 403068 <ferror@plt+0x16b8>
  403028:	ldr	x1, [sp, #56]
  40302c:	cmp	x19, x1
  403030:	b.eq	402ff4 <ferror@plt+0x1644>  // b.none
  403034:	cbz	x1, 403040 <ferror@plt+0x1690>
  403038:	ldrsb	w1, [x1]
  40303c:	cbnz	w1, 402ff4 <ferror@plt+0x1644>
  403040:	mov	x1, #0xffffffff            	// #4294967295
  403044:	cmp	x0, x1
  403048:	b.hi	403088 <ferror@plt+0x16d8>  // b.pmore
  40304c:	mov	x1, #0xffff                	// #65535
  403050:	cmp	x0, x1
  403054:	b.hi	403094 <ferror@plt+0x16e4>  // b.pmore
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldp	x29, x30, [sp], #64
  403064:	ret
  403068:	ldr	w0, [x22, #576]
  40306c:	cmp	w1, #0x22
  403070:	b.ne	402ff4 <ferror@plt+0x1644>  // b.any
  403074:	adrp	x1, 405000 <ferror@plt+0x3650>
  403078:	mov	x3, x19
  40307c:	mov	x2, x21
  403080:	add	x1, x1, #0x160
  403084:	bl	401990 <err@plt>
  403088:	mov	x1, x21
  40308c:	mov	x0, x19
  403090:	bl	402918 <ferror@plt+0xf68>
  403094:	mov	x1, x21
  403098:	mov	x0, x19
  40309c:	bl	402918 <ferror@plt+0xf68>
  4030a0:	stp	x29, x30, [sp, #-64]!
  4030a4:	mov	x29, sp
  4030a8:	stp	x19, x20, [sp, #16]
  4030ac:	mov	x19, x0
  4030b0:	stp	x21, x22, [sp, #32]
  4030b4:	mov	x21, x1
  4030b8:	adrp	x22, 416000 <ferror@plt+0x14650>
  4030bc:	str	xzr, [sp, #56]
  4030c0:	bl	401950 <__errno_location@plt>
  4030c4:	str	wzr, [x0]
  4030c8:	cbz	x19, 4030dc <ferror@plt+0x172c>
  4030cc:	mov	x20, x0
  4030d0:	ldrsb	w0, [x19]
  4030d4:	adrp	x22, 416000 <ferror@plt+0x14650>
  4030d8:	cbnz	w0, 4030f4 <ferror@plt+0x1744>
  4030dc:	ldr	w0, [x22, #576]
  4030e0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4030e4:	mov	x3, x19
  4030e8:	mov	x2, x21
  4030ec:	add	x1, x1, #0x160
  4030f0:	bl	401920 <errx@plt>
  4030f4:	add	x1, sp, #0x38
  4030f8:	mov	x0, x19
  4030fc:	mov	w3, #0x0                   	// #0
  403100:	mov	w2, #0x10                  	// #16
  403104:	bl	4017a0 <__strtoul_internal@plt>
  403108:	ldr	w1, [x20]
  40310c:	cbnz	w1, 403150 <ferror@plt+0x17a0>
  403110:	ldr	x1, [sp, #56]
  403114:	cmp	x19, x1
  403118:	b.eq	4030dc <ferror@plt+0x172c>  // b.none
  40311c:	cbz	x1, 403128 <ferror@plt+0x1778>
  403120:	ldrsb	w1, [x1]
  403124:	cbnz	w1, 4030dc <ferror@plt+0x172c>
  403128:	mov	x1, #0xffffffff            	// #4294967295
  40312c:	cmp	x0, x1
  403130:	b.hi	403170 <ferror@plt+0x17c0>  // b.pmore
  403134:	mov	x1, #0xffff                	// #65535
  403138:	cmp	x0, x1
  40313c:	b.hi	40317c <ferror@plt+0x17cc>  // b.pmore
  403140:	ldp	x19, x20, [sp, #16]
  403144:	ldp	x21, x22, [sp, #32]
  403148:	ldp	x29, x30, [sp], #64
  40314c:	ret
  403150:	ldr	w0, [x22, #576]
  403154:	cmp	w1, #0x22
  403158:	b.ne	4030dc <ferror@plt+0x172c>  // b.any
  40315c:	adrp	x1, 405000 <ferror@plt+0x3650>
  403160:	mov	x3, x19
  403164:	mov	x2, x21
  403168:	add	x1, x1, #0x160
  40316c:	bl	401990 <err@plt>
  403170:	mov	x1, x21
  403174:	mov	x0, x19
  403178:	bl	402918 <ferror@plt+0xf68>
  40317c:	mov	x1, x21
  403180:	mov	x0, x19
  403184:	bl	402918 <ferror@plt+0xf68>
  403188:	stp	x29, x30, [sp, #-64]!
  40318c:	mov	x29, sp
  403190:	stp	x19, x20, [sp, #16]
  403194:	mov	x19, x0
  403198:	stp	x21, x22, [sp, #32]
  40319c:	mov	x21, x1
  4031a0:	adrp	x22, 416000 <ferror@plt+0x14650>
  4031a4:	str	xzr, [sp, #56]
  4031a8:	bl	401950 <__errno_location@plt>
  4031ac:	str	wzr, [x0]
  4031b0:	cbz	x19, 4031c4 <ferror@plt+0x1814>
  4031b4:	mov	x20, x0
  4031b8:	ldrsb	w0, [x19]
  4031bc:	adrp	x22, 416000 <ferror@plt+0x14650>
  4031c0:	cbnz	w0, 4031dc <ferror@plt+0x182c>
  4031c4:	ldr	w0, [x22, #576]
  4031c8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4031cc:	mov	x3, x19
  4031d0:	mov	x2, x21
  4031d4:	add	x1, x1, #0x160
  4031d8:	bl	401920 <errx@plt>
  4031dc:	add	x1, sp, #0x38
  4031e0:	mov	x0, x19
  4031e4:	mov	w3, #0x0                   	// #0
  4031e8:	mov	w2, #0xa                   	// #10
  4031ec:	bl	4017a0 <__strtoul_internal@plt>
  4031f0:	ldr	w1, [x20]
  4031f4:	cbnz	w1, 40322c <ferror@plt+0x187c>
  4031f8:	ldr	x1, [sp, #56]
  4031fc:	cmp	x19, x1
  403200:	b.eq	4031c4 <ferror@plt+0x1814>  // b.none
  403204:	cbz	x1, 403210 <ferror@plt+0x1860>
  403208:	ldrsb	w1, [x1]
  40320c:	cbnz	w1, 4031c4 <ferror@plt+0x1814>
  403210:	mov	x1, #0xffffffff            	// #4294967295
  403214:	cmp	x0, x1
  403218:	b.hi	40324c <ferror@plt+0x189c>  // b.pmore
  40321c:	ldp	x19, x20, [sp, #16]
  403220:	ldp	x21, x22, [sp, #32]
  403224:	ldp	x29, x30, [sp], #64
  403228:	ret
  40322c:	ldr	w0, [x22, #576]
  403230:	cmp	w1, #0x22
  403234:	b.ne	4031c4 <ferror@plt+0x1814>  // b.any
  403238:	adrp	x1, 405000 <ferror@plt+0x3650>
  40323c:	mov	x3, x19
  403240:	mov	x2, x21
  403244:	add	x1, x1, #0x160
  403248:	bl	401990 <err@plt>
  40324c:	mov	x1, x21
  403250:	mov	x0, x19
  403254:	bl	402918 <ferror@plt+0xf68>
  403258:	stp	x29, x30, [sp, #-64]!
  40325c:	mov	x29, sp
  403260:	stp	x19, x20, [sp, #16]
  403264:	mov	x19, x0
  403268:	stp	x21, x22, [sp, #32]
  40326c:	mov	x21, x1
  403270:	adrp	x22, 416000 <ferror@plt+0x14650>
  403274:	str	xzr, [sp, #56]
  403278:	bl	401950 <__errno_location@plt>
  40327c:	str	wzr, [x0]
  403280:	cbz	x19, 403294 <ferror@plt+0x18e4>
  403284:	mov	x20, x0
  403288:	ldrsb	w0, [x19]
  40328c:	adrp	x22, 416000 <ferror@plt+0x14650>
  403290:	cbnz	w0, 4032ac <ferror@plt+0x18fc>
  403294:	ldr	w0, [x22, #576]
  403298:	adrp	x1, 405000 <ferror@plt+0x3650>
  40329c:	mov	x3, x19
  4032a0:	mov	x2, x21
  4032a4:	add	x1, x1, #0x160
  4032a8:	bl	401920 <errx@plt>
  4032ac:	add	x1, sp, #0x38
  4032b0:	mov	x0, x19
  4032b4:	mov	w3, #0x0                   	// #0
  4032b8:	mov	w2, #0x10                  	// #16
  4032bc:	bl	4017a0 <__strtoul_internal@plt>
  4032c0:	ldr	w1, [x20]
  4032c4:	cbnz	w1, 4032fc <ferror@plt+0x194c>
  4032c8:	ldr	x1, [sp, #56]
  4032cc:	cmp	x19, x1
  4032d0:	b.eq	403294 <ferror@plt+0x18e4>  // b.none
  4032d4:	cbz	x1, 4032e0 <ferror@plt+0x1930>
  4032d8:	ldrsb	w1, [x1]
  4032dc:	cbnz	w1, 403294 <ferror@plt+0x18e4>
  4032e0:	mov	x1, #0xffffffff            	// #4294967295
  4032e4:	cmp	x0, x1
  4032e8:	b.hi	40331c <ferror@plt+0x196c>  // b.pmore
  4032ec:	ldp	x19, x20, [sp, #16]
  4032f0:	ldp	x21, x22, [sp, #32]
  4032f4:	ldp	x29, x30, [sp], #64
  4032f8:	ret
  4032fc:	ldr	w0, [x22, #576]
  403300:	cmp	w1, #0x22
  403304:	b.ne	403294 <ferror@plt+0x18e4>  // b.any
  403308:	adrp	x1, 405000 <ferror@plt+0x3650>
  40330c:	mov	x3, x19
  403310:	mov	x2, x21
  403314:	add	x1, x1, #0x160
  403318:	bl	401990 <err@plt>
  40331c:	mov	x1, x21
  403320:	mov	x0, x19
  403324:	bl	402918 <ferror@plt+0xf68>
  403328:	stp	x29, x30, [sp, #-64]!
  40332c:	mov	x29, sp
  403330:	stp	x19, x20, [sp, #16]
  403334:	mov	x19, x0
  403338:	stp	x21, x22, [sp, #32]
  40333c:	mov	x21, x1
  403340:	adrp	x22, 416000 <ferror@plt+0x14650>
  403344:	str	xzr, [sp, #56]
  403348:	bl	401950 <__errno_location@plt>
  40334c:	str	wzr, [x0]
  403350:	cbz	x19, 403364 <ferror@plt+0x19b4>
  403354:	mov	x20, x0
  403358:	ldrsb	w0, [x19]
  40335c:	adrp	x22, 416000 <ferror@plt+0x14650>
  403360:	cbnz	w0, 40337c <ferror@plt+0x19cc>
  403364:	ldr	w0, [x22, #576]
  403368:	adrp	x1, 405000 <ferror@plt+0x3650>
  40336c:	mov	x3, x19
  403370:	mov	x2, x21
  403374:	add	x1, x1, #0x160
  403378:	bl	401920 <errx@plt>
  40337c:	add	x1, sp, #0x38
  403380:	mov	x0, x19
  403384:	mov	w3, #0x0                   	// #0
  403388:	mov	w2, #0xa                   	// #10
  40338c:	bl	401720 <__strtol_internal@plt>
  403390:	ldr	w1, [x20]
  403394:	cbnz	w1, 4033c0 <ferror@plt+0x1a10>
  403398:	ldr	x1, [sp, #56]
  40339c:	cmp	x1, x19
  4033a0:	b.eq	403364 <ferror@plt+0x19b4>  // b.none
  4033a4:	cbz	x1, 4033b0 <ferror@plt+0x1a00>
  4033a8:	ldrsb	w1, [x1]
  4033ac:	cbnz	w1, 403364 <ferror@plt+0x19b4>
  4033b0:	ldp	x19, x20, [sp, #16]
  4033b4:	ldp	x21, x22, [sp, #32]
  4033b8:	ldp	x29, x30, [sp], #64
  4033bc:	ret
  4033c0:	ldr	w0, [x22, #576]
  4033c4:	cmp	w1, #0x22
  4033c8:	b.ne	403364 <ferror@plt+0x19b4>  // b.any
  4033cc:	adrp	x1, 405000 <ferror@plt+0x3650>
  4033d0:	mov	x3, x19
  4033d4:	mov	x2, x21
  4033d8:	add	x1, x1, #0x160
  4033dc:	bl	401990 <err@plt>
  4033e0:	stp	x29, x30, [sp, #-32]!
  4033e4:	mov	x29, sp
  4033e8:	stp	x19, x20, [sp, #16]
  4033ec:	mov	x19, x1
  4033f0:	mov	x20, x0
  4033f4:	bl	403328 <ferror@plt+0x1978>
  4033f8:	mov	x2, #0x80000000            	// #2147483648
  4033fc:	add	x2, x0, x2
  403400:	mov	x1, #0xffffffff            	// #4294967295
  403404:	cmp	x2, x1
  403408:	b.hi	403418 <ferror@plt+0x1a68>  // b.pmore
  40340c:	ldp	x19, x20, [sp, #16]
  403410:	ldp	x29, x30, [sp], #32
  403414:	ret
  403418:	bl	401950 <__errno_location@plt>
  40341c:	mov	x4, x0
  403420:	adrp	x0, 416000 <ferror@plt+0x14650>
  403424:	mov	w5, #0x22                  	// #34
  403428:	adrp	x1, 405000 <ferror@plt+0x3650>
  40342c:	mov	x3, x20
  403430:	ldr	w0, [x0, #576]
  403434:	mov	x2, x19
  403438:	str	w5, [x4]
  40343c:	add	x1, x1, #0x160
  403440:	bl	401990 <err@plt>
  403444:	nop
  403448:	stp	x29, x30, [sp, #-32]!
  40344c:	mov	x29, sp
  403450:	stp	x19, x20, [sp, #16]
  403454:	mov	x19, x1
  403458:	mov	x20, x0
  40345c:	bl	4033e0 <ferror@plt+0x1a30>
  403460:	add	w2, w0, #0x8, lsl #12
  403464:	mov	w1, #0xffff                	// #65535
  403468:	cmp	w2, w1
  40346c:	b.hi	40347c <ferror@plt+0x1acc>  // b.pmore
  403470:	ldp	x19, x20, [sp, #16]
  403474:	ldp	x29, x30, [sp], #32
  403478:	ret
  40347c:	bl	401950 <__errno_location@plt>
  403480:	mov	x4, x0
  403484:	adrp	x0, 416000 <ferror@plt+0x14650>
  403488:	mov	w5, #0x22                  	// #34
  40348c:	adrp	x1, 405000 <ferror@plt+0x3650>
  403490:	mov	x3, x20
  403494:	ldr	w0, [x0, #576]
  403498:	mov	x2, x19
  40349c:	str	w5, [x4]
  4034a0:	add	x1, x1, #0x160
  4034a4:	bl	401990 <err@plt>
  4034a8:	stp	x29, x30, [sp, #-64]!
  4034ac:	mov	x29, sp
  4034b0:	stp	x19, x20, [sp, #16]
  4034b4:	mov	x19, x0
  4034b8:	stp	x21, x22, [sp, #32]
  4034bc:	mov	x21, x1
  4034c0:	adrp	x22, 416000 <ferror@plt+0x14650>
  4034c4:	str	xzr, [sp, #56]
  4034c8:	bl	401950 <__errno_location@plt>
  4034cc:	str	wzr, [x0]
  4034d0:	cbz	x19, 4034e4 <ferror@plt+0x1b34>
  4034d4:	mov	x20, x0
  4034d8:	ldrsb	w0, [x19]
  4034dc:	adrp	x22, 416000 <ferror@plt+0x14650>
  4034e0:	cbnz	w0, 4034fc <ferror@plt+0x1b4c>
  4034e4:	ldr	w0, [x22, #576]
  4034e8:	adrp	x1, 405000 <ferror@plt+0x3650>
  4034ec:	mov	x3, x19
  4034f0:	mov	x2, x21
  4034f4:	add	x1, x1, #0x160
  4034f8:	bl	401920 <errx@plt>
  4034fc:	add	x1, sp, #0x38
  403500:	mov	x0, x19
  403504:	mov	w3, #0x0                   	// #0
  403508:	mov	w2, #0xa                   	// #10
  40350c:	bl	4017a0 <__strtoul_internal@plt>
  403510:	ldr	w1, [x20]
  403514:	cbnz	w1, 403540 <ferror@plt+0x1b90>
  403518:	ldr	x1, [sp, #56]
  40351c:	cmp	x19, x1
  403520:	b.eq	4034e4 <ferror@plt+0x1b34>  // b.none
  403524:	cbz	x1, 403530 <ferror@plt+0x1b80>
  403528:	ldrsb	w1, [x1]
  40352c:	cbnz	w1, 4034e4 <ferror@plt+0x1b34>
  403530:	ldp	x19, x20, [sp, #16]
  403534:	ldp	x21, x22, [sp, #32]
  403538:	ldp	x29, x30, [sp], #64
  40353c:	ret
  403540:	ldr	w0, [x22, #576]
  403544:	cmp	w1, #0x22
  403548:	b.ne	4034e4 <ferror@plt+0x1b34>  // b.any
  40354c:	adrp	x1, 405000 <ferror@plt+0x3650>
  403550:	mov	x3, x19
  403554:	mov	x2, x21
  403558:	add	x1, x1, #0x160
  40355c:	bl	401990 <err@plt>
  403560:	stp	x29, x30, [sp, #-64]!
  403564:	mov	x29, sp
  403568:	stp	x19, x20, [sp, #16]
  40356c:	mov	x19, x0
  403570:	stp	x21, x22, [sp, #32]
  403574:	mov	x21, x1
  403578:	adrp	x22, 416000 <ferror@plt+0x14650>
  40357c:	str	xzr, [sp, #56]
  403580:	bl	401950 <__errno_location@plt>
  403584:	str	wzr, [x0]
  403588:	cbz	x19, 40359c <ferror@plt+0x1bec>
  40358c:	mov	x20, x0
  403590:	ldrsb	w0, [x19]
  403594:	adrp	x22, 416000 <ferror@plt+0x14650>
  403598:	cbnz	w0, 4035b4 <ferror@plt+0x1c04>
  40359c:	ldr	w0, [x22, #576]
  4035a0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4035a4:	mov	x3, x19
  4035a8:	mov	x2, x21
  4035ac:	add	x1, x1, #0x160
  4035b0:	bl	401920 <errx@plt>
  4035b4:	add	x1, sp, #0x38
  4035b8:	mov	x0, x19
  4035bc:	mov	w3, #0x0                   	// #0
  4035c0:	mov	w2, #0x10                  	// #16
  4035c4:	bl	4017a0 <__strtoul_internal@plt>
  4035c8:	ldr	w1, [x20]
  4035cc:	cbnz	w1, 4035f8 <ferror@plt+0x1c48>
  4035d0:	ldr	x1, [sp, #56]
  4035d4:	cmp	x19, x1
  4035d8:	b.eq	40359c <ferror@plt+0x1bec>  // b.none
  4035dc:	cbz	x1, 4035e8 <ferror@plt+0x1c38>
  4035e0:	ldrsb	w1, [x1]
  4035e4:	cbnz	w1, 40359c <ferror@plt+0x1bec>
  4035e8:	ldp	x19, x20, [sp, #16]
  4035ec:	ldp	x21, x22, [sp, #32]
  4035f0:	ldp	x29, x30, [sp], #64
  4035f4:	ret
  4035f8:	ldr	w0, [x22, #576]
  4035fc:	cmp	w1, #0x22
  403600:	b.ne	40359c <ferror@plt+0x1bec>  // b.any
  403604:	adrp	x1, 405000 <ferror@plt+0x3650>
  403608:	mov	x3, x19
  40360c:	mov	x2, x21
  403610:	add	x1, x1, #0x160
  403614:	bl	401990 <err@plt>
  403618:	stp	x29, x30, [sp, #-64]!
  40361c:	mov	x29, sp
  403620:	stp	x19, x20, [sp, #16]
  403624:	mov	x19, x0
  403628:	stp	x21, x22, [sp, #32]
  40362c:	mov	x21, x1
  403630:	adrp	x22, 416000 <ferror@plt+0x14650>
  403634:	str	xzr, [sp, #56]
  403638:	bl	401950 <__errno_location@plt>
  40363c:	str	wzr, [x0]
  403640:	cbz	x19, 403654 <ferror@plt+0x1ca4>
  403644:	mov	x20, x0
  403648:	ldrsb	w0, [x19]
  40364c:	adrp	x22, 416000 <ferror@plt+0x14650>
  403650:	cbnz	w0, 40366c <ferror@plt+0x1cbc>
  403654:	ldr	w0, [x22, #576]
  403658:	adrp	x1, 405000 <ferror@plt+0x3650>
  40365c:	mov	x3, x19
  403660:	mov	x2, x21
  403664:	add	x1, x1, #0x160
  403668:	bl	401920 <errx@plt>
  40366c:	mov	x0, x19
  403670:	add	x1, sp, #0x38
  403674:	bl	401650 <strtod@plt>
  403678:	ldr	w0, [x20]
  40367c:	cbnz	w0, 4036a8 <ferror@plt+0x1cf8>
  403680:	ldr	x0, [sp, #56]
  403684:	cmp	x0, x19
  403688:	b.eq	403654 <ferror@plt+0x1ca4>  // b.none
  40368c:	cbz	x0, 403698 <ferror@plt+0x1ce8>
  403690:	ldrsb	w0, [x0]
  403694:	cbnz	w0, 403654 <ferror@plt+0x1ca4>
  403698:	ldp	x19, x20, [sp, #16]
  40369c:	ldp	x21, x22, [sp, #32]
  4036a0:	ldp	x29, x30, [sp], #64
  4036a4:	ret
  4036a8:	cmp	w0, #0x22
  4036ac:	ldr	w0, [x22, #576]
  4036b0:	b.ne	403654 <ferror@plt+0x1ca4>  // b.any
  4036b4:	adrp	x1, 405000 <ferror@plt+0x3650>
  4036b8:	mov	x3, x19
  4036bc:	mov	x2, x21
  4036c0:	add	x1, x1, #0x160
  4036c4:	bl	401990 <err@plt>
  4036c8:	stp	x29, x30, [sp, #-64]!
  4036cc:	mov	x29, sp
  4036d0:	stp	x19, x20, [sp, #16]
  4036d4:	mov	x19, x0
  4036d8:	stp	x21, x22, [sp, #32]
  4036dc:	mov	x21, x1
  4036e0:	adrp	x22, 416000 <ferror@plt+0x14650>
  4036e4:	str	xzr, [sp, #56]
  4036e8:	bl	401950 <__errno_location@plt>
  4036ec:	str	wzr, [x0]
  4036f0:	cbz	x19, 403704 <ferror@plt+0x1d54>
  4036f4:	mov	x20, x0
  4036f8:	ldrsb	w0, [x19]
  4036fc:	adrp	x22, 416000 <ferror@plt+0x14650>
  403700:	cbnz	w0, 40371c <ferror@plt+0x1d6c>
  403704:	ldr	w0, [x22, #576]
  403708:	adrp	x1, 405000 <ferror@plt+0x3650>
  40370c:	mov	x3, x19
  403710:	mov	x2, x21
  403714:	add	x1, x1, #0x160
  403718:	bl	401920 <errx@plt>
  40371c:	add	x1, sp, #0x38
  403720:	mov	x0, x19
  403724:	mov	w2, #0xa                   	// #10
  403728:	bl	401880 <strtol@plt>
  40372c:	ldr	w1, [x20]
  403730:	cbnz	w1, 40375c <ferror@plt+0x1dac>
  403734:	ldr	x1, [sp, #56]
  403738:	cmp	x1, x19
  40373c:	b.eq	403704 <ferror@plt+0x1d54>  // b.none
  403740:	cbz	x1, 40374c <ferror@plt+0x1d9c>
  403744:	ldrsb	w1, [x1]
  403748:	cbnz	w1, 403704 <ferror@plt+0x1d54>
  40374c:	ldp	x19, x20, [sp, #16]
  403750:	ldp	x21, x22, [sp, #32]
  403754:	ldp	x29, x30, [sp], #64
  403758:	ret
  40375c:	ldr	w0, [x22, #576]
  403760:	cmp	w1, #0x22
  403764:	b.ne	403704 <ferror@plt+0x1d54>  // b.any
  403768:	adrp	x1, 405000 <ferror@plt+0x3650>
  40376c:	mov	x3, x19
  403770:	mov	x2, x21
  403774:	add	x1, x1, #0x160
  403778:	bl	401990 <err@plt>
  40377c:	nop
  403780:	stp	x29, x30, [sp, #-64]!
  403784:	mov	x29, sp
  403788:	stp	x19, x20, [sp, #16]
  40378c:	mov	x19, x0
  403790:	stp	x21, x22, [sp, #32]
  403794:	mov	x21, x1
  403798:	adrp	x22, 416000 <ferror@plt+0x14650>
  40379c:	str	xzr, [sp, #56]
  4037a0:	bl	401950 <__errno_location@plt>
  4037a4:	str	wzr, [x0]
  4037a8:	cbz	x19, 4037bc <ferror@plt+0x1e0c>
  4037ac:	mov	x20, x0
  4037b0:	ldrsb	w0, [x19]
  4037b4:	adrp	x22, 416000 <ferror@plt+0x14650>
  4037b8:	cbnz	w0, 4037d4 <ferror@plt+0x1e24>
  4037bc:	ldr	w0, [x22, #576]
  4037c0:	adrp	x1, 405000 <ferror@plt+0x3650>
  4037c4:	mov	x3, x19
  4037c8:	mov	x2, x21
  4037cc:	add	x1, x1, #0x160
  4037d0:	bl	401920 <errx@plt>
  4037d4:	add	x1, sp, #0x38
  4037d8:	mov	x0, x19
  4037dc:	mov	w2, #0xa                   	// #10
  4037e0:	bl	401600 <strtoul@plt>
  4037e4:	ldr	w1, [x20]
  4037e8:	cbnz	w1, 403814 <ferror@plt+0x1e64>
  4037ec:	ldr	x1, [sp, #56]
  4037f0:	cmp	x1, x19
  4037f4:	b.eq	4037bc <ferror@plt+0x1e0c>  // b.none
  4037f8:	cbz	x1, 403804 <ferror@plt+0x1e54>
  4037fc:	ldrsb	w1, [x1]
  403800:	cbnz	w1, 4037bc <ferror@plt+0x1e0c>
  403804:	ldp	x19, x20, [sp, #16]
  403808:	ldp	x21, x22, [sp, #32]
  40380c:	ldp	x29, x30, [sp], #64
  403810:	ret
  403814:	ldr	w0, [x22, #576]
  403818:	cmp	w1, #0x22
  40381c:	b.ne	4037bc <ferror@plt+0x1e0c>  // b.any
  403820:	adrp	x1, 405000 <ferror@plt+0x3650>
  403824:	mov	x3, x19
  403828:	mov	x2, x21
  40382c:	add	x1, x1, #0x160
  403830:	bl	401990 <err@plt>
  403834:	nop
  403838:	stp	x29, x30, [sp, #-48]!
  40383c:	mov	x29, sp
  403840:	stp	x19, x20, [sp, #16]
  403844:	mov	x19, x1
  403848:	mov	x20, x0
  40384c:	add	x1, sp, #0x28
  403850:	bl	402d38 <ferror@plt+0x1388>
  403854:	cbz	w0, 40388c <ferror@plt+0x1edc>
  403858:	bl	401950 <__errno_location@plt>
  40385c:	ldr	w1, [x0]
  403860:	adrp	x2, 416000 <ferror@plt+0x14650>
  403864:	mov	x3, x20
  403868:	ldr	w0, [x2, #576]
  40386c:	mov	x2, x19
  403870:	cbz	w1, 403880 <ferror@plt+0x1ed0>
  403874:	adrp	x1, 405000 <ferror@plt+0x3650>
  403878:	add	x1, x1, #0x160
  40387c:	bl	401990 <err@plt>
  403880:	adrp	x1, 405000 <ferror@plt+0x3650>
  403884:	add	x1, x1, #0x160
  403888:	bl	401920 <errx@plt>
  40388c:	ldp	x19, x20, [sp, #16]
  403890:	ldr	x0, [sp, #40]
  403894:	ldp	x29, x30, [sp], #48
  403898:	ret
  40389c:	nop
  4038a0:	stp	x29, x30, [sp, #-32]!
  4038a4:	mov	x29, sp
  4038a8:	str	x19, [sp, #16]
  4038ac:	mov	x19, x1
  4038b0:	mov	x1, x2
  4038b4:	bl	403618 <ferror@plt+0x1c68>
  4038b8:	fcvtzs	d2, d0
  4038bc:	mov	x0, #0x848000000000        	// #145685290680320
  4038c0:	movk	x0, #0x412e, lsl #48
  4038c4:	fmov	d1, x0
  4038c8:	scvtf	d3, d2
  4038cc:	fsub	d0, d0, d3
  4038d0:	fmul	d0, d0, d1
  4038d4:	fcvtzs	d0, d0
  4038d8:	stp	d2, d0, [x19]
  4038dc:	ldr	x19, [sp, #16]
  4038e0:	ldp	x29, x30, [sp], #32
  4038e4:	ret
  4038e8:	mov	w2, w0
  4038ec:	mov	x0, x1
  4038f0:	and	w1, w2, #0xf000
  4038f4:	add	x14, x0, #0x1
  4038f8:	cmp	w1, #0x4, lsl #12
  4038fc:	add	x13, x0, #0x2
  403900:	add	x12, x0, #0x3
  403904:	add	x11, x0, #0x4
  403908:	add	x10, x0, #0x5
  40390c:	add	x9, x0, #0x6
  403910:	add	x8, x0, #0x7
  403914:	add	x7, x0, #0x8
  403918:	add	x6, x0, #0x9
  40391c:	b.eq	403a88 <ferror@plt+0x20d8>  // b.none
  403920:	cmp	w1, #0xa, lsl #12
  403924:	b.eq	40397c <ferror@plt+0x1fcc>  // b.none
  403928:	cmp	w1, #0x2, lsl #12
  40392c:	b.eq	403aa8 <ferror@plt+0x20f8>  // b.none
  403930:	cmp	w1, #0x6, lsl #12
  403934:	b.eq	403a98 <ferror@plt+0x20e8>  // b.none
  403938:	cmp	w1, #0xc, lsl #12
  40393c:	b.eq	403ab8 <ferror@plt+0x2108>  // b.none
  403940:	cmp	w1, #0x1, lsl #12
  403944:	b.eq	403ac8 <ferror@plt+0x2118>  // b.none
  403948:	cmp	w1, #0x8, lsl #12
  40394c:	b.eq	403ad8 <ferror@plt+0x2128>  // b.none
  403950:	mov	x4, x6
  403954:	mov	x6, x7
  403958:	mov	x7, x8
  40395c:	mov	x8, x9
  403960:	mov	x9, x10
  403964:	mov	x10, x11
  403968:	mov	x11, x12
  40396c:	mov	x12, x13
  403970:	mov	x13, x14
  403974:	mov	x14, x0
  403978:	b	403988 <ferror@plt+0x1fd8>
  40397c:	mov	x4, x0
  403980:	mov	w1, #0x6c                  	// #108
  403984:	strb	w1, [x4], #10
  403988:	tst	x2, #0x100
  40398c:	mov	w5, #0x2d                  	// #45
  403990:	mov	w3, #0x72                  	// #114
  403994:	csel	w3, w3, w5, ne  // ne = any
  403998:	tst	x2, #0x80
  40399c:	strb	w3, [x14]
  4039a0:	mov	w3, #0x77                  	// #119
  4039a4:	csel	w3, w3, w5, ne  // ne = any
  4039a8:	strb	w3, [x13]
  4039ac:	and	w1, w2, #0x40
  4039b0:	tbz	w2, #11, 403a50 <ferror@plt+0x20a0>
  4039b4:	cmp	w1, #0x0
  4039b8:	mov	w3, #0x53                  	// #83
  4039bc:	mov	w1, #0x73                  	// #115
  4039c0:	csel	w1, w1, w3, ne  // ne = any
  4039c4:	tst	x2, #0x20
  4039c8:	strb	w1, [x12]
  4039cc:	mov	w5, #0x2d                  	// #45
  4039d0:	mov	w3, #0x72                  	// #114
  4039d4:	csel	w3, w3, w5, ne  // ne = any
  4039d8:	tst	x2, #0x10
  4039dc:	strb	w3, [x11]
  4039e0:	mov	w3, #0x77                  	// #119
  4039e4:	csel	w3, w3, w5, ne  // ne = any
  4039e8:	strb	w3, [x10]
  4039ec:	and	w1, w2, #0x8
  4039f0:	tbz	w2, #10, 403a78 <ferror@plt+0x20c8>
  4039f4:	cmp	w1, #0x0
  4039f8:	mov	w3, #0x53                  	// #83
  4039fc:	mov	w1, #0x73                  	// #115
  403a00:	csel	w1, w1, w3, ne  // ne = any
  403a04:	tst	x2, #0x4
  403a08:	strb	w1, [x9]
  403a0c:	mov	w5, #0x2d                  	// #45
  403a10:	mov	w3, #0x72                  	// #114
  403a14:	csel	w3, w3, w5, ne  // ne = any
  403a18:	tst	x2, #0x2
  403a1c:	strb	w3, [x8]
  403a20:	mov	w3, #0x77                  	// #119
  403a24:	csel	w3, w3, w5, ne  // ne = any
  403a28:	strb	w3, [x7]
  403a2c:	and	w1, w2, #0x1
  403a30:	tbz	w2, #9, 403a60 <ferror@plt+0x20b0>
  403a34:	cmp	w1, #0x0
  403a38:	mov	w2, #0x54                  	// #84
  403a3c:	mov	w1, #0x74                  	// #116
  403a40:	csel	w1, w1, w2, ne  // ne = any
  403a44:	strb	w1, [x6]
  403a48:	strb	wzr, [x4]
  403a4c:	ret
  403a50:	cmp	w1, #0x0
  403a54:	mov	w1, #0x78                  	// #120
  403a58:	csel	w1, w1, w5, ne  // ne = any
  403a5c:	b	4039c4 <ferror@plt+0x2014>
  403a60:	cmp	w1, #0x0
  403a64:	mov	w1, #0x78                  	// #120
  403a68:	csel	w1, w1, w5, ne  // ne = any
  403a6c:	strb	w1, [x6]
  403a70:	strb	wzr, [x4]
  403a74:	ret
  403a78:	cmp	w1, #0x0
  403a7c:	mov	w1, #0x78                  	// #120
  403a80:	csel	w1, w1, w5, ne  // ne = any
  403a84:	b	403a04 <ferror@plt+0x2054>
  403a88:	mov	x4, x0
  403a8c:	mov	w1, #0x64                  	// #100
  403a90:	strb	w1, [x4], #10
  403a94:	b	403988 <ferror@plt+0x1fd8>
  403a98:	mov	x4, x0
  403a9c:	mov	w1, #0x62                  	// #98
  403aa0:	strb	w1, [x4], #10
  403aa4:	b	403988 <ferror@plt+0x1fd8>
  403aa8:	mov	x4, x0
  403aac:	mov	w1, #0x63                  	// #99
  403ab0:	strb	w1, [x4], #10
  403ab4:	b	403988 <ferror@plt+0x1fd8>
  403ab8:	mov	x4, x0
  403abc:	mov	w1, #0x73                  	// #115
  403ac0:	strb	w1, [x4], #10
  403ac4:	b	403988 <ferror@plt+0x1fd8>
  403ac8:	mov	x4, x0
  403acc:	mov	w1, #0x70                  	// #112
  403ad0:	strb	w1, [x4], #10
  403ad4:	b	403988 <ferror@plt+0x1fd8>
  403ad8:	mov	x4, x0
  403adc:	mov	w1, #0x2d                  	// #45
  403ae0:	strb	w1, [x4], #10
  403ae4:	b	403988 <ferror@plt+0x1fd8>
  403ae8:	stp	x29, x30, [sp, #-96]!
  403aec:	mov	x29, sp
  403af0:	stp	x19, x20, [sp, #16]
  403af4:	add	x20, sp, #0x38
  403af8:	mov	x4, x20
  403afc:	stp	x21, x22, [sp, #32]
  403b00:	tbz	w0, #1, 403b10 <ferror@plt+0x2160>
  403b04:	add	x4, x20, #0x1
  403b08:	mov	w2, #0x20                  	// #32
  403b0c:	strb	w2, [sp, #56]
  403b10:	cmp	x1, #0x3ff
  403b14:	b.ls	403c5c <ferror@plt+0x22ac>  // b.plast
  403b18:	mov	x2, #0xfffff               	// #1048575
  403b1c:	cmp	x1, x2
  403b20:	b.ls	403cd8 <ferror@plt+0x2328>  // b.plast
  403b24:	mov	x2, #0x3fffffff            	// #1073741823
  403b28:	cmp	x1, x2
  403b2c:	b.ls	403ce4 <ferror@plt+0x2334>  // b.plast
  403b30:	mov	x2, #0xffffffffff          	// #1099511627775
  403b34:	cmp	x1, x2
  403b38:	b.ls	403cf0 <ferror@plt+0x2340>  // b.plast
  403b3c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403b40:	cmp	x1, x2
  403b44:	b.ls	403cfc <ferror@plt+0x234c>  // b.plast
  403b48:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403b4c:	cmp	x1, x2
  403b50:	b.ls	403d08 <ferror@plt+0x2358>  // b.plast
  403b54:	mov	w3, #0x3c                  	// #60
  403b58:	mov	w6, #0x46                  	// #70
  403b5c:	mov	w7, #0xcccd                	// #52429
  403b60:	adrp	x8, 405000 <ferror@plt+0x3650>
  403b64:	movk	w7, #0xcccc, lsl #16
  403b68:	add	x8, x8, #0x198
  403b6c:	mov	x2, #0xffffffffffffffff    	// #-1
  403b70:	lsr	x22, x1, x3
  403b74:	umull	x7, w3, w7
  403b78:	lsl	x2, x2, x3
  403b7c:	bic	x2, x1, x2
  403b80:	and	w5, w0, #0x1
  403b84:	mov	w3, w22
  403b88:	lsr	x7, x7, #35
  403b8c:	ldrsb	w1, [x8, w7, sxtw]
  403b90:	strb	w1, [x4]
  403b94:	cmp	w1, #0x42
  403b98:	add	x1, x4, #0x1
  403b9c:	csel	w5, w5, wzr, ne  // ne = any
  403ba0:	cbz	w5, 403bb0 <ferror@plt+0x2200>
  403ba4:	add	x1, x4, #0x3
  403ba8:	mov	w5, #0x4269                	// #17001
  403bac:	sturh	w5, [x4, #1]
  403bb0:	strb	wzr, [x1]
  403bb4:	cbz	x2, 403c68 <ferror@plt+0x22b8>
  403bb8:	sub	w6, w6, #0x14
  403bbc:	lsr	x2, x2, x6
  403bc0:	tbz	w0, #2, 403c9c <ferror@plt+0x22ec>
  403bc4:	add	x2, x2, #0x5
  403bc8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403bcc:	movk	x0, #0xcccd
  403bd0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403bd4:	movk	x4, #0x1999, lsl #48
  403bd8:	umulh	x19, x2, x0
  403bdc:	lsr	x19, x19, #3
  403be0:	mul	x1, x19, x0
  403be4:	umulh	x0, x19, x0
  403be8:	ror	x1, x1, #1
  403bec:	lsr	x0, x0, #3
  403bf0:	cmp	x1, x4
  403bf4:	csel	x19, x19, x0, hi  // hi = pmore
  403bf8:	cbz	x19, 403c68 <ferror@plt+0x22b8>
  403bfc:	bl	4016c0 <localeconv@plt>
  403c00:	cbz	x0, 403ccc <ferror@plt+0x231c>
  403c04:	ldr	x4, [x0]
  403c08:	cbz	x4, 403ccc <ferror@plt+0x231c>
  403c0c:	ldrsb	w1, [x4]
  403c10:	adrp	x0, 405000 <ferror@plt+0x3650>
  403c14:	add	x0, x0, #0x190
  403c18:	cmp	w1, #0x0
  403c1c:	csel	x4, x0, x4, eq  // eq = none
  403c20:	mov	x6, x20
  403c24:	mov	x5, x19
  403c28:	mov	w3, w22
  403c2c:	adrp	x2, 405000 <ferror@plt+0x3650>
  403c30:	add	x2, x2, #0x1a0
  403c34:	add	x21, sp, #0x40
  403c38:	mov	x1, #0x20                  	// #32
  403c3c:	mov	x0, x21
  403c40:	bl	4016b0 <snprintf@plt>
  403c44:	mov	x0, x21
  403c48:	bl	4017b0 <strdup@plt>
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldp	x21, x22, [sp, #32]
  403c54:	ldp	x29, x30, [sp], #96
  403c58:	ret
  403c5c:	mov	w3, w1
  403c60:	mov	w0, #0x42                  	// #66
  403c64:	strh	w0, [x4]
  403c68:	mov	x4, x20
  403c6c:	adrp	x2, 405000 <ferror@plt+0x3650>
  403c70:	add	x2, x2, #0x1b0
  403c74:	add	x21, sp, #0x40
  403c78:	mov	x1, #0x20                  	// #32
  403c7c:	mov	x0, x21
  403c80:	bl	4016b0 <snprintf@plt>
  403c84:	mov	x0, x21
  403c88:	bl	4017b0 <strdup@plt>
  403c8c:	ldp	x19, x20, [sp, #16]
  403c90:	ldp	x21, x22, [sp, #32]
  403c94:	ldp	x29, x30, [sp], #96
  403c98:	ret
  403c9c:	add	x2, x2, #0x32
  403ca0:	mov	x5, #0xf5c3                	// #62915
  403ca4:	movk	x5, #0x5c28, lsl #16
  403ca8:	lsr	x19, x2, #2
  403cac:	movk	x5, #0xc28f, lsl #32
  403cb0:	movk	x5, #0x28f5, lsl #48
  403cb4:	umulh	x19, x19, x5
  403cb8:	lsr	x19, x19, #2
  403cbc:	cmp	x19, #0xa
  403cc0:	b.ne	403bf8 <ferror@plt+0x2248>  // b.any
  403cc4:	add	w3, w22, #0x1
  403cc8:	b	403c68 <ferror@plt+0x22b8>
  403ccc:	adrp	x4, 405000 <ferror@plt+0x3650>
  403cd0:	add	x4, x4, #0x190
  403cd4:	b	403c20 <ferror@plt+0x2270>
  403cd8:	mov	w6, #0x14                  	// #20
  403cdc:	sub	w3, w6, #0xa
  403ce0:	b	403b5c <ferror@plt+0x21ac>
  403ce4:	mov	w6, #0x1e                  	// #30
  403ce8:	sub	w3, w6, #0xa
  403cec:	b	403b5c <ferror@plt+0x21ac>
  403cf0:	mov	w6, #0x28                  	// #40
  403cf4:	sub	w3, w6, #0xa
  403cf8:	b	403b5c <ferror@plt+0x21ac>
  403cfc:	mov	w6, #0x32                  	// #50
  403d00:	sub	w3, w6, #0xa
  403d04:	b	403b5c <ferror@plt+0x21ac>
  403d08:	mov	w6, #0x3c                  	// #60
  403d0c:	sub	w3, w6, #0xa
  403d10:	b	403b5c <ferror@plt+0x21ac>
  403d14:	nop
  403d18:	cbz	x0, 403e14 <ferror@plt+0x2464>
  403d1c:	stp	x29, x30, [sp, #-64]!
  403d20:	mov	x29, sp
  403d24:	stp	x19, x20, [sp, #16]
  403d28:	mov	x20, x0
  403d2c:	ldrsb	w4, [x0]
  403d30:	cbz	w4, 403e04 <ferror@plt+0x2454>
  403d34:	cmp	x1, #0x0
  403d38:	stp	x21, x22, [sp, #32]
  403d3c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d40:	stp	x23, x24, [sp, #48]
  403d44:	mov	x21, x2
  403d48:	mov	x23, x1
  403d4c:	mov	x22, x3
  403d50:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d54:	b.eq	403dfc <ferror@plt+0x244c>  // b.none
  403d58:	mov	x19, #0x0                   	// #0
  403d5c:	nop
  403d60:	cmp	w4, #0x2c
  403d64:	ldrsb	w4, [x20, #1]
  403d68:	b.eq	403d94 <ferror@plt+0x23e4>  // b.none
  403d6c:	cbz	w4, 403d9c <ferror@plt+0x23ec>
  403d70:	add	x20, x20, #0x1
  403d74:	cmp	x21, x19
  403d78:	b.hi	403d60 <ferror@plt+0x23b0>  // b.pmore
  403d7c:	mov	w0, #0xfffffffe            	// #-2
  403d80:	ldp	x19, x20, [sp, #16]
  403d84:	ldp	x21, x22, [sp, #32]
  403d88:	ldp	x23, x24, [sp, #48]
  403d8c:	ldp	x29, x30, [sp], #64
  403d90:	ret
  403d94:	mov	x24, x20
  403d98:	cbnz	w4, 403da0 <ferror@plt+0x23f0>
  403d9c:	add	x24, x20, #0x1
  403da0:	cmp	x0, x24
  403da4:	b.cs	403dfc <ferror@plt+0x244c>  // b.hs, b.nlast
  403da8:	sub	x1, x24, x0
  403dac:	blr	x22
  403db0:	cmn	w0, #0x1
  403db4:	b.eq	403dfc <ferror@plt+0x244c>  // b.none
  403db8:	str	w0, [x23, x19, lsl #2]
  403dbc:	add	x19, x19, #0x1
  403dc0:	ldrsb	w0, [x24]
  403dc4:	cbz	w0, 403de4 <ferror@plt+0x2434>
  403dc8:	mov	x0, x20
  403dcc:	ldrsb	w4, [x0, #1]!
  403dd0:	cbz	w4, 403de4 <ferror@plt+0x2434>
  403dd4:	cmp	x21, x19
  403dd8:	b.ls	403d7c <ferror@plt+0x23cc>  // b.plast
  403ddc:	mov	x20, x0
  403de0:	b	403d60 <ferror@plt+0x23b0>
  403de4:	mov	w0, w19
  403de8:	ldp	x19, x20, [sp, #16]
  403dec:	ldp	x21, x22, [sp, #32]
  403df0:	ldp	x23, x24, [sp, #48]
  403df4:	ldp	x29, x30, [sp], #64
  403df8:	ret
  403dfc:	ldp	x21, x22, [sp, #32]
  403e00:	ldp	x23, x24, [sp, #48]
  403e04:	mov	w0, #0xffffffff            	// #-1
  403e08:	ldp	x19, x20, [sp, #16]
  403e0c:	ldp	x29, x30, [sp], #64
  403e10:	ret
  403e14:	mov	w0, #0xffffffff            	// #-1
  403e18:	ret
  403e1c:	nop
  403e20:	cbz	x0, 403e9c <ferror@plt+0x24ec>
  403e24:	stp	x29, x30, [sp, #-32]!
  403e28:	mov	x29, sp
  403e2c:	str	x19, [sp, #16]
  403e30:	mov	x19, x3
  403e34:	mov	x3, x4
  403e38:	cmp	x19, #0x0
  403e3c:	ldrsb	w4, [x0]
  403e40:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e44:	b.eq	403e94 <ferror@plt+0x24e4>  // b.none
  403e48:	ldr	x5, [x19]
  403e4c:	cmp	x5, x2
  403e50:	b.hi	403e94 <ferror@plt+0x24e4>  // b.pmore
  403e54:	cmp	w4, #0x2b
  403e58:	b.eq	403e84 <ferror@plt+0x24d4>  // b.none
  403e5c:	str	xzr, [x19]
  403e60:	bl	403d18 <ferror@plt+0x2368>
  403e64:	cmp	w0, #0x0
  403e68:	b.le	403e78 <ferror@plt+0x24c8>
  403e6c:	ldr	x1, [x19]
  403e70:	add	x1, x1, w0, sxtw
  403e74:	str	x1, [x19]
  403e78:	ldr	x19, [sp, #16]
  403e7c:	ldp	x29, x30, [sp], #32
  403e80:	ret
  403e84:	add	x0, x0, #0x1
  403e88:	add	x1, x1, x5, lsl #2
  403e8c:	sub	x2, x2, x5
  403e90:	b	403e60 <ferror@plt+0x24b0>
  403e94:	mov	w0, #0xffffffff            	// #-1
  403e98:	b	403e78 <ferror@plt+0x24c8>
  403e9c:	mov	w0, #0xffffffff            	// #-1
  403ea0:	ret
  403ea4:	nop
  403ea8:	cmp	x2, #0x0
  403eac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403eb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403eb4:	b.eq	403f90 <ferror@plt+0x25e0>  // b.none
  403eb8:	stp	x29, x30, [sp, #-64]!
  403ebc:	mov	x29, sp
  403ec0:	stp	x19, x20, [sp, #16]
  403ec4:	mov	x20, x2
  403ec8:	mov	x19, x0
  403ecc:	stp	x21, x22, [sp, #32]
  403ed0:	mov	w21, #0x1                   	// #1
  403ed4:	str	x23, [sp, #48]
  403ed8:	mov	x23, x1
  403edc:	ldrsb	w3, [x0]
  403ee0:	cbz	w3, 403f78 <ferror@plt+0x25c8>
  403ee4:	nop
  403ee8:	cmp	w3, #0x2c
  403eec:	ldrsb	w3, [x19, #1]
  403ef0:	b.eq	403f08 <ferror@plt+0x2558>  // b.none
  403ef4:	cbz	w3, 403f54 <ferror@plt+0x25a4>
  403ef8:	add	x19, x19, #0x1
  403efc:	cmp	w3, #0x2c
  403f00:	ldrsb	w3, [x19, #1]
  403f04:	b.ne	403ef4 <ferror@plt+0x2544>  // b.any
  403f08:	mov	x22, x19
  403f0c:	cbz	w3, 403f54 <ferror@plt+0x25a4>
  403f10:	cmp	x0, x22
  403f14:	b.cs	403f60 <ferror@plt+0x25b0>  // b.hs, b.nlast
  403f18:	sub	x1, x22, x0
  403f1c:	blr	x20
  403f20:	tbnz	w0, #31, 403f64 <ferror@plt+0x25b4>
  403f24:	asr	w2, w0, #3
  403f28:	and	w0, w0, #0x7
  403f2c:	lsl	w0, w21, w0
  403f30:	ldrb	w1, [x23, w2, sxtw]
  403f34:	orr	w0, w0, w1
  403f38:	strb	w0, [x23, w2, sxtw]
  403f3c:	ldrsb	w0, [x22]
  403f40:	cbz	w0, 403f78 <ferror@plt+0x25c8>
  403f44:	ldrsb	w3, [x19, #1]!
  403f48:	cbz	w3, 403f78 <ferror@plt+0x25c8>
  403f4c:	mov	x0, x19
  403f50:	b	403ee8 <ferror@plt+0x2538>
  403f54:	add	x22, x19, #0x1
  403f58:	cmp	x0, x22
  403f5c:	b.cc	403f18 <ferror@plt+0x2568>  // b.lo, b.ul, b.last
  403f60:	mov	w0, #0xffffffff            	// #-1
  403f64:	ldp	x19, x20, [sp, #16]
  403f68:	ldp	x21, x22, [sp, #32]
  403f6c:	ldr	x23, [sp, #48]
  403f70:	ldp	x29, x30, [sp], #64
  403f74:	ret
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	ldp	x19, x20, [sp, #16]
  403f80:	ldp	x21, x22, [sp, #32]
  403f84:	ldr	x23, [sp, #48]
  403f88:	ldp	x29, x30, [sp], #64
  403f8c:	ret
  403f90:	mov	w0, #0xffffffea            	// #-22
  403f94:	ret
  403f98:	cmp	x2, #0x0
  403f9c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403fa0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403fa4:	b.eq	404064 <ferror@plt+0x26b4>  // b.none
  403fa8:	stp	x29, x30, [sp, #-48]!
  403fac:	mov	x29, sp
  403fb0:	stp	x19, x20, [sp, #16]
  403fb4:	mov	x19, x0
  403fb8:	stp	x21, x22, [sp, #32]
  403fbc:	mov	x21, x2
  403fc0:	mov	x22, x1
  403fc4:	ldrsb	w3, [x0]
  403fc8:	cbz	w3, 404050 <ferror@plt+0x26a0>
  403fcc:	nop
  403fd0:	cmp	w3, #0x2c
  403fd4:	ldrsb	w3, [x19, #1]
  403fd8:	b.eq	403ff0 <ferror@plt+0x2640>  // b.none
  403fdc:	cbz	w3, 404030 <ferror@plt+0x2680>
  403fe0:	add	x19, x19, #0x1
  403fe4:	cmp	w3, #0x2c
  403fe8:	ldrsb	w3, [x19, #1]
  403fec:	b.ne	403fdc <ferror@plt+0x262c>  // b.any
  403ff0:	mov	x20, x19
  403ff4:	cbz	w3, 404030 <ferror@plt+0x2680>
  403ff8:	cmp	x0, x20
  403ffc:	b.cs	40403c <ferror@plt+0x268c>  // b.hs, b.nlast
  404000:	sub	x1, x20, x0
  404004:	blr	x21
  404008:	tbnz	x0, #63, 404040 <ferror@plt+0x2690>
  40400c:	ldr	x2, [x22]
  404010:	orr	x0, x2, x0
  404014:	str	x0, [x22]
  404018:	ldrsb	w0, [x20]
  40401c:	cbz	w0, 404050 <ferror@plt+0x26a0>
  404020:	ldrsb	w3, [x19, #1]!
  404024:	cbz	w3, 404050 <ferror@plt+0x26a0>
  404028:	mov	x0, x19
  40402c:	b	403fd0 <ferror@plt+0x2620>
  404030:	add	x20, x19, #0x1
  404034:	cmp	x0, x20
  404038:	b.cc	404000 <ferror@plt+0x2650>  // b.lo, b.ul, b.last
  40403c:	mov	w0, #0xffffffff            	// #-1
  404040:	ldp	x19, x20, [sp, #16]
  404044:	ldp	x21, x22, [sp, #32]
  404048:	ldp	x29, x30, [sp], #48
  40404c:	ret
  404050:	mov	w0, #0x0                   	// #0
  404054:	ldp	x19, x20, [sp, #16]
  404058:	ldp	x21, x22, [sp, #32]
  40405c:	ldp	x29, x30, [sp], #48
  404060:	ret
  404064:	mov	w0, #0xffffffea            	// #-22
  404068:	ret
  40406c:	nop
  404070:	stp	x29, x30, [sp, #-80]!
  404074:	mov	x29, sp
  404078:	str	xzr, [sp, #72]
  40407c:	cbz	x0, 404110 <ferror@plt+0x2760>
  404080:	stp	x19, x20, [sp, #16]
  404084:	mov	x19, x0
  404088:	mov	x20, x2
  40408c:	stp	x21, x22, [sp, #32]
  404090:	mov	w21, w3
  404094:	stp	x23, x24, [sp, #48]
  404098:	mov	x23, x1
  40409c:	str	w3, [x1]
  4040a0:	str	w3, [x2]
  4040a4:	bl	401950 <__errno_location@plt>
  4040a8:	str	wzr, [x0]
  4040ac:	mov	x22, x0
  4040b0:	ldrsb	w0, [x19]
  4040b4:	cmp	w0, #0x3a
  4040b8:	b.eq	40411c <ferror@plt+0x276c>  // b.none
  4040bc:	add	x24, sp, #0x48
  4040c0:	mov	x0, x19
  4040c4:	mov	x1, x24
  4040c8:	mov	w2, #0xa                   	// #10
  4040cc:	bl	401880 <strtol@plt>
  4040d0:	str	w0, [x23]
  4040d4:	str	w0, [x20]
  4040d8:	ldr	w0, [x22]
  4040dc:	cbnz	w0, 404154 <ferror@plt+0x27a4>
  4040e0:	ldr	x2, [sp, #72]
  4040e4:	cmp	x2, #0x0
  4040e8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4040ec:	b.eq	404154 <ferror@plt+0x27a4>  // b.none
  4040f0:	ldrsb	w3, [x2]
  4040f4:	cmp	w3, #0x3a
  4040f8:	b.eq	404168 <ferror@plt+0x27b8>  // b.none
  4040fc:	cmp	w3, #0x2d
  404100:	b.eq	404184 <ferror@plt+0x27d4>  // b.none
  404104:	ldp	x19, x20, [sp, #16]
  404108:	ldp	x21, x22, [sp, #32]
  40410c:	ldp	x23, x24, [sp, #48]
  404110:	mov	w0, #0x0                   	// #0
  404114:	ldp	x29, x30, [sp], #80
  404118:	ret
  40411c:	add	x19, x19, #0x1
  404120:	add	x1, sp, #0x48
  404124:	mov	x0, x19
  404128:	mov	w2, #0xa                   	// #10
  40412c:	bl	401880 <strtol@plt>
  404130:	str	w0, [x20]
  404134:	ldr	w0, [x22]
  404138:	cbnz	w0, 404154 <ferror@plt+0x27a4>
  40413c:	ldr	x0, [sp, #72]
  404140:	cbz	x0, 404154 <ferror@plt+0x27a4>
  404144:	ldrsb	w1, [x0]
  404148:	cmp	w1, #0x0
  40414c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404150:	b.ne	404104 <ferror@plt+0x2754>  // b.any
  404154:	mov	w0, #0xffffffff            	// #-1
  404158:	ldp	x19, x20, [sp, #16]
  40415c:	ldp	x21, x22, [sp, #32]
  404160:	ldp	x23, x24, [sp, #48]
  404164:	b	404114 <ferror@plt+0x2764>
  404168:	ldrsb	w1, [x2, #1]
  40416c:	cbnz	w1, 404184 <ferror@plt+0x27d4>
  404170:	ldp	x23, x24, [sp, #48]
  404174:	str	w21, [x20]
  404178:	ldp	x19, x20, [sp, #16]
  40417c:	ldp	x21, x22, [sp, #32]
  404180:	b	404114 <ferror@plt+0x2764>
  404184:	str	wzr, [x22]
  404188:	add	x19, x2, #0x1
  40418c:	mov	x1, x24
  404190:	mov	x0, x19
  404194:	mov	w2, #0xa                   	// #10
  404198:	str	xzr, [sp, #72]
  40419c:	bl	401880 <strtol@plt>
  4041a0:	str	w0, [x20]
  4041a4:	ldr	w0, [x22]
  4041a8:	cbz	w0, 40413c <ferror@plt+0x278c>
  4041ac:	b	404154 <ferror@plt+0x27a4>
  4041b0:	cmp	x1, #0x0
  4041b4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4041b8:	b.eq	404344 <ferror@plt+0x2994>  // b.none
  4041bc:	stp	x29, x30, [sp, #-48]!
  4041c0:	mov	x29, sp
  4041c4:	stp	x19, x20, [sp, #16]
  4041c8:	mov	x19, x0
  4041cc:	mov	x20, x1
  4041d0:	stp	x21, x22, [sp, #32]
  4041d4:	ldrsb	w0, [x19]
  4041d8:	cmp	w0, #0x2f
  4041dc:	b.eq	4041e8 <ferror@plt+0x2838>  // b.none
  4041e0:	b	4042ac <ferror@plt+0x28fc>
  4041e4:	add	x19, x19, #0x1
  4041e8:	ldrsb	w0, [x19, #1]
  4041ec:	cmp	w0, #0x2f
  4041f0:	b.eq	4041e4 <ferror@plt+0x2834>  // b.none
  4041f4:	ldrsb	w0, [x19, #1]
  4041f8:	mov	x21, #0x1                   	// #1
  4041fc:	cmp	w0, #0x2f
  404200:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404204:	b.eq	40421c <ferror@plt+0x286c>  // b.none
  404208:	add	x21, x21, #0x1
  40420c:	ldrsb	w0, [x19, x21]
  404210:	cmp	w0, #0x2f
  404214:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404218:	b.ne	404208 <ferror@plt+0x2858>  // b.any
  40421c:	ldrsb	w0, [x20]
  404220:	cmp	w0, #0x2f
  404224:	b.eq	404230 <ferror@plt+0x2880>  // b.none
  404228:	b	4042c8 <ferror@plt+0x2918>
  40422c:	add	x20, x20, #0x1
  404230:	ldrsb	w0, [x20, #1]
  404234:	cmp	w0, #0x2f
  404238:	b.eq	40422c <ferror@plt+0x287c>  // b.none
  40423c:	ldrsb	w0, [x20, #1]
  404240:	cmp	w0, #0x2f
  404244:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404248:	b.eq	404338 <ferror@plt+0x2988>  // b.none
  40424c:	mov	x22, #0x1                   	// #1
  404250:	add	x22, x22, #0x1
  404254:	ldrsb	w0, [x20, x22]
  404258:	cmp	w0, #0x2f
  40425c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404260:	b.ne	404250 <ferror@plt+0x28a0>  // b.any
  404264:	add	x0, x22, x21
  404268:	cbz	x0, 4042e0 <ferror@plt+0x2930>
  40426c:	cmp	x0, #0x1
  404270:	b.eq	4042f4 <ferror@plt+0x2944>  // b.none
  404274:	cmp	x20, #0x0
  404278:	ccmp	x21, x22, #0x0, ne  // ne = any
  40427c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404280:	b.eq	404324 <ferror@plt+0x2974>  // b.none
  404284:	mov	x2, x21
  404288:	mov	x1, x20
  40428c:	mov	x0, x19
  404290:	bl	401740 <strncmp@plt>
  404294:	cbnz	w0, 404324 <ferror@plt+0x2974>
  404298:	add	x19, x19, x21
  40429c:	add	x20, x20, x22
  4042a0:	ldrsb	w0, [x19]
  4042a4:	cmp	w0, #0x2f
  4042a8:	b.eq	4041e8 <ferror@plt+0x2838>  // b.none
  4042ac:	cbnz	w0, 4041f4 <ferror@plt+0x2844>
  4042b0:	ldrsb	w0, [x20]
  4042b4:	mov	x21, #0x0                   	// #0
  4042b8:	mov	x19, #0x0                   	// #0
  4042bc:	cmp	w0, #0x2f
  4042c0:	b.eq	404230 <ferror@plt+0x2880>  // b.none
  4042c4:	nop
  4042c8:	cbnz	w0, 40423c <ferror@plt+0x288c>
  4042cc:	mov	x0, x21
  4042d0:	mov	x22, #0x0                   	// #0
  4042d4:	mov	x20, #0x0                   	// #0
  4042d8:	cbnz	x0, 40426c <ferror@plt+0x28bc>
  4042dc:	nop
  4042e0:	mov	w0, #0x1                   	// #1
  4042e4:	ldp	x19, x20, [sp, #16]
  4042e8:	ldp	x21, x22, [sp, #32]
  4042ec:	ldp	x29, x30, [sp], #48
  4042f0:	ret
  4042f4:	cbz	x19, 404304 <ferror@plt+0x2954>
  4042f8:	ldrsb	w1, [x19]
  4042fc:	cmp	w1, #0x2f
  404300:	b.eq	4042e4 <ferror@plt+0x2934>  // b.none
  404304:	cbz	x20, 404324 <ferror@plt+0x2974>
  404308:	ldrsb	w0, [x20]
  40430c:	cmp	w0, #0x2f
  404310:	b.eq	4042e0 <ferror@plt+0x2930>  // b.none
  404314:	cmp	x20, #0x0
  404318:	ccmp	x21, x22, #0x0, ne  // ne = any
  40431c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404320:	b.ne	404284 <ferror@plt+0x28d4>  // b.any
  404324:	mov	w0, #0x0                   	// #0
  404328:	ldp	x19, x20, [sp, #16]
  40432c:	ldp	x21, x22, [sp, #32]
  404330:	ldp	x29, x30, [sp], #48
  404334:	ret
  404338:	add	x0, x21, #0x1
  40433c:	mov	x22, #0x1                   	// #1
  404340:	b	404268 <ferror@plt+0x28b8>
  404344:	mov	w0, #0x0                   	// #0
  404348:	ret
  40434c:	nop
  404350:	stp	x29, x30, [sp, #-64]!
  404354:	mov	x29, sp
  404358:	stp	x19, x20, [sp, #16]
  40435c:	mov	x19, x1
  404360:	orr	x1, x0, x1
  404364:	cbz	x1, 4043e4 <ferror@plt+0x2a34>
  404368:	stp	x21, x22, [sp, #32]
  40436c:	mov	x20, x0
  404370:	mov	x21, x2
  404374:	cbz	x0, 4043f8 <ferror@plt+0x2a48>
  404378:	cbz	x19, 404410 <ferror@plt+0x2a60>
  40437c:	stp	x23, x24, [sp, #48]
  404380:	bl	401610 <strlen@plt>
  404384:	mov	x23, x0
  404388:	mvn	x0, x0
  40438c:	mov	x22, #0x0                   	// #0
  404390:	cmp	x21, x0
  404394:	b.hi	4043cc <ferror@plt+0x2a1c>  // b.pmore
  404398:	add	x24, x21, x23
  40439c:	add	x0, x24, #0x1
  4043a0:	bl	401700 <malloc@plt>
  4043a4:	mov	x22, x0
  4043a8:	cbz	x0, 4043cc <ferror@plt+0x2a1c>
  4043ac:	mov	x1, x20
  4043b0:	mov	x2, x23
  4043b4:	bl	4015e0 <memcpy@plt>
  4043b8:	mov	x2, x21
  4043bc:	mov	x1, x19
  4043c0:	add	x0, x22, x23
  4043c4:	bl	4015e0 <memcpy@plt>
  4043c8:	strb	wzr, [x22, x24]
  4043cc:	mov	x0, x22
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x21, x22, [sp, #32]
  4043d8:	ldp	x23, x24, [sp, #48]
  4043dc:	ldp	x29, x30, [sp], #64
  4043e0:	ret
  4043e4:	ldp	x19, x20, [sp, #16]
  4043e8:	adrp	x0, 404000 <ferror@plt+0x2650>
  4043ec:	ldp	x29, x30, [sp], #64
  4043f0:	add	x0, x0, #0x990
  4043f4:	b	4017b0 <strdup@plt>
  4043f8:	mov	x0, x19
  4043fc:	mov	x1, x2
  404400:	ldp	x19, x20, [sp, #16]
  404404:	ldp	x21, x22, [sp, #32]
  404408:	ldp	x29, x30, [sp], #64
  40440c:	b	4018c0 <strndup@plt>
  404410:	ldp	x19, x20, [sp, #16]
  404414:	ldp	x21, x22, [sp, #32]
  404418:	ldp	x29, x30, [sp], #64
  40441c:	b	4017b0 <strdup@plt>
  404420:	stp	x29, x30, [sp, #-32]!
  404424:	mov	x2, #0x0                   	// #0
  404428:	mov	x29, sp
  40442c:	stp	x19, x20, [sp, #16]
  404430:	mov	x20, x0
  404434:	mov	x19, x1
  404438:	cbz	x1, 404448 <ferror@plt+0x2a98>
  40443c:	mov	x0, x1
  404440:	bl	401610 <strlen@plt>
  404444:	mov	x2, x0
  404448:	mov	x1, x19
  40444c:	mov	x0, x20
  404450:	ldp	x19, x20, [sp, #16]
  404454:	ldp	x29, x30, [sp], #32
  404458:	b	404350 <ferror@plt+0x29a0>
  40445c:	nop
  404460:	stp	x29, x30, [sp, #-288]!
  404464:	mov	w9, #0xffffffd0            	// #-48
  404468:	mov	w8, #0xffffff80            	// #-128
  40446c:	mov	x29, sp
  404470:	add	x10, sp, #0xf0
  404474:	add	x11, sp, #0x120
  404478:	stp	x11, x11, [sp, #80]
  40447c:	str	x10, [sp, #96]
  404480:	stp	w9, w8, [sp, #104]
  404484:	ldp	x10, x11, [sp, #80]
  404488:	str	x19, [sp, #16]
  40448c:	ldp	x8, x9, [sp, #96]
  404490:	mov	x19, x0
  404494:	add	x0, sp, #0x48
  404498:	stp	x10, x11, [sp, #32]
  40449c:	stp	x8, x9, [sp, #48]
  4044a0:	str	q0, [sp, #112]
  4044a4:	str	q1, [sp, #128]
  4044a8:	str	q2, [sp, #144]
  4044ac:	str	q3, [sp, #160]
  4044b0:	str	q4, [sp, #176]
  4044b4:	str	q5, [sp, #192]
  4044b8:	str	q6, [sp, #208]
  4044bc:	str	q7, [sp, #224]
  4044c0:	stp	x2, x3, [sp, #240]
  4044c4:	add	x2, sp, #0x20
  4044c8:	stp	x4, x5, [sp, #256]
  4044cc:	stp	x6, x7, [sp, #272]
  4044d0:	bl	4018b0 <vasprintf@plt>
  4044d4:	tbnz	w0, #31, 404504 <ferror@plt+0x2b54>
  4044d8:	ldr	x1, [sp, #72]
  4044dc:	sxtw	x2, w0
  4044e0:	mov	x0, x19
  4044e4:	bl	404350 <ferror@plt+0x29a0>
  4044e8:	mov	x19, x0
  4044ec:	ldr	x0, [sp, #72]
  4044f0:	bl	401890 <free@plt>
  4044f4:	mov	x0, x19
  4044f8:	ldr	x19, [sp, #16]
  4044fc:	ldp	x29, x30, [sp], #288
  404500:	ret
  404504:	mov	x19, #0x0                   	// #0
  404508:	mov	x0, x19
  40450c:	ldr	x19, [sp, #16]
  404510:	ldp	x29, x30, [sp], #288
  404514:	ret
  404518:	stp	x29, x30, [sp, #-96]!
  40451c:	mov	x29, sp
  404520:	stp	x19, x20, [sp, #16]
  404524:	ldr	x19, [x0]
  404528:	stp	x21, x22, [sp, #32]
  40452c:	stp	x23, x24, [sp, #48]
  404530:	mov	x23, x0
  404534:	ldrsb	w0, [x19]
  404538:	cbz	w0, 404690 <ferror@plt+0x2ce0>
  40453c:	mov	x24, x1
  404540:	mov	x22, x2
  404544:	mov	x1, x2
  404548:	mov	x0, x19
  40454c:	stp	x25, x26, [sp, #64]
  404550:	mov	w25, w3
  404554:	bl	4018d0 <strspn@plt>
  404558:	ldrsb	w20, [x19, x0]
  40455c:	add	x21, x19, x0
  404560:	cbz	w20, 40464c <ferror@plt+0x2c9c>
  404564:	cbz	w25, 404618 <ferror@plt+0x2c68>
  404568:	adrp	x0, 405000 <ferror@plt+0x3650>
  40456c:	mov	w1, w20
  404570:	add	x0, x0, #0x1b8
  404574:	bl	4018e0 <strchr@plt>
  404578:	cbz	x0, 4046ac <ferror@plt+0x2cfc>
  40457c:	ldrsb	w1, [x21, #1]
  404580:	add	x25, x21, #0x1
  404584:	strb	w20, [sp, #88]
  404588:	add	x26, sp, #0x58
  40458c:	strb	wzr, [sp, #89]
  404590:	mov	w19, #0x0                   	// #0
  404594:	cbz	w1, 404764 <ferror@plt+0x2db4>
  404598:	cmp	w1, #0x5c
  40459c:	b.eq	404670 <ferror@plt+0x2cc0>  // b.none
  4045a0:	mov	x0, x26
  4045a4:	bl	4018e0 <strchr@plt>
  4045a8:	cbnz	x0, 404750 <ferror@plt+0x2da0>
  4045ac:	add	w19, w19, #0x1
  4045b0:	sxtw	x0, w19
  4045b4:	ldrsb	w1, [x25, w19, sxtw]
  4045b8:	cbnz	w1, 404598 <ferror@plt+0x2be8>
  4045bc:	add	x1, x0, #0x1
  4045c0:	add	x1, x21, x1
  4045c4:	str	x0, [x24]
  4045c8:	ldrsb	w1, [x1]
  4045cc:	cmp	w1, #0x0
  4045d0:	ccmp	w20, w1, #0x0, ne  // ne = any
  4045d4:	b.ne	40464c <ferror@plt+0x2c9c>  // b.any
  4045d8:	add	x0, x0, #0x2
  4045dc:	add	x19, x21, x0
  4045e0:	ldrsb	w1, [x21, x0]
  4045e4:	cbz	w1, 4045f4 <ferror@plt+0x2c44>
  4045e8:	mov	x0, x22
  4045ec:	bl	4018e0 <strchr@plt>
  4045f0:	cbz	x0, 40464c <ferror@plt+0x2c9c>
  4045f4:	mov	x21, x25
  4045f8:	ldp	x25, x26, [sp, #64]
  4045fc:	str	x19, [x23]
  404600:	mov	x0, x21
  404604:	ldp	x19, x20, [sp, #16]
  404608:	ldp	x21, x22, [sp, #32]
  40460c:	ldp	x23, x24, [sp, #48]
  404610:	ldp	x29, x30, [sp], #96
  404614:	ret
  404618:	mov	x1, x22
  40461c:	mov	x0, x21
  404620:	bl	401930 <strcspn@plt>
  404624:	ldp	x25, x26, [sp, #64]
  404628:	str	x0, [x24]
  40462c:	add	x0, x21, x0
  404630:	str	x0, [x23]
  404634:	mov	x0, x21
  404638:	ldp	x19, x20, [sp, #16]
  40463c:	ldp	x21, x22, [sp, #32]
  404640:	ldp	x23, x24, [sp, #48]
  404644:	ldp	x29, x30, [sp], #96
  404648:	ret
  40464c:	ldp	x25, x26, [sp, #64]
  404650:	str	x21, [x23]
  404654:	mov	x21, #0x0                   	// #0
  404658:	mov	x0, x21
  40465c:	ldp	x19, x20, [sp, #16]
  404660:	ldp	x21, x22, [sp, #32]
  404664:	ldp	x23, x24, [sp, #48]
  404668:	ldp	x29, x30, [sp], #96
  40466c:	ret
  404670:	add	w0, w19, #0x1
  404674:	ldrsb	w0, [x25, w0, sxtw]
  404678:	cbz	w0, 404750 <ferror@plt+0x2da0>
  40467c:	add	w19, w19, #0x2
  404680:	sxtw	x0, w19
  404684:	ldrsb	w1, [x25, w19, sxtw]
  404688:	cbnz	w1, 404598 <ferror@plt+0x2be8>
  40468c:	b	4045bc <ferror@plt+0x2c0c>
  404690:	mov	x21, #0x0                   	// #0
  404694:	mov	x0, x21
  404698:	ldp	x19, x20, [sp, #16]
  40469c:	ldp	x21, x22, [sp, #32]
  4046a0:	ldp	x23, x24, [sp, #48]
  4046a4:	ldp	x29, x30, [sp], #96
  4046a8:	ret
  4046ac:	sub	x25, x21, #0x1
  4046b0:	mov	w0, #0x0                   	// #0
  4046b4:	add	w19, w0, #0x1
  4046b8:	cmp	w20, #0x5c
  4046bc:	sxtw	x19, w19
  4046c0:	sub	w26, w19, #0x1
  4046c4:	b.eq	4046f8 <ferror@plt+0x2d48>  // b.none
  4046c8:	mov	w1, w20
  4046cc:	mov	x0, x22
  4046d0:	bl	4018e0 <strchr@plt>
  4046d4:	add	x1, x19, #0x1
  4046d8:	cbnz	x0, 404758 <ferror@plt+0x2da8>
  4046dc:	ldrsb	w20, [x25, x1]
  4046e0:	add	x26, x21, x19
  4046e4:	cbz	w20, 404718 <ferror@plt+0x2d68>
  4046e8:	mov	x19, x1
  4046ec:	cmp	w20, #0x5c
  4046f0:	sub	w26, w19, #0x1
  4046f4:	b.ne	4046c8 <ferror@plt+0x2d18>  // b.any
  4046f8:	ldrsb	w1, [x21, w19, sxtw]
  4046fc:	cbz	w1, 404758 <ferror@plt+0x2da8>
  404700:	add	w0, w19, #0x1
  404704:	sxtw	x19, w0
  404708:	ldrsb	w20, [x21, w0, sxtw]
  40470c:	add	x26, x21, x19
  404710:	cbnz	w20, 4046b4 <ferror@plt+0x2d04>
  404714:	nop
  404718:	str	x19, [x24]
  40471c:	ldrsb	w1, [x26]
  404720:	cbz	w1, 404730 <ferror@plt+0x2d80>
  404724:	mov	x0, x22
  404728:	bl	4018e0 <strchr@plt>
  40472c:	cbz	x0, 40464c <ferror@plt+0x2c9c>
  404730:	str	x26, [x23]
  404734:	mov	x0, x21
  404738:	ldp	x19, x20, [sp, #16]
  40473c:	ldp	x21, x22, [sp, #32]
  404740:	ldp	x23, x24, [sp, #48]
  404744:	ldp	x25, x26, [sp, #64]
  404748:	ldp	x29, x30, [sp], #96
  40474c:	ret
  404750:	sxtw	x0, w19
  404754:	b	4045bc <ferror@plt+0x2c0c>
  404758:	sxtw	x19, w26
  40475c:	add	x26, x21, x19
  404760:	b	404718 <ferror@plt+0x2d68>
  404764:	mov	x1, x25
  404768:	mov	x0, #0x0                   	// #0
  40476c:	b	4045c4 <ferror@plt+0x2c14>
  404770:	stp	x29, x30, [sp, #-32]!
  404774:	mov	x29, sp
  404778:	str	x19, [sp, #16]
  40477c:	mov	x19, x0
  404780:	b	40478c <ferror@plt+0x2ddc>
  404784:	cmp	w0, #0xa
  404788:	b.eq	4047ac <ferror@plt+0x2dfc>  // b.none
  40478c:	mov	x0, x19
  404790:	bl	401770 <fgetc@plt>
  404794:	cmn	w0, #0x1
  404798:	b.ne	404784 <ferror@plt+0x2dd4>  // b.any
  40479c:	mov	w0, #0x1                   	// #1
  4047a0:	ldr	x19, [sp, #16]
  4047a4:	ldp	x29, x30, [sp], #32
  4047a8:	ret
  4047ac:	mov	w0, #0x0                   	// #0
  4047b0:	ldr	x19, [sp, #16]
  4047b4:	ldp	x29, x30, [sp], #32
  4047b8:	ret
  4047bc:	nop
  4047c0:	stp	x29, x30, [sp, #-64]!
  4047c4:	mov	x29, sp
  4047c8:	stp	x19, x20, [sp, #16]
  4047cc:	adrp	x20, 415000 <ferror@plt+0x13650>
  4047d0:	add	x20, x20, #0xde0
  4047d4:	stp	x21, x22, [sp, #32]
  4047d8:	adrp	x21, 415000 <ferror@plt+0x13650>
  4047dc:	add	x21, x21, #0xdd8
  4047e0:	sub	x20, x20, x21
  4047e4:	mov	w22, w0
  4047e8:	stp	x23, x24, [sp, #48]
  4047ec:	mov	x23, x1
  4047f0:	mov	x24, x2
  4047f4:	bl	4015a8 <memcpy@plt-0x38>
  4047f8:	cmp	xzr, x20, asr #3
  4047fc:	b.eq	404828 <ferror@plt+0x2e78>  // b.none
  404800:	asr	x20, x20, #3
  404804:	mov	x19, #0x0                   	// #0
  404808:	ldr	x3, [x21, x19, lsl #3]
  40480c:	mov	x2, x24
  404810:	add	x19, x19, #0x1
  404814:	mov	x1, x23
  404818:	mov	w0, w22
  40481c:	blr	x3
  404820:	cmp	x20, x19
  404824:	b.ne	404808 <ferror@plt+0x2e58>  // b.any
  404828:	ldp	x19, x20, [sp, #16]
  40482c:	ldp	x21, x22, [sp, #32]
  404830:	ldp	x23, x24, [sp, #48]
  404834:	ldp	x29, x30, [sp], #64
  404838:	ret
  40483c:	nop
  404840:	ret
  404844:	nop
  404848:	adrp	x2, 416000 <ferror@plt+0x14650>
  40484c:	mov	x1, #0x0                   	// #0
  404850:	ldr	x2, [x2, #504]
  404854:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404858 <.fini>:
  404858:	stp	x29, x30, [sp, #-16]!
  40485c:	mov	x29, sp
  404860:	ldp	x29, x30, [sp], #16
  404864:	ret
