module en_reg8(
  input clk,				// clock
  input EN,					// when high enable flop to capture
  input [7:0] D,			// register 8-bit data input
  output [7:0] Q			// register 8-bit Q output
);

  /////////////////////////////////////////////////////
  // instantiate 8 d_en_ff as a vector to implement //
  ///////////////////////////////////////////////////
  <-- you need to do this -->
  
endmodule