
juma.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000232  00800100  000013c0  00001454  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000015d  00800332  00800332  00001686  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001686  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000308  00000000  00000000  000016b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003253  00000000  00000000  000019be  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010d7  00000000  00000000  00004c11  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001be9  00000000  00000000  00005ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006ec  00000000  00000000  000078d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000e98  00000000  00000000  00007fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000030b5  00000000  00000000  00008e58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000228  00000000  00000000  0000bf0d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	0c 94 79 09 	jmp	0x12f2	; 0x12f2 <__vector_12>
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	0c 94 13 09 	jmp	0x1226	; 0x1226 <__vector_18>
      4c:	0c 94 e8 08 	jmp	0x11d0	; 0x11d0 <__vector_19>
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	13 e0       	ldi	r17, 0x03	; 3
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e0 ec       	ldi	r30, 0xC0	; 192
      a0:	f3 e1       	ldi	r31, 0x13	; 19
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 33       	cpi	r26, 0x32	; 50
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	24 e0       	ldi	r18, 0x04	; 4
      b4:	a2 e3       	ldi	r26, 0x32	; 50
      b6:	b3 e0       	ldi	r27, 0x03	; 3
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	af 38       	cpi	r26, 0x8F	; 143
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	03 d0       	rcall	.+6      	; 0xca <main>
      c4:	0c 94 de 09 	jmp	0x13bc	; 0x13bc <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <main>:
static USHORT   usRegInputBuf[REG_INPUT_NREGS];

/* ----------------------- Start implementation -----------------------------*/
int
main( void )
{
      ca:	cf 93       	push	r28
      cc:	df 93       	push	r29
      ce:	1f 92       	push	r1
      d0:	cd b7       	in	r28, 0x3d	; 61
      d2:	de b7       	in	r29, 0x3e	; 62
    const UCHAR     ucSlaveID[] = { 0x01 };
      d4:	81 e0       	ldi	r24, 0x01	; 1
      d6:	89 83       	std	Y+1, r24	; 0x01
    eMBErrorCode    eStatus;

    eStatus = eMBInit( MB_RTU, 0x01, 0, 38400, MB_PAR_EVEN );
      d8:	68 94       	set
      da:	ee 24       	eor	r14, r14
      dc:	e1 f8       	bld	r14, 1
      de:	00 e0       	ldi	r16, 0x00	; 0
      e0:	16 e9       	ldi	r17, 0x96	; 150
      e2:	20 e0       	ldi	r18, 0x00	; 0
      e4:	30 e0       	ldi	r19, 0x00	; 0
      e6:	40 e0       	ldi	r20, 0x00	; 0
      e8:	61 e0       	ldi	r22, 0x01	; 1
      ea:	80 e0       	ldi	r24, 0x00	; 0
      ec:	44 d0       	rcall	.+136    	; 0x176 <eMBInit>

    eStatus = eMBSetSlaveID(ucSlaveID[0], TRUE, ucSlaveID, 3 ); 
      ee:	23 e0       	ldi	r18, 0x03	; 3
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	ae 01       	movw	r20, r28
      f4:	4f 5f       	subi	r20, 0xFF	; 255
      f6:	5f 4f       	sbci	r21, 0xFF	; 255
      f8:	61 e0       	ldi	r22, 0x01	; 1
      fa:	89 81       	ldd	r24, Y+1	; 0x01
      fc:	3d d6       	rcall	.+3194   	; 0xd78 <eMBSetSlaveID>
    sei(  );
      fe:	78 94       	sei

    /* Enable the Modbus Protocol Stack. */
    eStatus = eMBEnable(  );
     100:	ca d0       	rcall	.+404    	; 0x296 <eMBEnable>
    for( ;; )
    {
        ( void )eMBPoll(  );

        /* Here we simply count the number of poll cycles. */
        usRegInputBuf[0]++;
     102:	02 e3       	ldi	r16, 0x32	; 50
     104:	13 e0       	ldi	r17, 0x03	; 3
    /* Enable the Modbus Protocol Stack. */
    eStatus = eMBEnable(  );

    for( ;; )
    {
        ( void )eMBPoll(  );
     106:	d6 d0       	rcall	.+428    	; 0x2b4 <eMBPoll>

        /* Here we simply count the number of poll cycles. */
        usRegInputBuf[0]++;
     108:	f8 01       	movw	r30, r16
     10a:	80 81       	ld	r24, Z
     10c:	91 81       	ldd	r25, Z+1	; 0x01
     10e:	01 96       	adiw	r24, 0x01	; 1
     110:	91 83       	std	Z+1, r25	; 0x01
     112:	80 83       	st	Z, r24
     114:	f8 cf       	rjmp	.-16     	; 0x106 <main+0x3c>

00000116 <eMBRegInputCB>:
eMBRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
    eMBErrorCode    eStatus = MB_ENOERR;
    int             iRegIndex;

    if( ( usAddress >= REG_INPUT_START )
     116:	68 3e       	cpi	r22, 0xE8	; 232
     118:	23 e0       	ldi	r18, 0x03	; 3
     11a:	72 07       	cpc	r23, r18
     11c:	f0 f0       	brcs	.+60     	; 0x15a <eMBRegInputCB+0x44>
        && ( usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS ) )
     11e:	9b 01       	movw	r18, r22
     120:	24 0f       	add	r18, r20
     122:	35 1f       	adc	r19, r21
     124:	2d 3e       	cpi	r18, 0xED	; 237
     126:	33 40       	sbci	r19, 0x03	; 3
     128:	d0 f4       	brcc	.+52     	; 0x15e <eMBRegInputCB+0x48>
    {
        iRegIndex = ( int )( usAddress - usRegInputStart );
        while( usNRegs > 0 )
     12a:	41 15       	cp	r20, r1
     12c:	51 05       	cpc	r21, r1
     12e:	c9 f0       	breq	.+50     	; 0x162 <eMBRegInputCB+0x4c>
     130:	e8 2f       	mov	r30, r24
     132:	f9 2f       	mov	r31, r25
     134:	db 01       	movw	r26, r22
     136:	aa 0f       	add	r26, r26
     138:	bb 1f       	adc	r27, r27
     13a:	ae 59       	subi	r26, 0x9E	; 158
     13c:	b4 40       	sbci	r27, 0x04	; 4
        {
            *pucRegBuffer++ =
                ( unsigned char )( usRegInputBuf[iRegIndex] >> 8 );
     13e:	8c 91       	ld	r24, X
     140:	11 96       	adiw	r26, 0x01	; 1
     142:	9c 91       	ld	r25, X
     144:	11 97       	sbiw	r26, 0x01	; 1
     146:	12 96       	adiw	r26, 0x02	; 2
     148:	90 83       	st	Z, r25
            *pucRegBuffer++ =
                ( unsigned char )( usRegInputBuf[iRegIndex] & 0xFF );
     14a:	81 83       	std	Z+1, r24	; 0x01
            iRegIndex++;
            usNRegs--;
     14c:	41 50       	subi	r20, 0x01	; 1
     14e:	51 09       	sbc	r21, r1
     150:	32 96       	adiw	r30, 0x02	; 2

    if( ( usAddress >= REG_INPUT_START )
        && ( usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS ) )
    {
        iRegIndex = ( int )( usAddress - usRegInputStart );
        while( usNRegs > 0 )
     152:	41 15       	cp	r20, r1
     154:	51 05       	cpc	r21, r1
     156:	99 f7       	brne	.-26     	; 0x13e <eMBRegInputCB+0x28>
     158:	06 c0       	rjmp	.+12     	; 0x166 <eMBRegInputCB+0x50>
            usNRegs--;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	08 95       	ret
     15e:	81 e0       	ldi	r24, 0x01	; 1
     160:	08 95       	ret
}

eMBErrorCode
eMBRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     162:	80 e0       	ldi	r24, 0x00	; 0
     164:	08 95       	ret
     166:	80 e0       	ldi	r24, 0x00	; 0
    {
        eStatus = MB_ENOREG;
    }

    return eStatus;
}
     168:	08 95       	ret

0000016a <eMBRegHoldingCB>:
eMBErrorCode
eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs,
                 eMBRegisterMode eMode )
{
    return MB_ENOREG;
}
     16a:	81 e0       	ldi	r24, 0x01	; 1
     16c:	08 95       	ret

0000016e <eMBRegCoilsCB>:
eMBErrorCode
eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNCoils,
               eMBRegisterMode eMode )
{
    return MB_ENOREG;
}
     16e:	81 e0       	ldi	r24, 0x01	; 1
     170:	08 95       	ret

00000172 <eMBRegDiscreteCB>:

eMBErrorCode
eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
    return MB_ENOREG;
}
     172:	81 e0       	ldi	r24, 0x01	; 1
     174:	08 95       	ret

00000176 <eMBInit>:
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
     176:	ef 92       	push	r14
     178:	0f 93       	push	r16
     17a:	1f 93       	push	r17
     17c:	cf 93       	push	r28
     17e:	df 93       	push	r29
     180:	c8 2f       	mov	r28, r24
     182:	86 2f       	mov	r24, r22
     184:	64 2f       	mov	r22, r20
     186:	a9 01       	movw	r20, r18
     188:	98 01       	movw	r18, r16
     18a:	9f ef       	ldi	r25, 0xFF	; 255
     18c:	98 0f       	add	r25, r24
     18e:	97 3f       	cpi	r25, 0xF7	; 247
     190:	08 f0       	brcs	.+2      	; 0x194 <eMBInit+0x1e>
     192:	77 c0       	rjmp	.+238    	; 0x282 <eMBInit+0x10c>
     194:	80 93 4c 03 	sts	0x034C, r24
     198:	cc 23       	and	r28, r28
     19a:	19 f0       	breq	.+6      	; 0x1a2 <eMBInit+0x2c>
     19c:	c1 30       	cpi	r28, 0x01	; 1
     19e:	99 f1       	breq	.+102    	; 0x206 <eMBInit+0x90>
     1a0:	64 c0       	rjmp	.+200    	; 0x26a <eMBInit+0xf4>
     1a2:	e6 e3       	ldi	r30, 0x36	; 54
     1a4:	f7 e0       	ldi	r31, 0x07	; 7
     1a6:	f0 93 48 03 	sts	0x0348, r31
     1aa:	e0 93 47 03 	sts	0x0347, r30
     1ae:	ef e3       	ldi	r30, 0x3F	; 63
     1b0:	f7 e0       	ldi	r31, 0x07	; 7
     1b2:	f0 93 46 03 	sts	0x0346, r31
     1b6:	e0 93 45 03 	sts	0x0345, r30
     1ba:	ed e7       	ldi	r30, 0x7D	; 125
     1bc:	f7 e0       	ldi	r31, 0x07	; 7
     1be:	f0 93 4a 03 	sts	0x034A, r31
     1c2:	e0 93 49 03 	sts	0x0349, r30
     1c6:	e6 e4       	ldi	r30, 0x46	; 70
     1c8:	f7 e0       	ldi	r31, 0x07	; 7
     1ca:	f0 93 44 03 	sts	0x0344, r31
     1ce:	e0 93 43 03 	sts	0x0343, r30
     1d2:	10 92 42 03 	sts	0x0342, r1
     1d6:	10 92 41 03 	sts	0x0341, r1
     1da:	ea ec       	ldi	r30, 0xCA	; 202
     1dc:	f7 e0       	ldi	r31, 0x07	; 7
     1de:	f0 93 8a 03 	sts	0x038A, r31
     1e2:	e0 93 89 03 	sts	0x0389, r30
     1e6:	eb e1       	ldi	r30, 0x1B	; 27
     1e8:	f8 e0       	ldi	r31, 0x08	; 8
     1ea:	f0 93 86 03 	sts	0x0386, r31
     1ee:	e0 93 85 03 	sts	0x0385, r30
     1f2:	e5 e5       	ldi	r30, 0x55	; 85
     1f4:	f8 e0       	ldi	r31, 0x08	; 8
     1f6:	f0 93 88 03 	sts	0x0388, r31
     1fa:	e0 93 87 03 	sts	0x0387, r30
     1fe:	0e 2d       	mov	r16, r14
     200:	fe d5       	rcall	.+3068   	; 0xdfe <eMBRTUInit>
     202:	d8 2f       	mov	r29, r24
     204:	33 c0       	rjmp	.+102    	; 0x26c <eMBInit+0xf6>
     206:	ef e1       	ldi	r30, 0x1F	; 31
     208:	f2 e0       	ldi	r31, 0x02	; 2
     20a:	f0 93 48 03 	sts	0x0348, r31
     20e:	e0 93 47 03 	sts	0x0347, r30
     212:	e9 e2       	ldi	r30, 0x29	; 41
     214:	f2 e0       	ldi	r31, 0x02	; 2
     216:	f0 93 46 03 	sts	0x0346, r31
     21a:	e0 93 45 03 	sts	0x0345, r30
     21e:	e3 e6       	ldi	r30, 0x63	; 99
     220:	f2 e0       	ldi	r31, 0x02	; 2
     222:	f0 93 4a 03 	sts	0x034A, r31
     226:	e0 93 49 03 	sts	0x0349, r30
     22a:	e0 e3       	ldi	r30, 0x30	; 48
     22c:	f2 e0       	ldi	r31, 0x02	; 2
     22e:	f0 93 44 03 	sts	0x0344, r31
     232:	e0 93 43 03 	sts	0x0343, r30
     236:	10 92 42 03 	sts	0x0342, r1
     23a:	10 92 41 03 	sts	0x0341, r1
     23e:	ee ea       	ldi	r30, 0xAE	; 174
     240:	f2 e0       	ldi	r31, 0x02	; 2
     242:	f0 93 8a 03 	sts	0x038A, r31
     246:	e0 93 89 03 	sts	0x0389, r30
     24a:	ee e4       	ldi	r30, 0x4E	; 78
     24c:	f3 e0       	ldi	r31, 0x03	; 3
     24e:	f0 93 86 03 	sts	0x0386, r31
     252:	e0 93 85 03 	sts	0x0385, r30
     256:	ed ed       	ldi	r30, 0xDD	; 221
     258:	f3 e0       	ldi	r31, 0x03	; 3
     25a:	f0 93 88 03 	sts	0x0388, r31
     25e:	e0 93 87 03 	sts	0x0387, r30
     262:	0e 2d       	mov	r16, r14
     264:	d3 d0       	rcall	.+422    	; 0x40c <eMBASCIIInit>
     266:	d8 2f       	mov	r29, r24
     268:	01 c0       	rjmp	.+2      	; 0x26c <eMBInit+0xf6>
     26a:	d2 e0       	ldi	r29, 0x02	; 2
     26c:	d1 11       	cpse	r29, r1
     26e:	0c c0       	rjmp	.+24     	; 0x288 <eMBInit+0x112>
     270:	42 d7       	rcall	.+3716   	; 0x10f6 <xMBPortEventInit>
     272:	88 23       	and	r24, r24
     274:	41 f0       	breq	.+16     	; 0x286 <eMBInit+0x110>
     276:	c0 93 4b 03 	sts	0x034B, r28
     27a:	81 e0       	ldi	r24, 0x01	; 1
     27c:	80 93 30 01 	sts	0x0130, r24
     280:	03 c0       	rjmp	.+6      	; 0x288 <eMBInit+0x112>
     282:	d2 e0       	ldi	r29, 0x02	; 2
     284:	01 c0       	rjmp	.+2      	; 0x288 <eMBInit+0x112>
     286:	d3 e0       	ldi	r29, 0x03	; 3
     288:	8d 2f       	mov	r24, r29
     28a:	df 91       	pop	r29
     28c:	cf 91       	pop	r28
     28e:	1f 91       	pop	r17
     290:	0f 91       	pop	r16
     292:	ef 90       	pop	r14
     294:	08 95       	ret

00000296 <eMBEnable>:
     296:	80 91 30 01 	lds	r24, 0x0130
     29a:	81 30       	cpi	r24, 0x01	; 1
     29c:	49 f4       	brne	.+18     	; 0x2b0 <eMBEnable+0x1a>
     29e:	e0 91 47 03 	lds	r30, 0x0347
     2a2:	f0 91 48 03 	lds	r31, 0x0348
     2a6:	09 95       	icall
     2a8:	10 92 30 01 	sts	0x0130, r1
     2ac:	80 e0       	ldi	r24, 0x00	; 0
     2ae:	08 95       	ret
     2b0:	86 e0       	ldi	r24, 0x06	; 6
     2b2:	08 95       	ret

000002b4 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	1f 92       	push	r1
     2ba:	cd b7       	in	r28, 0x3d	; 61
     2bc:	de b7       	in	r29, 0x3e	; 62
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
     2be:	80 91 30 01 	lds	r24, 0x0130
     2c2:	81 11       	cpse	r24, r1
     2c4:	94 c0       	rjmp	.+296    	; 0x3ee <eMBPoll+0x13a>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
     2c6:	ce 01       	movw	r24, r28
     2c8:	01 96       	adiw	r24, 0x01	; 1
     2ca:	20 d7       	rcall	.+3648   	; 0x110c <xMBPortEventGet>
     2cc:	81 30       	cpi	r24, 0x01	; 1
     2ce:	09 f0       	breq	.+2      	; 0x2d2 <eMBPoll+0x1e>
     2d0:	90 c0       	rjmp	.+288    	; 0x3f2 <eMBPoll+0x13e>
    {
        switch ( eEvent )
     2d2:	89 81       	ldd	r24, Y+1	; 0x01
     2d4:	81 30       	cpi	r24, 0x01	; 1
     2d6:	19 f0       	breq	.+6      	; 0x2de <eMBPoll+0x2a>
     2d8:	82 30       	cpi	r24, 0x02	; 2
     2da:	d1 f0       	breq	.+52     	; 0x310 <eMBPoll+0x5c>
     2dc:	8c c0       	rjmp	.+280    	; 0x3f6 <eMBPoll+0x142>
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
     2de:	e0 91 43 03 	lds	r30, 0x0343
     2e2:	f0 91 44 03 	lds	r31, 0x0344
     2e6:	4c e3       	ldi	r20, 0x3C	; 60
     2e8:	53 e0       	ldi	r21, 0x03	; 3
     2ea:	6e e3       	ldi	r22, 0x3E	; 62
     2ec:	73 e0       	ldi	r23, 0x03	; 3
     2ee:	80 e4       	ldi	r24, 0x40	; 64
     2f0:	93 e0       	ldi	r25, 0x03	; 3
     2f2:	09 95       	icall
            if( eStatus == MB_ENOERR )
     2f4:	81 11       	cpse	r24, r1
     2f6:	81 c0       	rjmp	.+258    	; 0x3fa <eMBPoll+0x146>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
     2f8:	80 91 40 03 	lds	r24, 0x0340
     2fc:	90 91 4c 03 	lds	r25, 0x034C
     300:	89 17       	cp	r24, r25
     302:	11 f0       	breq	.+4      	; 0x308 <eMBPoll+0x54>
     304:	81 11       	cpse	r24, r1
     306:	7b c0       	rjmp	.+246    	; 0x3fe <eMBPoll+0x14a>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
     308:	82 e0       	ldi	r24, 0x02	; 2
     30a:	f9 d6       	rcall	.+3570   	; 0x10fe <xMBPortEventPost>

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
     30c:	80 e0       	ldi	r24, 0x00	; 0
     30e:	7a c0       	rjmp	.+244    	; 0x404 <eMBPoll+0x150>
                }
            }
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
     310:	a0 91 3e 03 	lds	r26, 0x033E
     314:	b0 91 3f 03 	lds	r27, 0x033F
     318:	9c 91       	ld	r25, X
     31a:	90 93 3b 03 	sts	0x033B, r25
            eException = MB_EX_ILLEGAL_FUNCTION;
     31e:	81 e0       	ldi	r24, 0x01	; 1
     320:	80 93 3a 03 	sts	0x033A, r24
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
     324:	80 91 00 01 	lds	r24, 0x0100
     328:	88 23       	and	r24, r24
     32a:	31 f1       	breq	.+76     	; 0x378 <eMBPoll+0xc4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
     32c:	98 17       	cp	r25, r24
     32e:	51 f0       	breq	.+20     	; 0x344 <eMBPoll+0x90>
     330:	e3 e0       	ldi	r30, 0x03	; 3
     332:	f1 e0       	ldi	r31, 0x01	; 1
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
     334:	21 e0       	ldi	r18, 0x01	; 1
     336:	30 e0       	ldi	r19, 0x00	; 0
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
     338:	80 81       	ld	r24, Z
     33a:	88 23       	and	r24, r24
     33c:	e9 f0       	breq	.+58     	; 0x378 <eMBPoll+0xc4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
     33e:	98 13       	cpse	r25, r24
     340:	15 c0       	rjmp	.+42     	; 0x36c <eMBPoll+0xb8>
     342:	02 c0       	rjmp	.+4      	; 0x348 <eMBPoll+0x94>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
     344:	20 e0       	ldi	r18, 0x00	; 0
     346:	30 e0       	ldi	r19, 0x00	; 0
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
     348:	f9 01       	movw	r30, r18
     34a:	ee 0f       	add	r30, r30
     34c:	ff 1f       	adc	r31, r31
     34e:	2e 0f       	add	r18, r30
     350:	3f 1f       	adc	r19, r31
     352:	f9 01       	movw	r30, r18
     354:	e0 50       	subi	r30, 0x00	; 0
     356:	ff 4f       	sbci	r31, 0xFF	; 255
     358:	01 80       	ldd	r0, Z+1	; 0x01
     35a:	f2 81       	ldd	r31, Z+2	; 0x02
     35c:	e0 2d       	mov	r30, r0
     35e:	6c e3       	ldi	r22, 0x3C	; 60
     360:	73 e0       	ldi	r23, 0x03	; 3
     362:	cd 01       	movw	r24, r26
     364:	09 95       	icall
     366:	80 93 3a 03 	sts	0x033A, r24
                    break;
     36a:	06 c0       	rjmp	.+12     	; 0x378 <eMBPoll+0xc4>
            break;

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
            eException = MB_EX_ILLEGAL_FUNCTION;
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
     36c:	2f 5f       	subi	r18, 0xFF	; 255
     36e:	3f 4f       	sbci	r19, 0xFF	; 255
     370:	33 96       	adiw	r30, 0x03	; 3
     372:	20 31       	cpi	r18, 0x10	; 16
     374:	31 05       	cpc	r19, r1
     376:	01 f7       	brne	.-64     	; 0x338 <eMBPoll+0x84>
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
     378:	80 91 40 03 	lds	r24, 0x0340
     37c:	88 23       	and	r24, r24
     37e:	09 f4       	brne	.+2      	; 0x382 <eMBPoll+0xce>
     380:	40 c0       	rjmp	.+128    	; 0x402 <eMBPoll+0x14e>
            {
                if( eException != MB_EX_NONE )
     382:	60 91 3a 03 	lds	r22, 0x033A
     386:	66 23       	and	r22, r22
     388:	09 f1       	breq	.+66     	; 0x3cc <eMBPoll+0x118>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
     38a:	e0 91 3e 03 	lds	r30, 0x033E
     38e:	f0 91 3f 03 	lds	r31, 0x033F
     392:	81 e0       	ldi	r24, 0x01	; 1
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	90 93 3d 03 	sts	0x033D, r25
     39a:	80 93 3c 03 	sts	0x033C, r24
     39e:	80 91 3b 03 	lds	r24, 0x033B
     3a2:	80 68       	ori	r24, 0x80	; 128
     3a4:	80 83       	st	Z, r24
                    ucMBFrame[usLength++] = eException;
     3a6:	20 91 3e 03 	lds	r18, 0x033E
     3aa:	30 91 3f 03 	lds	r19, 0x033F
     3ae:	80 91 3c 03 	lds	r24, 0x033C
     3b2:	90 91 3d 03 	lds	r25, 0x033D
     3b6:	ac 01       	movw	r20, r24
     3b8:	4f 5f       	subi	r20, 0xFF	; 255
     3ba:	5f 4f       	sbci	r21, 0xFF	; 255
     3bc:	50 93 3d 03 	sts	0x033D, r21
     3c0:	40 93 3c 03 	sts	0x033C, r20
     3c4:	f9 01       	movw	r30, r18
     3c6:	e8 0f       	add	r30, r24
     3c8:	f9 1f       	adc	r31, r25
     3ca:	60 83       	st	Z, r22
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
     3cc:	40 91 3c 03 	lds	r20, 0x033C
     3d0:	50 91 3d 03 	lds	r21, 0x033D
     3d4:	60 91 3e 03 	lds	r22, 0x033E
     3d8:	70 91 3f 03 	lds	r23, 0x033F
     3dc:	e0 91 49 03 	lds	r30, 0x0349
     3e0:	f0 91 4a 03 	lds	r31, 0x034A
     3e4:	80 91 4c 03 	lds	r24, 0x034C
     3e8:	09 95       	icall

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
     3ea:	80 e0       	ldi	r24, 0x00	; 0
     3ec:	0b c0       	rjmp	.+22     	; 0x404 <eMBPoll+0x150>
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    {
        return MB_EILLSTATE;
     3ee:	86 e0       	ldi	r24, 0x06	; 6
     3f0:	09 c0       	rjmp	.+18     	; 0x404 <eMBPoll+0x150>

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	07 c0       	rjmp	.+14     	; 0x404 <eMBPoll+0x150>
     3f6:	80 e0       	ldi	r24, 0x00	; 0
     3f8:	05 c0       	rjmp	.+10     	; 0x404 <eMBPoll+0x150>
     3fa:	80 e0       	ldi	r24, 0x00	; 0
     3fc:	03 c0       	rjmp	.+6      	; 0x404 <eMBPoll+0x150>
     3fe:	80 e0       	ldi	r24, 0x00	; 0
     400:	01 c0       	rjmp	.+2      	; 0x404 <eMBPoll+0x150>
     402:	80 e0       	ldi	r24, 0x00	; 0
}
     404:	0f 90       	pop	r0
     406:	df 91       	pop	r29
     408:	cf 91       	pop	r28
     40a:	08 95       	ret

0000040c <eMBASCIIInit>:
static volatile UCHAR ucMBLFCharacter;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
     40c:	0f 93       	push	r16
     40e:	86 2f       	mov	r24, r22
     410:	ba 01       	movw	r22, r20
     412:	a9 01       	movw	r20, r18
    eMBErrorCode    eStatus = MB_ENOERR;
    ( void )ucSlaveAddress;
    
    ENTER_CRITICAL_SECTION(  );
     414:	f8 94       	cli
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
     416:	9a e0       	ldi	r25, 0x0A	; 10
     418:	90 93 4d 03 	sts	0x034D, r25

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
     41c:	27 e0       	ldi	r18, 0x07	; 7
     41e:	96 d6       	rcall	.+3372   	; 0x114c <xMBPortSerialInit>
     420:	81 30       	cpi	r24, 0x01	; 1
     422:	39 f4       	brne	.+14     	; 0x432 <eMBASCIIInit+0x26>
    {
        eStatus = MB_EPORTERR;
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
     424:	80 e2       	ldi	r24, 0x20	; 32
     426:	9e e4       	ldi	r25, 0x4E	; 78
     428:	29 d7       	rcall	.+3666   	; 0x127c <xMBPortTimersInit>
     42a:	81 30       	cpi	r24, 0x01	; 1
     42c:	21 f4       	brne	.+8      	; 0x436 <eMBASCIIInit+0x2a>

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBASCIIInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     42e:	80 e0       	ldi	r24, 0x00	; 0
     430:	03 c0       	rjmp	.+6      	; 0x438 <eMBASCIIInit+0x2c>
    ENTER_CRITICAL_SECTION(  );
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;

    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity ) != TRUE )
    {
        eStatus = MB_EPORTERR;
     432:	83 e0       	ldi	r24, 0x03	; 3
     434:	01 c0       	rjmp	.+2      	; 0x438 <eMBASCIIInit+0x2c>
    }
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
    {
        eStatus = MB_EPORTERR;
     436:	83 e0       	ldi	r24, 0x03	; 3
    }

    EXIT_CRITICAL_SECTION(  );
     438:	78 94       	sei

    return eStatus;
}
     43a:	0f 91       	pop	r16
     43c:	08 95       	ret

0000043e <eMBASCIIStart>:

void
eMBASCIIStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     43e:	f8 94       	cli
    vMBPortSerialEnable( TRUE, FALSE );
     440:	60 e0       	ldi	r22, 0x00	; 0
     442:	81 e0       	ldi	r24, 0x01	; 1
     444:	71 d6       	rcall	.+3298   	; 0x1128 <vMBPortSerialEnable>
    eRcvState = STATE_RX_IDLE;
     446:	10 92 55 03 	sts	0x0355, r1
    EXIT_CRITICAL_SECTION(  );
     44a:	78 94       	sei

    /* No special startup required for ASCII. */
    ( void )xMBPortEventPost( EV_READY );
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	57 c6       	rjmp	.+3246   	; 0x10fe <xMBPortEventPost>
     450:	08 95       	ret

00000452 <eMBASCIIStop>:
}

void
eMBASCIIStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     452:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     454:	60 e0       	ldi	r22, 0x00	; 0
     456:	80 e0       	ldi	r24, 0x00	; 0
     458:	67 d6       	rcall	.+3278   	; 0x1128 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     45a:	41 d7       	rcall	.+3714   	; 0x12de <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     45c:	78 94       	sei
     45e:	08 95       	ret

00000460 <eMBASCIIReceive>:
eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     460:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     462:	20 91 53 03 	lds	r18, 0x0353
     466:	30 91 54 03 	lds	r19, 0x0354
     46a:	23 30       	cpi	r18, 0x03	; 3
     46c:	31 05       	cpc	r19, r1
     46e:	30 f1       	brcs	.+76     	; 0x4bc <eMBASCIIReceive+0x5c>
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
     470:	20 91 53 03 	lds	r18, 0x0353
     474:	30 91 54 03 	lds	r19, 0x0354
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
     478:	21 15       	cp	r18, r1
     47a:	31 05       	cpc	r19, r1
     47c:	61 f0       	breq	.+24     	; 0x496 <eMBASCIIReceive+0x36>
     47e:	ef e8       	ldi	r30, 0x8F	; 143
     480:	f3 e0       	ldi	r31, 0x03	; 3
     482:	21 57       	subi	r18, 0x71	; 113
     484:	3c 4f       	sbci	r19, 0xFC	; 252


static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */
     486:	a0 e0       	ldi	r26, 0x00	; 0

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
     488:	b1 91       	ld	r27, Z+
     48a:	ab 0f       	add	r26, r27
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
     48c:	e2 17       	cp	r30, r18
     48e:	f3 07       	cpc	r31, r19
     490:	d9 f7       	brne	.-10     	; 0x488 <eMBASCIIReceive+0x28>
    ENTER_CRITICAL_SECTION(  );
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
     492:	a1 11       	cpse	r26, r1
     494:	15 c0       	rjmp	.+42     	; 0x4c0 <eMBASCIIReceive+0x60>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
     496:	20 91 8f 03 	lds	r18, 0x038F
     49a:	fc 01       	movw	r30, r24
     49c:	20 83       	st	Z, r18

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
     49e:	80 91 53 03 	lds	r24, 0x0353
     4a2:	90 91 54 03 	lds	r25, 0x0354
     4a6:	02 97       	sbiw	r24, 0x02	; 2
     4a8:	fa 01       	movw	r30, r20
     4aa:	91 83       	std	Z+1, r25	; 0x01
     4ac:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
     4ae:	80 e9       	ldi	r24, 0x90	; 144
     4b0:	93 e0       	ldi	r25, 0x03	; 3
     4b2:	fb 01       	movw	r30, r22
     4b4:	91 83       	std	Z+1, r25	; 0x01
     4b6:	80 83       	st	Z, r24
}

eMBErrorCode
eMBASCIIReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     4b8:	80 e0       	ldi	r24, 0x00	; 0
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
     4ba:	03 c0       	rjmp	.+6      	; 0x4c2 <eMBASCIIReceive+0x62>
    }
    else
    {
        eStatus = MB_EIO;
     4bc:	85 e0       	ldi	r24, 0x05	; 5
     4be:	01 c0       	rjmp	.+2      	; 0x4c2 <eMBASCIIReceive+0x62>
     4c0:	85 e0       	ldi	r24, 0x05	; 5
    }
    EXIT_CRITICAL_SECTION(  );
     4c2:	78 94       	sei
    return eStatus;
}
     4c4:	08 95       	ret

000004c6 <eMBASCIISend>:
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;
    UCHAR           usLRC;

    ENTER_CRITICAL_SECTION(  );
     4c6:	f8 94       	cli
    /* Check if the receiver is still in idle state. If not we where too
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     4c8:	90 91 55 03 	lds	r25, 0x0355
     4cc:	91 11       	cpse	r25, r1
     4ce:	43 c0       	rjmp	.+134    	; 0x556 <eMBASCIISend+0x90>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     4d0:	fb 01       	movw	r30, r22
     4d2:	31 97       	sbiw	r30, 0x01	; 1
     4d4:	f0 93 51 03 	sts	0x0351, r31
     4d8:	e0 93 50 03 	sts	0x0350, r30
        usSndBufferCount = 1;
     4dc:	21 e0       	ldi	r18, 0x01	; 1
     4de:	30 e0       	ldi	r19, 0x00	; 0
     4e0:	30 93 4f 03 	sts	0x034F, r19
     4e4:	20 93 4e 03 	sts	0x034E, r18

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     4e8:	80 83       	st	Z, r24
        usSndBufferCount += usLength;
     4ea:	80 91 4e 03 	lds	r24, 0x034E
     4ee:	90 91 4f 03 	lds	r25, 0x034F
     4f2:	48 0f       	add	r20, r24
     4f4:	59 1f       	adc	r21, r25
     4f6:	50 93 4f 03 	sts	0x034F, r21
     4fa:	40 93 4e 03 	sts	0x034E, r20

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     4fe:	80 91 4e 03 	lds	r24, 0x034E
     502:	90 91 4f 03 	lds	r25, 0x034F
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
     506:	9c 01       	movw	r18, r24
     508:	21 50       	subi	r18, 0x01	; 1
     50a:	31 09       	sbc	r19, r1
     50c:	89 2b       	or	r24, r25
     50e:	49 f0       	breq	.+18     	; 0x522 <eMBASCIISend+0x5c>
     510:	62 0f       	add	r22, r18
     512:	73 1f       	adc	r23, r19


static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */
     514:	80 e0       	ldi	r24, 0x00	; 0

    while( usLen-- )
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
     516:	91 91       	ld	r25, Z+
     518:	89 0f       	add	r24, r25
static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */

    while( usLen-- )
     51a:	e6 17       	cp	r30, r22
     51c:	f7 07       	cpc	r31, r23
     51e:	d9 f7       	brne	.-10     	; 0x516 <eMBASCIISend+0x50>
     520:	01 c0       	rjmp	.+2      	; 0x524 <eMBASCIISend+0x5e>


static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */
     522:	80 e0       	ldi	r24, 0x00	; 0
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
     524:	48 2f       	mov	r20, r24
     526:	41 95       	neg	r20
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
        usSndBufferCount += usLength;

        /* Calculate LRC checksum for Modbus-Serial-Line-PDU. */
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
        ucASCIIBuf[usSndBufferCount++] = usLRC;
     528:	80 91 4e 03 	lds	r24, 0x034E
     52c:	90 91 4f 03 	lds	r25, 0x034F
     530:	9c 01       	movw	r18, r24
     532:	2f 5f       	subi	r18, 0xFF	; 255
     534:	3f 4f       	sbci	r19, 0xFF	; 255
     536:	30 93 4f 03 	sts	0x034F, r19
     53a:	20 93 4e 03 	sts	0x034E, r18
     53e:	fc 01       	movw	r30, r24
     540:	e1 57       	subi	r30, 0x71	; 113
     542:	fc 4f       	sbci	r31, 0xFC	; 252
     544:	40 83       	st	Z, r20

        /* Activate the transmitter. */
        eSndState = STATE_TX_START;
     546:	81 e0       	ldi	r24, 0x01	; 1
     548:	80 93 56 03 	sts	0x0356, r24
        vMBPortSerialEnable( FALSE, TRUE );
     54c:	61 e0       	ldi	r22, 0x01	; 1
     54e:	80 e0       	ldi	r24, 0x00	; 0
     550:	eb d5       	rcall	.+3030   	; 0x1128 <vMBPortSerialEnable>
}

eMBErrorCode
eMBASCIISend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     552:	80 e0       	ldi	r24, 0x00	; 0
     554:	01 c0       	rjmp	.+2      	; 0x558 <eMBASCIISend+0x92>
        eSndState = STATE_TX_START;
        vMBPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
     556:	85 e0       	ldi	r24, 0x05	; 5
    }
    EXIT_CRITICAL_SECTION(  );
     558:	78 94       	sei
    return eStatus;
}
     55a:	08 95       	ret

0000055c <xMBASCIIReceiveFSM>:

BOOL
xMBASCIIReceiveFSM( void )
{
     55c:	cf 93       	push	r28
     55e:	df 93       	push	r29
     560:	1f 92       	push	r1
     562:	cd b7       	in	r28, 0x3d	; 61
     564:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;
    UCHAR           ucResult;

    assert( eSndState == STATE_TX_IDLE );

    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     566:	ce 01       	movw	r24, r28
     568:	01 96       	adiw	r24, 0x01	; 1
     56a:	2d d6       	rcall	.+3162   	; 0x11c6 <xMBPortSerialGetByte>
    switch ( eRcvState )
     56c:	80 91 55 03 	lds	r24, 0x0355
     570:	81 30       	cpi	r24, 0x01	; 1
     572:	31 f0       	breq	.+12     	; 0x580 <xMBASCIIReceiveFSM+0x24>
     574:	08 f4       	brcc	.+2      	; 0x578 <xMBASCIIReceiveFSM+0x1c>
     576:	7a c0       	rjmp	.+244    	; 0x66c <xMBASCIIReceiveFSM+0x110>
     578:	82 30       	cpi	r24, 0x02	; 2
     57a:	09 f4       	brne	.+2      	; 0x57e <xMBASCIIReceiveFSM+0x22>
     57c:	5a c0       	rjmp	.+180    	; 0x632 <xMBASCIIReceiveFSM+0xd6>
     57e:	85 c0       	rjmp	.+266    	; 0x68a <xMBASCIIReceiveFSM+0x12e>
         * block. Other characters are part of the data block and their
         * ASCII value is converted back to a binary representation.
         */
    case STATE_RX_RCV:
        /* Enable timer for character timeout. */
        vMBPortTimersEnable(  );
     580:	99 d6       	rcall	.+3378   	; 0x12b4 <vMBPortTimersEnable>
        if( ucByte == ':' )
     582:	89 81       	ldd	r24, Y+1	; 0x01
     584:	8a 33       	cpi	r24, 0x3A	; 58
     586:	41 f4       	brne	.+16     	; 0x598 <xMBASCIIReceiveFSM+0x3c>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
     588:	10 92 52 03 	sts	0x0352, r1
            usRcvBufferPos = 0;
     58c:	10 92 54 03 	sts	0x0354, r1
     590:	10 92 53 03 	sts	0x0353, r1
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     594:	80 e0       	ldi	r24, 0x00	; 0
     596:	7e c0       	rjmp	.+252    	; 0x694 <xMBASCIIReceiveFSM+0x138>
        {
            /* Empty receive buffer. */
            eBytePos = BYTE_HIGH_NIBBLE;
            usRcvBufferPos = 0;
        }
        else if( ucByte == MB_ASCII_DEFAULT_CR )
     598:	8d 30       	cpi	r24, 0x0D	; 13
     59a:	29 f4       	brne	.+10     	; 0x5a6 <xMBASCIIReceiveFSM+0x4a>
        {
            eRcvState = STATE_RX_WAIT_EOF;
     59c:	82 e0       	ldi	r24, 0x02	; 2
     59e:	80 93 55 03 	sts	0x0355, r24
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     5a2:	80 e0       	ldi	r24, 0x00	; 0
     5a4:	77 c0       	rjmp	.+238    	; 0x694 <xMBASCIIReceiveFSM+0x138>


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
     5a6:	90 ed       	ldi	r25, 0xD0	; 208
     5a8:	98 0f       	add	r25, r24
     5aa:	9a 30       	cpi	r25, 0x0A	; 10
     5ac:	38 f0       	brcs	.+14     	; 0x5bc <xMBASCIIReceiveFSM+0x60>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
     5ae:	9f eb       	ldi	r25, 0xBF	; 191
     5b0:	98 0f       	add	r25, r24
     5b2:	96 30       	cpi	r25, 0x06	; 6
     5b4:	28 f4       	brcc	.+10     	; 0x5c0 <xMBASCIIReceiveFSM+0x64>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
     5b6:	29 ec       	ldi	r18, 0xC9	; 201
     5b8:	28 0f       	add	r18, r24
     5ba:	03 c0       	rjmp	.+6      	; 0x5c2 <xMBASCIIReceiveFSM+0x66>
static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
    {
        return ( UCHAR )( ucCharacter - '0' );
     5bc:	29 2f       	mov	r18, r25
     5be:	01 c0       	rjmp	.+2      	; 0x5c2 <xMBASCIIReceiveFSM+0x66>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    }
    else
    {
        return 0xFF;
     5c0:	2f ef       	ldi	r18, 0xFF	; 255
            eRcvState = STATE_RX_WAIT_EOF;
        }
        else
        {
            ucResult = prvucMBCHAR2BIN( ucByte );
            switch ( eBytePos )
     5c2:	90 91 52 03 	lds	r25, 0x0352
     5c6:	99 23       	and	r25, r25
     5c8:	19 f0       	breq	.+6      	; 0x5d0 <xMBASCIIReceiveFSM+0x74>
     5ca:	91 30       	cpi	r25, 0x01	; 1
     5cc:	e1 f0       	breq	.+56     	; 0x606 <xMBASCIIReceiveFSM+0xaa>
     5ce:	5f c0       	rjmp	.+190    	; 0x68e <xMBASCIIReceiveFSM+0x132>
            {
                /* High nibble of the byte comes first. We check for
                 * a buffer overflow here. */
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     5d0:	80 91 53 03 	lds	r24, 0x0353
     5d4:	90 91 54 03 	lds	r25, 0x0354
     5d8:	8f 3f       	cpi	r24, 0xFF	; 255
     5da:	91 05       	cpc	r25, r1
     5dc:	09 f0       	breq	.+2      	; 0x5e0 <xMBASCIIReceiveFSM+0x84>
     5de:	70 f4       	brcc	.+28     	; 0x5fc <xMBASCIIReceiveFSM+0xa0>
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
     5e0:	e0 91 53 03 	lds	r30, 0x0353
     5e4:	f0 91 54 03 	lds	r31, 0x0354
     5e8:	e1 57       	subi	r30, 0x71	; 113
     5ea:	fc 4f       	sbci	r31, 0xFC	; 252
     5ec:	22 95       	swap	r18
     5ee:	20 7f       	andi	r18, 0xF0	; 240
     5f0:	20 83       	st	Z, r18
                    eBytePos = BYTE_LOW_NIBBLE;
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	80 93 52 03 	sts	0x0352, r24
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     5f8:	80 e0       	ldi	r24, 0x00	; 0
            case BYTE_HIGH_NIBBLE:
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
                {
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
                    eBytePos = BYTE_LOW_NIBBLE;
                    break;
     5fa:	4c c0       	rjmp	.+152    	; 0x694 <xMBASCIIReceiveFSM+0x138>
                }
                else
                {
                    /* not handled in Modbus specification but seems
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
     5fc:	10 92 55 03 	sts	0x0355, r1
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
     600:	6e d6       	rcall	.+3292   	; 0x12de <vMBPortTimersDisable>
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     602:	80 e0       	ldi	r24, 0x00	; 0
                     * a resonable implementation. */
                    eRcvState = STATE_RX_IDLE;
                    /* Disable previously activated timer because of error state. */
                    vMBPortTimersDisable(  );
                }
                break;
     604:	47 c0       	rjmp	.+142    	; 0x694 <xMBASCIIReceiveFSM+0x138>

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
     606:	e0 91 53 03 	lds	r30, 0x0353
     60a:	f0 91 54 03 	lds	r31, 0x0354
     60e:	e1 57       	subi	r30, 0x71	; 113
     610:	fc 4f       	sbci	r31, 0xFC	; 252
     612:	80 81       	ld	r24, Z
     614:	28 2b       	or	r18, r24
     616:	20 83       	st	Z, r18
                usRcvBufferPos++;
     618:	80 91 53 03 	lds	r24, 0x0353
     61c:	90 91 54 03 	lds	r25, 0x0354
     620:	01 96       	adiw	r24, 0x01	; 1
     622:	90 93 54 03 	sts	0x0354, r25
     626:	80 93 53 03 	sts	0x0353, r24
                eBytePos = BYTE_HIGH_NIBBLE;
     62a:	10 92 52 03 	sts	0x0352, r1
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     62e:	80 e0       	ldi	r24, 0x00	; 0

            case BYTE_LOW_NIBBLE:
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
                usRcvBufferPos++;
                eBytePos = BYTE_HIGH_NIBBLE;
                break;
     630:	31 c0       	rjmp	.+98     	; 0x694 <xMBASCIIReceiveFSM+0x138>
            }
        }
        break;

    case STATE_RX_WAIT_EOF:
        if( ucByte == ucMBLFCharacter )
     632:	89 81       	ldd	r24, Y+1	; 0x01
     634:	90 91 4d 03 	lds	r25, 0x034D
     638:	89 13       	cpse	r24, r25
     63a:	06 c0       	rjmp	.+12     	; 0x648 <xMBASCIIReceiveFSM+0xec>
        {
            /* Disable character timeout timer because all characters are
             * received. */
            vMBPortTimersDisable(  );
     63c:	50 d6       	rcall	.+3232   	; 0x12de <vMBPortTimersDisable>
            /* Receiver is again in idle state. */
            eRcvState = STATE_RX_IDLE;
     63e:	10 92 55 03 	sts	0x0355, r1

            /* Notify the caller of eMBASCIIReceive that a new frame
             * was received. */
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	5c d5       	rcall	.+2744   	; 0x10fe <xMBPortEventPost>
     646:	26 c0       	rjmp	.+76     	; 0x694 <xMBASCIIReceiveFSM+0x138>
        }
        else if( ucByte == ':' )
     648:	8a 33       	cpi	r24, 0x3A	; 58
     64a:	61 f4       	brne	.+24     	; 0x664 <xMBASCIIReceiveFSM+0x108>
        {
            /* Empty receive buffer and back to receive state. */
            eBytePos = BYTE_HIGH_NIBBLE;
     64c:	10 92 52 03 	sts	0x0352, r1
            usRcvBufferPos = 0;
     650:	10 92 54 03 	sts	0x0354, r1
     654:	10 92 53 03 	sts	0x0353, r1
            eRcvState = STATE_RX_RCV;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	80 93 55 03 	sts	0x0355, r24

            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
     65e:	2a d6       	rcall	.+3156   	; 0x12b4 <vMBPortTimersEnable>
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     660:	80 e0       	ldi	r24, 0x00	; 0
     662:	18 c0       	rjmp	.+48     	; 0x694 <xMBASCIIReceiveFSM+0x138>
            vMBPortTimersEnable(  );
        }
        else
        {
            /* Frame is not okay. Delete entire frame. */
            eRcvState = STATE_RX_IDLE;
     664:	10 92 55 03 	sts	0x0355, r1
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     668:	80 e0       	ldi	r24, 0x00	; 0
     66a:	14 c0       	rjmp	.+40     	; 0x694 <xMBASCIIReceiveFSM+0x138>
            eRcvState = STATE_RX_IDLE;
        }
        break;

    case STATE_RX_IDLE:
        if( ucByte == ':' )
     66c:	89 81       	ldd	r24, Y+1	; 0x01
     66e:	8a 33       	cpi	r24, 0x3A	; 58
     670:	81 f4       	brne	.+32     	; 0x692 <xMBASCIIReceiveFSM+0x136>
        {
            /* Enable timer for character timeout. */
            vMBPortTimersEnable(  );
     672:	20 d6       	rcall	.+3136   	; 0x12b4 <vMBPortTimersEnable>
            /* Reset the input buffers to store the frame. */
            usRcvBufferPos = 0;;
     674:	10 92 54 03 	sts	0x0354, r1
     678:	10 92 53 03 	sts	0x0353, r1
            eBytePos = BYTE_HIGH_NIBBLE;
     67c:	10 92 52 03 	sts	0x0352, r1
            eRcvState = STATE_RX_RCV;
     680:	81 e0       	ldi	r24, 0x01	; 1
     682:	80 93 55 03 	sts	0x0355, r24
}

BOOL
xMBASCIIReceiveFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	05 c0       	rjmp	.+10     	; 0x694 <xMBASCIIReceiveFSM+0x138>
     68a:	80 e0       	ldi	r24, 0x00	; 0
     68c:	03 c0       	rjmp	.+6      	; 0x694 <xMBASCIIReceiveFSM+0x138>
     68e:	80 e0       	ldi	r24, 0x00	; 0
     690:	01 c0       	rjmp	.+2      	; 0x694 <xMBASCIIReceiveFSM+0x138>
     692:	80 e0       	ldi	r24, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
     694:	0f 90       	pop	r0
     696:	df 91       	pop	r29
     698:	cf 91       	pop	r28
     69a:	08 95       	ret

0000069c <xMBASCIITransmitFSM>:

BOOL
xMBASCIITransmitFSM( void )
{
     69c:	cf 93       	push	r28
    BOOL            xNeedPoll = FALSE;
    UCHAR           ucByte;

    assert( eRcvState == STATE_RX_IDLE );
    switch ( eSndState )
     69e:	80 91 56 03 	lds	r24, 0x0356
     6a2:	82 30       	cpi	r24, 0x02	; 2
     6a4:	b9 f0       	breq	.+46     	; 0x6d4 <xMBASCIITransmitFSM+0x38>
     6a6:	30 f4       	brcc	.+12     	; 0x6b4 <xMBASCIITransmitFSM+0x18>
     6a8:	88 23       	and	r24, r24
     6aa:	09 f4       	brne	.+2      	; 0x6ae <xMBASCIITransmitFSM+0x12>
     6ac:	7b c0       	rjmp	.+246    	; 0x7a4 <xMBASCIITransmitFSM+0x108>
     6ae:	81 30       	cpi	r24, 0x01	; 1
     6b0:	41 f0       	breq	.+16     	; 0x6c2 <xMBASCIITransmitFSM+0x26>
     6b2:	7d c0       	rjmp	.+250    	; 0x7ae <xMBASCIITransmitFSM+0x112>
     6b4:	83 30       	cpi	r24, 0x03	; 3
     6b6:	09 f4       	brne	.+2      	; 0x6ba <xMBASCIITransmitFSM+0x1e>
     6b8:	62 c0       	rjmp	.+196    	; 0x77e <xMBASCIITransmitFSM+0xe2>
     6ba:	84 30       	cpi	r24, 0x04	; 4
     6bc:	09 f4       	brne	.+2      	; 0x6c0 <xMBASCIITransmitFSM+0x24>
     6be:	67 c0       	rjmp	.+206    	; 0x78e <xMBASCIITransmitFSM+0xf2>
     6c0:	76 c0       	rjmp	.+236    	; 0x7ae <xMBASCIITransmitFSM+0x112>
    {
        /* Start of transmission. The start of a frame is defined by sending
         * the character ':'. */
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
     6c2:	8a e3       	ldi	r24, 0x3A	; 58
     6c4:	7d d5       	rcall	.+2810   	; 0x11c0 <xMBPortSerialPutByte>
        eSndState = STATE_TX_DATA;
     6c6:	82 e0       	ldi	r24, 0x02	; 2
     6c8:	80 93 56 03 	sts	0x0356, r24
        eBytePos = BYTE_HIGH_NIBBLE;
     6cc:	10 92 52 03 	sts	0x0352, r1
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     6d0:	c0 e0       	ldi	r28, 0x00	; 0
    case STATE_TX_START:
        ucByte = ':';
        xMBPortSerialPutByte( ( CHAR )ucByte );
        eSndState = STATE_TX_DATA;
        eBytePos = BYTE_HIGH_NIBBLE;
        break;
     6d2:	70 c0       	rjmp	.+224    	; 0x7b4 <xMBASCIITransmitFSM+0x118>
        /* Send the data block. Each data byte is encoded as a character hex
         * stream with the high nibble sent first and the low nibble sent
         * last. If all data bytes are exhausted we send a '\r' character
         * to end the transmission. */
    case STATE_TX_DATA:
        if( usSndBufferCount > 0 )
     6d4:	80 91 4e 03 	lds	r24, 0x034E
     6d8:	90 91 4f 03 	lds	r25, 0x034F
     6dc:	89 2b       	or	r24, r25
     6de:	09 f4       	brne	.+2      	; 0x6e2 <xMBASCIITransmitFSM+0x46>
     6e0:	47 c0       	rjmp	.+142    	; 0x770 <xMBASCIITransmitFSM+0xd4>
        {
            switch ( eBytePos )
     6e2:	80 91 52 03 	lds	r24, 0x0352
     6e6:	88 23       	and	r24, r24
     6e8:	19 f0       	breq	.+6      	; 0x6f0 <xMBASCIITransmitFSM+0x54>
     6ea:	81 30       	cpi	r24, 0x01	; 1
     6ec:	c9 f0       	breq	.+50     	; 0x720 <xMBASCIITransmitFSM+0x84>
     6ee:	61 c0       	rjmp	.+194    	; 0x7b2 <xMBASCIITransmitFSM+0x116>
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
     6f0:	e0 91 50 03 	lds	r30, 0x0350
     6f4:	f0 91 51 03 	lds	r31, 0x0351
     6f8:	80 81       	ld	r24, Z
     6fa:	82 95       	swap	r24
     6fc:	8f 70       	andi	r24, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
     6fe:	8a 30       	cpi	r24, 0x0A	; 10
     700:	10 f4       	brcc	.+4      	; 0x706 <xMBASCIITransmitFSM+0x6a>
    {
        return ( UCHAR )( '0' + ucByte );
     702:	80 5d       	subi	r24, 0xD0	; 208
     704:	07 c0       	rjmp	.+14     	; 0x714 <xMBASCIITransmitFSM+0x78>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
     706:	96 ef       	ldi	r25, 0xF6	; 246
     708:	98 0f       	add	r25, r24
     70a:	96 30       	cpi	r25, 0x06	; 6
     70c:	10 f4       	brcc	.+4      	; 0x712 <xMBASCIITransmitFSM+0x76>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
     70e:	89 5c       	subi	r24, 0xC9	; 201
     710:	01 c0       	rjmp	.+2      	; 0x714 <xMBASCIITransmitFSM+0x78>
    else
    {
        /* Programming error. */
        assert( 0 );
    }
    return '0';
     712:	80 e3       	ldi	r24, 0x30	; 48
        {
            switch ( eBytePos )
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
     714:	55 d5       	rcall	.+2730   	; 0x11c0 <xMBPortSerialPutByte>
                eBytePos = BYTE_LOW_NIBBLE;
     716:	81 e0       	ldi	r24, 0x01	; 1
     718:	80 93 52 03 	sts	0x0352, r24
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     71c:	c0 e0       	ldi	r28, 0x00	; 0
            {
            case BYTE_HIGH_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
                xMBPortSerialPutByte( ( CHAR ) ucByte );
                eBytePos = BYTE_LOW_NIBBLE;
                break;
     71e:	4a c0       	rjmp	.+148    	; 0x7b4 <xMBASCIITransmitFSM+0x118>

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
     720:	e0 91 50 03 	lds	r30, 0x0350
     724:	f0 91 51 03 	lds	r31, 0x0351
     728:	80 81       	ld	r24, Z
     72a:	8f 70       	andi	r24, 0x0F	; 15
}

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
     72c:	8a 30       	cpi	r24, 0x0A	; 10
     72e:	10 f4       	brcc	.+4      	; 0x734 <xMBASCIITransmitFSM+0x98>
    {
        return ( UCHAR )( '0' + ucByte );
     730:	80 5d       	subi	r24, 0xD0	; 208
     732:	07 c0       	rjmp	.+14     	; 0x742 <xMBASCIITransmitFSM+0xa6>
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
     734:	96 ef       	ldi	r25, 0xF6	; 246
     736:	98 0f       	add	r25, r24
     738:	96 30       	cpi	r25, 0x06	; 6
     73a:	10 f4       	brcc	.+4      	; 0x740 <xMBASCIITransmitFSM+0xa4>
    {
        return ( UCHAR )( ucByte - 0x0A + 'A' );
     73c:	89 5c       	subi	r24, 0xC9	; 201
     73e:	01 c0       	rjmp	.+2      	; 0x742 <xMBASCIITransmitFSM+0xa6>
    else
    {
        /* Programming error. */
        assert( 0 );
    }
    return '0';
     740:	80 e3       	ldi	r24, 0x30	; 48
                eBytePos = BYTE_LOW_NIBBLE;
                break;

            case BYTE_LOW_NIBBLE:
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
     742:	3e d5       	rcall	.+2684   	; 0x11c0 <xMBPortSerialPutByte>
                pucSndBufferCur++;
     744:	80 91 50 03 	lds	r24, 0x0350
     748:	90 91 51 03 	lds	r25, 0x0351
     74c:	01 96       	adiw	r24, 0x01	; 1
     74e:	90 93 51 03 	sts	0x0351, r25
     752:	80 93 50 03 	sts	0x0350, r24
                eBytePos = BYTE_HIGH_NIBBLE;
     756:	10 92 52 03 	sts	0x0352, r1
                usSndBufferCount--;
     75a:	80 91 4e 03 	lds	r24, 0x034E
     75e:	90 91 4f 03 	lds	r25, 0x034F
     762:	01 97       	sbiw	r24, 0x01	; 1
     764:	90 93 4f 03 	sts	0x034F, r25
     768:	80 93 4e 03 	sts	0x034E, r24
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     76c:	c0 e0       	ldi	r28, 0x00	; 0
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
                xMBPortSerialPutByte( ( CHAR )ucByte );
                pucSndBufferCur++;
                eBytePos = BYTE_HIGH_NIBBLE;
                usSndBufferCount--;
                break;
     76e:	22 c0       	rjmp	.+68     	; 0x7b4 <xMBASCIITransmitFSM+0x118>
            }
        }
        else
        {
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
     770:	8d e0       	ldi	r24, 0x0D	; 13
     772:	26 d5       	rcall	.+2636   	; 0x11c0 <xMBPortSerialPutByte>
            eSndState = STATE_TX_END;
     774:	83 e0       	ldi	r24, 0x03	; 3
     776:	80 93 56 03 	sts	0x0356, r24
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     77a:	c0 e0       	ldi	r28, 0x00	; 0
     77c:	1b c0       	rjmp	.+54     	; 0x7b4 <xMBASCIITransmitFSM+0x118>
        }
        break;

        /* Finish the frame by sending a LF character. */
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
     77e:	80 91 4d 03 	lds	r24, 0x034D
     782:	1e d5       	rcall	.+2620   	; 0x11c0 <xMBPortSerialPutByte>
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
     784:	84 e0       	ldi	r24, 0x04	; 4
     786:	80 93 56 03 	sts	0x0356, r24
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     78a:	c0 e0       	ldi	r28, 0x00	; 0
    case STATE_TX_END:
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
        /* We need another state to make sure that the CR character has
         * been sent. */
        eSndState = STATE_TX_NOTIFY;
        break;
     78c:	13 c0       	rjmp	.+38     	; 0x7b4 <xMBASCIITransmitFSM+0x118>

        /* Notify the task which called eMBASCIISend that the frame has
         * been sent. */
    case STATE_TX_NOTIFY:
        eSndState = STATE_TX_IDLE;
     78e:	10 92 56 03 	sts	0x0356, r1
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     792:	83 e0       	ldi	r24, 0x03	; 3
     794:	b4 d4       	rcall	.+2408   	; 0x10fe <xMBPortEventPost>
     796:	c8 2f       	mov	r28, r24

        /* Disable transmitter. This prevents another transmit buffer
         * empty interrupt. */
        vMBPortSerialEnable( TRUE, FALSE );
     798:	60 e0       	ldi	r22, 0x00	; 0
     79a:	81 e0       	ldi	r24, 0x01	; 1
     79c:	c5 d4       	rcall	.+2442   	; 0x1128 <vMBPortSerialEnable>
        eSndState = STATE_TX_IDLE;
     79e:	10 92 56 03 	sts	0x0356, r1
        break;
     7a2:	08 c0       	rjmp	.+16     	; 0x7b4 <xMBASCIITransmitFSM+0x118>

        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
     7a4:	60 e0       	ldi	r22, 0x00	; 0
     7a6:	81 e0       	ldi	r24, 0x01	; 1
     7a8:	bf d4       	rcall	.+2430   	; 0x1128 <vMBPortSerialEnable>
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     7aa:	c0 e0       	ldi	r28, 0x00	; 0
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
        break;
     7ac:	03 c0       	rjmp	.+6      	; 0x7b4 <xMBASCIITransmitFSM+0x118>
}

BOOL
xMBASCIITransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
     7ae:	c0 e0       	ldi	r28, 0x00	; 0
     7b0:	01 c0       	rjmp	.+2      	; 0x7b4 <xMBASCIITransmitFSM+0x118>
     7b2:	c0 e0       	ldi	r28, 0x00	; 0
        vMBPortSerialEnable( TRUE, FALSE );
        break;
    }

    return xNeedPoll;
}
     7b4:	8c 2f       	mov	r24, r28
     7b6:	cf 91       	pop	r28
     7b8:	08 95       	ret

000007ba <xMBASCIITimerT1SExpired>:

BOOL
xMBASCIITimerT1SExpired( void )
{
    switch ( eRcvState )
     7ba:	80 91 55 03 	lds	r24, 0x0355
     7be:	81 50       	subi	r24, 0x01	; 1
     7c0:	82 30       	cpi	r24, 0x02	; 2
     7c2:	10 f4       	brcc	.+4      	; 0x7c8 <xMBASCIITimerT1SExpired+0xe>
        /* If we have a timeout we go back to the idle state and wait for
         * the next frame.
         */
    case STATE_RX_RCV:
    case STATE_RX_WAIT_EOF:
        eRcvState = STATE_RX_IDLE;
     7c4:	10 92 55 03 	sts	0x0355, r1

    default:
        assert( ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_WAIT_EOF ) );
        break;
    }
    vMBPortTimersDisable(  );
     7c8:	8a d5       	rcall	.+2836   	; 0x12de <vMBPortTimersDisable>

    /* no context switch required. */
    return FALSE;
}
     7ca:	80 e0       	ldi	r24, 0x00	; 0
     7cc:	08 95       	ret

000007ce <usMBCRC16>:
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
     7ce:	61 15       	cp	r22, r1
     7d0:	71 05       	cpc	r23, r1
     7d2:	b1 f0       	breq	.+44     	; 0x800 <usMBCRC16+0x32>
     7d4:	fc 01       	movw	r30, r24
     7d6:	68 0f       	add	r22, r24
     7d8:	79 1f       	adc	r23, r25

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
     7da:	8f ef       	ldi	r24, 0xFF	; 255
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucCRCHi = 0xFF;
     7dc:	4f ef       	ldi	r20, 0xFF	; 255
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
     7de:	21 91       	ld	r18, Z+
     7e0:	82 27       	eor	r24, r18
     7e2:	28 2f       	mov	r18, r24
     7e4:	30 e0       	ldi	r19, 0x00	; 0
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
     7e6:	d9 01       	movw	r26, r18
     7e8:	af 5c       	subi	r26, 0xCF	; 207
     7ea:	bd 4f       	sbci	r27, 0xFD	; 253
     7ec:	8c 91       	ld	r24, X
     7ee:	84 27       	eor	r24, r20
        ucCRCHi = aucCRCLo[iIndex];
     7f0:	d9 01       	movw	r26, r18
     7f2:	af 5c       	subi	r26, 0xCF	; 207
     7f4:	be 4f       	sbci	r27, 0xFE	; 254
     7f6:	4c 91       	ld	r20, X
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
     7f8:	e6 17       	cp	r30, r22
     7fa:	f7 07       	cpc	r31, r23
     7fc:	81 f7       	brne	.-32     	; 0x7de <usMBCRC16+0x10>
     7fe:	02 c0       	rjmp	.+4      	; 0x804 <usMBCRC16+0x36>

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
     800:	8f ef       	ldi	r24, 0xFF	; 255
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucCRCHi = 0xFF;
     802:	4f ef       	ldi	r20, 0xFF	; 255
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
        ucCRCHi = aucCRCLo[iIndex];
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
     804:	90 e0       	ldi	r25, 0x00	; 0
}
     806:	94 2b       	or	r25, r20
     808:	08 95       	ret

0000080a <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
     80a:	1f 93       	push	r17
     80c:	cf 93       	push	r28
     80e:	df 93       	push	r29
     810:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     812:	28 81       	ld	r18, Y
     814:	39 81       	ldd	r19, Y+1	; 0x01
     816:	25 30       	cpi	r18, 0x05	; 5
     818:	31 05       	cpc	r19, r1
     81a:	09 f0       	breq	.+2      	; 0x81e <eMBFuncReadCoils+0x14>
     81c:	55 c0       	rjmp	.+170    	; 0x8c8 <eMBFuncReadCoils+0xbe>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     81e:	dc 01       	movw	r26, r24
     820:	11 96       	adiw	r26, 0x01	; 1
     822:	ec 91       	ld	r30, X
     824:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     826:	12 96       	adiw	r26, 0x02	; 2
     828:	6c 91       	ld	r22, X
     82a:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
     82c:	13 96       	adiw	r26, 0x03	; 3
     82e:	4c 91       	ld	r20, X
     830:	13 97       	sbiw	r26, 0x03	; 3
     832:	50 e0       	ldi	r21, 0x00	; 0
     834:	54 2f       	mov	r21, r20
     836:	44 27       	eor	r20, r20
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
     838:	14 96       	adiw	r26, 0x04	; 4
     83a:	2c 91       	ld	r18, X
     83c:	42 2b       	or	r20, r18

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
     83e:	9a 01       	movw	r18, r20
     840:	21 50       	subi	r18, 0x01	; 1
     842:	31 09       	sbc	r19, r1
     844:	2f 3c       	cpi	r18, 0xCF	; 207
     846:	37 40       	sbci	r19, 0x07	; 7
     848:	08 f0       	brcs	.+2      	; 0x84c <eMBFuncReadCoils+0x42>
     84a:	40 c0       	rjmp	.+128    	; 0x8cc <eMBFuncReadCoils+0xc2>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
     84c:	19 82       	std	Y+1, r1	; 0x01
     84e:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
     850:	21 e0       	ldi	r18, 0x01	; 1
     852:	dc 01       	movw	r26, r24
     854:	2c 93       	st	X, r18
            *usLen += 1;
     856:	28 81       	ld	r18, Y
     858:	39 81       	ldd	r19, Y+1	; 0x01
     85a:	2f 5f       	subi	r18, 0xFF	; 255
     85c:	3f 4f       	sbci	r19, 0xFF	; 255
     85e:	39 83       	std	Y+1, r19	; 0x01
     860:	28 83       	st	Y, r18

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
     862:	9a 01       	movw	r18, r20
     864:	27 70       	andi	r18, 0x07	; 7
     866:	33 27       	eor	r19, r19
     868:	23 2b       	or	r18, r19
     86a:	51 f0       	breq	.+20     	; 0x880 <eMBFuncReadCoils+0x76>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
     86c:	9a 01       	movw	r18, r20
     86e:	36 95       	lsr	r19
     870:	27 95       	ror	r18
     872:	36 95       	lsr	r19
     874:	27 95       	ror	r18
     876:	36 95       	lsr	r19
     878:	27 95       	ror	r18
     87a:	11 e0       	ldi	r17, 0x01	; 1
     87c:	12 0f       	add	r17, r18
     87e:	08 c0       	rjmp	.+16     	; 0x890 <eMBFuncReadCoils+0x86>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
     880:	9a 01       	movw	r18, r20
     882:	36 95       	lsr	r19
     884:	27 95       	ror	r18
     886:	36 95       	lsr	r19
     888:	27 95       	ror	r18
     88a:	36 95       	lsr	r19
     88c:	27 95       	ror	r18
     88e:	12 2f       	mov	r17, r18
            }
            *pucFrameCur++ = ucNBytes;
     890:	dc 01       	movw	r26, r24
     892:	11 96       	adiw	r26, 0x01	; 1
     894:	1c 93       	st	X, r17
            *usLen += 1;
     896:	28 81       	ld	r18, Y
     898:	39 81       	ldd	r19, Y+1	; 0x01
     89a:	2f 5f       	subi	r18, 0xFF	; 255
     89c:	3f 4f       	sbci	r19, 0xFF	; 255
     89e:	39 83       	std	Y+1, r19	; 0x01
     8a0:	28 83       	st	Y, r18
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     8a2:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     8a4:	7e 2b       	or	r23, r30
        usRegAddress++;
     8a6:	6f 5f       	subi	r22, 0xFF	; 255
     8a8:	7f 4f       	sbci	r23, 0xFF	; 255
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
     8aa:	20 e0       	ldi	r18, 0x00	; 0
     8ac:	02 96       	adiw	r24, 0x02	; 2
     8ae:	5f dc       	rcall	.-1858   	; 0x16e <eMBRegCoilsCB>
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     8b0:	88 23       	and	r24, r24
     8b2:	11 f0       	breq	.+4      	; 0x8b8 <eMBFuncReadCoils+0xae>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     8b4:	12 d4       	rcall	.+2084   	; 0x10da <prveMBError2Exception>
     8b6:	0b c0       	rjmp	.+22     	; 0x8ce <eMBFuncReadCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
     8b8:	88 81       	ld	r24, Y
     8ba:	99 81       	ldd	r25, Y+1	; 0x01
     8bc:	81 0f       	add	r24, r17
     8be:	91 1d       	adc	r25, r1
     8c0:	99 83       	std	Y+1, r25	; 0x01
     8c2:	88 83       	st	Y, r24
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
     8c4:	80 e0       	ldi	r24, 0x00	; 0
     8c6:	03 c0       	rjmp	.+6      	; 0x8ce <eMBFuncReadCoils+0xc4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     8c8:	83 e0       	ldi	r24, 0x03	; 3
     8ca:	01 c0       	rjmp	.+2      	; 0x8ce <eMBFuncReadCoils+0xc4>
                *usLen += ucNBytes;;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     8cc:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     8ce:	df 91       	pop	r29
     8d0:	cf 91       	pop	r28
     8d2:	1f 91       	pop	r17
     8d4:	08 95       	ret

000008d6 <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
     8d6:	cf 93       	push	r28
     8d8:	df 93       	push	r29
     8da:	00 d0       	rcall	.+0      	; 0x8dc <eMBFuncWriteCoil+0x6>
     8dc:	cd b7       	in	r28, 0x3d	; 61
     8de:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
     8e0:	fb 01       	movw	r30, r22
     8e2:	20 81       	ld	r18, Z
     8e4:	31 81       	ldd	r19, Z+1	; 0x01
     8e6:	25 30       	cpi	r18, 0x05	; 5
     8e8:	31 05       	cpc	r19, r1
     8ea:	01 f5       	brne	.+64     	; 0x92c <eMBFuncWriteCoil+0x56>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
     8ec:	fc 01       	movw	r30, r24
     8ee:	31 81       	ldd	r19, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
     8f0:	62 81       	ldd	r22, Z+2	; 0x02
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
     8f2:	24 81       	ldd	r18, Z+4	; 0x04
     8f4:	21 11       	cpse	r18, r1
     8f6:	1c c0       	rjmp	.+56     	; 0x930 <eMBFuncWriteCoil+0x5a>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
     8f8:	83 81       	ldd	r24, Z+3	; 0x03
     8fa:	9f ef       	ldi	r25, 0xFF	; 255
     8fc:	98 0f       	add	r25, r24
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
        usRegAddress++;

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
     8fe:	9e 3f       	cpi	r25, 0xFE	; 254
     900:	c8 f0       	brcs	.+50     	; 0x934 <eMBFuncWriteCoil+0x5e>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
        {
            ucBuf[1] = 0;
     902:	1a 82       	std	Y+2, r1	; 0x02
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
     904:	8f 3f       	cpi	r24, 0xFF	; 255
     906:	19 f4       	brne	.+6      	; 0x90e <eMBFuncWriteCoil+0x38>
            {
                ucBuf[0] = 1;
     908:	81 e0       	ldi	r24, 0x01	; 1
     90a:	89 83       	std	Y+1, r24	; 0x01
     90c:	01 c0       	rjmp	.+2      	; 0x910 <eMBFuncWriteCoil+0x3a>
            }
            else
            {
                ucBuf[0] = 0;
     90e:	19 82       	std	Y+1, r1	; 0x01
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
     910:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
     912:	73 2b       	or	r23, r19
        usRegAddress++;
     914:	6f 5f       	subi	r22, 0xFF	; 255
     916:	7f 4f       	sbci	r23, 0xFF	; 255
            }
            else
            {
                ucBuf[0] = 0;
            }
            eRegStatus =
     918:	21 e0       	ldi	r18, 0x01	; 1
     91a:	41 e0       	ldi	r20, 0x01	; 1
     91c:	50 e0       	ldi	r21, 0x00	; 0
     91e:	ce 01       	movw	r24, r28
     920:	01 96       	adiw	r24, 0x01	; 1
     922:	25 dc       	rcall	.-1974   	; 0x16e <eMBRegCoilsCB>
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     924:	88 23       	and	r24, r24
     926:	41 f0       	breq	.+16     	; 0x938 <eMBFuncWriteCoil+0x62>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     928:	d8 d3       	rcall	.+1968   	; 0x10da <prveMBError2Exception>
     92a:	07 c0       	rjmp	.+14     	; 0x93a <eMBFuncWriteCoil+0x64>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     92c:	83 e0       	ldi	r24, 0x03	; 3
     92e:	05 c0       	rjmp	.+10     	; 0x93a <eMBFuncWriteCoil+0x64>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     930:	83 e0       	ldi	r24, 0x03	; 3
     932:	03 c0       	rjmp	.+6      	; 0x93a <eMBFuncWriteCoil+0x64>
     934:	83 e0       	ldi	r24, 0x03	; 3
     936:	01 c0       	rjmp	.+2      	; 0x93a <eMBFuncWriteCoil+0x64>
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
     938:	80 e0       	ldi	r24, 0x00	; 0
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     93a:	0f 90       	pop	r0
     93c:	0f 90       	pop	r0
     93e:	df 91       	pop	r29
     940:	cf 91       	pop	r28
     942:	08 95       	ret

00000944 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
     944:	cf 93       	push	r28
     946:	df 93       	push	r29
     948:	eb 01       	movw	r28, r22
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
     94a:	28 81       	ld	r18, Y
     94c:	39 81       	ldd	r19, Y+1	; 0x01
     94e:	26 30       	cpi	r18, 0x06	; 6
     950:	31 05       	cpc	r19, r1
     952:	08 f4       	brcc	.+2      	; 0x956 <eMBFuncWriteMultipleCoils+0x12>
     954:	43 c0       	rjmp	.+134    	; 0x9dc <eMBFuncWriteMultipleCoils+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
     956:	dc 01       	movw	r26, r24
     958:	11 96       	adiw	r26, 0x01	; 1
     95a:	fc 91       	ld	r31, X
     95c:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
     95e:	12 96       	adiw	r26, 0x02	; 2
     960:	6c 91       	ld	r22, X
     962:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
     964:	13 96       	adiw	r26, 0x03	; 3
     966:	4c 91       	ld	r20, X
     968:	13 97       	sbiw	r26, 0x03	; 3
     96a:	50 e0       	ldi	r21, 0x00	; 0
     96c:	54 2f       	mov	r21, r20
     96e:	44 27       	eor	r20, r20
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
     970:	14 96       	adiw	r26, 0x04	; 4
     972:	2c 91       	ld	r18, X
     974:	14 97       	sbiw	r26, 0x04	; 4
     976:	42 2b       	or	r20, r18

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
     978:	15 96       	adiw	r26, 0x05	; 5
     97a:	7c 91       	ld	r23, X

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
     97c:	9a 01       	movw	r18, r20
     97e:	27 70       	andi	r18, 0x07	; 7
     980:	33 27       	eor	r19, r19
     982:	23 2b       	or	r18, r19
     984:	51 f0       	breq	.+20     	; 0x99a <eMBFuncWriteMultipleCoils+0x56>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
     986:	9a 01       	movw	r18, r20
     988:	36 95       	lsr	r19
     98a:	27 95       	ror	r18
     98c:	36 95       	lsr	r19
     98e:	27 95       	ror	r18
     990:	36 95       	lsr	r19
     992:	27 95       	ror	r18
     994:	e1 e0       	ldi	r30, 0x01	; 1
     996:	e2 0f       	add	r30, r18
     998:	08 c0       	rjmp	.+16     	; 0x9aa <eMBFuncWriteMultipleCoils+0x66>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
     99a:	9a 01       	movw	r18, r20
     99c:	36 95       	lsr	r19
     99e:	27 95       	ror	r18
     9a0:	36 95       	lsr	r19
     9a2:	27 95       	ror	r18
     9a4:	36 95       	lsr	r19
     9a6:	27 95       	ror	r18
     9a8:	e2 2f       	mov	r30, r18
        }

        if( ( usCoilCnt >= 1 ) &&
     9aa:	9a 01       	movw	r18, r20
     9ac:	21 50       	subi	r18, 0x01	; 1
     9ae:	31 09       	sbc	r19, r1
     9b0:	20 3b       	cpi	r18, 0xB0	; 176
     9b2:	37 40       	sbci	r19, 0x07	; 7
     9b4:	a8 f4       	brcc	.+42     	; 0x9e0 <eMBFuncWriteMultipleCoils+0x9c>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
     9b6:	e7 13       	cpse	r30, r23
     9b8:	15 c0       	rjmp	.+42     	; 0x9e4 <eMBFuncWriteMultipleCoils+0xa0>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
     9ba:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
     9bc:	7f 2b       	or	r23, r31
        usRegAddress++;
     9be:	6f 5f       	subi	r22, 0xFF	; 255
     9c0:	7f 4f       	sbci	r23, 0xFF	; 255

        if( ( usCoilCnt >= 1 ) &&
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
     9c2:	21 e0       	ldi	r18, 0x01	; 1
     9c4:	06 96       	adiw	r24, 0x06	; 6
     9c6:	d3 db       	rcall	.-2138   	; 0x16e <eMBRegCoilsCB>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     9c8:	88 23       	and	r24, r24
     9ca:	11 f0       	breq	.+4      	; 0x9d0 <eMBFuncWriteMultipleCoils+0x8c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     9cc:	86 d3       	rcall	.+1804   	; 0x10da <prveMBError2Exception>
     9ce:	0b c0       	rjmp	.+22     	; 0x9e6 <eMBFuncWriteMultipleCoils+0xa2>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
     9d0:	85 e0       	ldi	r24, 0x05	; 5
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	99 83       	std	Y+1, r25	; 0x01
     9d6:	88 83       	st	Y, r24
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
     9d8:	80 e0       	ldi	r24, 0x00	; 0
     9da:	05 c0       	rjmp	.+10     	; 0x9e6 <eMBFuncWriteMultipleCoils+0xa2>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     9dc:	83 e0       	ldi	r24, 0x03	; 3
     9de:	03 c0       	rjmp	.+6      	; 0x9e6 <eMBFuncWriteMultipleCoils+0xa2>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     9e0:	83 e0       	ldi	r24, 0x03	; 3
     9e2:	01 c0       	rjmp	.+2      	; 0x9e6 <eMBFuncWriteMultipleCoils+0xa2>
     9e4:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     9e6:	df 91       	pop	r29
     9e8:	cf 91       	pop	r28
     9ea:	08 95       	ret

000009ec <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
     9ec:	1f 93       	push	r17
     9ee:	cf 93       	push	r28
     9f0:	df 93       	push	r29
     9f2:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     9f4:	28 81       	ld	r18, Y
     9f6:	39 81       	ldd	r19, Y+1	; 0x01
     9f8:	25 30       	cpi	r18, 0x05	; 5
     9fa:	31 05       	cpc	r19, r1
     9fc:	09 f0       	breq	.+2      	; 0xa00 <eMBFuncReadDiscreteInputs+0x14>
     9fe:	54 c0       	rjmp	.+168    	; 0xaa8 <eMBFuncReadDiscreteInputs+0xbc>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     a00:	dc 01       	movw	r26, r24
     a02:	11 96       	adiw	r26, 0x01	; 1
     a04:	ec 91       	ld	r30, X
     a06:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     a08:	12 96       	adiw	r26, 0x02	; 2
     a0a:	6c 91       	ld	r22, X
     a0c:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
     a0e:	13 96       	adiw	r26, 0x03	; 3
     a10:	4c 91       	ld	r20, X
     a12:	13 97       	sbiw	r26, 0x03	; 3
     a14:	50 e0       	ldi	r21, 0x00	; 0
     a16:	54 2f       	mov	r21, r20
     a18:	44 27       	eor	r20, r20
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
     a1a:	14 96       	adiw	r26, 0x04	; 4
     a1c:	2c 91       	ld	r18, X
     a1e:	42 2b       	or	r20, r18

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
     a20:	9a 01       	movw	r18, r20
     a22:	21 50       	subi	r18, 0x01	; 1
     a24:	31 09       	sbc	r19, r1
     a26:	2f 3c       	cpi	r18, 0xCF	; 207
     a28:	37 40       	sbci	r19, 0x07	; 7
     a2a:	08 f0       	brcs	.+2      	; 0xa2e <eMBFuncReadDiscreteInputs+0x42>
     a2c:	3f c0       	rjmp	.+126    	; 0xaac <eMBFuncReadDiscreteInputs+0xc0>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
     a2e:	19 82       	std	Y+1, r1	; 0x01
     a30:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
     a32:	22 e0       	ldi	r18, 0x02	; 2
     a34:	dc 01       	movw	r26, r24
     a36:	2c 93       	st	X, r18
            *usLen += 1;
     a38:	28 81       	ld	r18, Y
     a3a:	39 81       	ldd	r19, Y+1	; 0x01
     a3c:	2f 5f       	subi	r18, 0xFF	; 255
     a3e:	3f 4f       	sbci	r19, 0xFF	; 255
     a40:	39 83       	std	Y+1, r19	; 0x01
     a42:	28 83       	st	Y, r18

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
     a44:	9a 01       	movw	r18, r20
     a46:	27 70       	andi	r18, 0x07	; 7
     a48:	33 27       	eor	r19, r19
     a4a:	23 2b       	or	r18, r19
     a4c:	51 f0       	breq	.+20     	; 0xa62 <eMBFuncReadDiscreteInputs+0x76>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
     a4e:	9a 01       	movw	r18, r20
     a50:	36 95       	lsr	r19
     a52:	27 95       	ror	r18
     a54:	36 95       	lsr	r19
     a56:	27 95       	ror	r18
     a58:	36 95       	lsr	r19
     a5a:	27 95       	ror	r18
     a5c:	11 e0       	ldi	r17, 0x01	; 1
     a5e:	12 0f       	add	r17, r18
     a60:	08 c0       	rjmp	.+16     	; 0xa72 <eMBFuncReadDiscreteInputs+0x86>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
     a62:	9a 01       	movw	r18, r20
     a64:	36 95       	lsr	r19
     a66:	27 95       	ror	r18
     a68:	36 95       	lsr	r19
     a6a:	27 95       	ror	r18
     a6c:	36 95       	lsr	r19
     a6e:	27 95       	ror	r18
     a70:	12 2f       	mov	r17, r18
            }
            *pucFrameCur++ = ucNBytes;
     a72:	dc 01       	movw	r26, r24
     a74:	11 96       	adiw	r26, 0x01	; 1
     a76:	1c 93       	st	X, r17
            *usLen += 1;
     a78:	28 81       	ld	r18, Y
     a7a:	39 81       	ldd	r19, Y+1	; 0x01
     a7c:	2f 5f       	subi	r18, 0xFF	; 255
     a7e:	3f 4f       	sbci	r19, 0xFF	; 255
     a80:	39 83       	std	Y+1, r19	; 0x01
     a82:	28 83       	st	Y, r18
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     a84:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     a86:	7e 2b       	or	r23, r30
        usRegAddress++;
     a88:	6f 5f       	subi	r22, 0xFF	; 255
     a8a:	7f 4f       	sbci	r23, 0xFF	; 255
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
            }
            *pucFrameCur++ = ucNBytes;
            *usLen += 1;

            eRegStatus =
     a8c:	02 96       	adiw	r24, 0x02	; 2
     a8e:	71 db       	rcall	.-2334   	; 0x172 <eMBRegDiscreteCB>
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     a90:	88 23       	and	r24, r24
     a92:	11 f0       	breq	.+4      	; 0xa98 <eMBFuncReadDiscreteInputs+0xac>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     a94:	22 d3       	rcall	.+1604   	; 0x10da <prveMBError2Exception>
     a96:	0b c0       	rjmp	.+22     	; 0xaae <eMBFuncReadDiscreteInputs+0xc2>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
     a98:	88 81       	ld	r24, Y
     a9a:	99 81       	ldd	r25, Y+1	; 0x01
     a9c:	81 0f       	add	r24, r17
     a9e:	91 1d       	adc	r25, r1
     aa0:	99 83       	std	Y+1, r25	; 0x01
     aa2:	88 83       	st	Y, r24
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
     aa4:	80 e0       	ldi	r24, 0x00	; 0
     aa6:	03 c0       	rjmp	.+6      	; 0xaae <eMBFuncReadDiscreteInputs+0xc2>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     aa8:	83 e0       	ldi	r24, 0x03	; 3
     aaa:	01 c0       	rjmp	.+2      	; 0xaae <eMBFuncReadDiscreteInputs+0xc2>
                *usLen += ucNBytes;;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     aac:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     aae:	df 91       	pop	r29
     ab0:	cf 91       	pop	r28
     ab2:	1f 91       	pop	r17
     ab4:	08 95       	ret

00000ab6 <eMBFuncWriteHoldingRegister>:
{
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
     ab6:	fb 01       	movw	r30, r22
     ab8:	20 81       	ld	r18, Z
     aba:	31 81       	ldd	r19, Z+1	; 0x01
     abc:	25 30       	cpi	r18, 0x05	; 5
     abe:	31 05       	cpc	r19, r1
     ac0:	91 f4       	brne	.+36     	; 0xae6 <eMBFuncWriteHoldingRegister+0x30>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
     ac2:	fc 01       	movw	r30, r24
     ac4:	61 81       	ldd	r22, Z+1	; 0x01
     ac6:	70 e0       	ldi	r23, 0x00	; 0
     ac8:	76 2f       	mov	r23, r22
     aca:	66 27       	eor	r22, r22
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
     acc:	22 81       	ldd	r18, Z+2	; 0x02
     ace:	62 2b       	or	r22, r18
        usRegAddress++;
     ad0:	6f 5f       	subi	r22, 0xFF	; 255
     ad2:	7f 4f       	sbci	r23, 0xFF	; 255

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
     ad4:	21 e0       	ldi	r18, 0x01	; 1
     ad6:	41 e0       	ldi	r20, 0x01	; 1
     ad8:	50 e0       	ldi	r21, 0x00	; 0
     ada:	03 96       	adiw	r24, 0x03	; 3
     adc:	46 db       	rcall	.-2420   	; 0x16a <eMBRegHoldingCB>
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
     ade:	88 23       	and	r24, r24
     ae0:	21 f0       	breq	.+8      	; 0xaea <eMBFuncWriteHoldingRegister+0x34>
        {
            eStatus = prveMBError2Exception( eRegStatus );
     ae2:	fb c2       	rjmp	.+1526   	; 0x10da <prveMBError2Exception>
     ae4:	08 95       	ret
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     ae6:	83 e0       	ldi	r24, 0x03	; 3
     ae8:	08 95       	ret

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
     aea:	80 e0       	ldi	r24, 0x00	; 0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     aec:	08 95       	ret

00000aee <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     aee:	cf 93       	push	r28
     af0:	df 93       	push	r29
     af2:	eb 01       	movw	r28, r22
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
     af4:	28 81       	ld	r18, Y
     af6:	39 81       	ldd	r19, Y+1	; 0x01
     af8:	26 30       	cpi	r18, 0x06	; 6
     afa:	31 05       	cpc	r19, r1
     afc:	70 f1       	brcs	.+92     	; 0xb5a <eMBFuncWriteMultipleHoldingRegister+0x6c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
     afe:	dc 01       	movw	r26, r24
     b00:	11 96       	adiw	r26, 0x01	; 1
     b02:	ec 91       	ld	r30, X
     b04:	11 97       	sbiw	r26, 0x01	; 1
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
     b06:	12 96       	adiw	r26, 0x02	; 2
     b08:	6c 91       	ld	r22, X
     b0a:	12 97       	sbiw	r26, 0x02	; 2
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
     b0c:	13 96       	adiw	r26, 0x03	; 3
     b0e:	4c 91       	ld	r20, X
     b10:	13 97       	sbiw	r26, 0x03	; 3
     b12:	50 e0       	ldi	r21, 0x00	; 0
     b14:	54 2f       	mov	r21, r20
     b16:	44 27       	eor	r20, r20
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
     b18:	14 96       	adiw	r26, 0x04	; 4
     b1a:	2c 91       	ld	r18, X
     b1c:	14 97       	sbiw	r26, 0x04	; 4
     b1e:	42 2b       	or	r20, r18

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
     b20:	15 96       	adiw	r26, 0x05	; 5
     b22:	7c 91       	ld	r23, X

        if( ( usRegCount >= 1 ) &&
     b24:	9a 01       	movw	r18, r20
     b26:	21 50       	subi	r18, 0x01	; 1
     b28:	31 09       	sbc	r19, r1
     b2a:	28 37       	cpi	r18, 0x78	; 120
     b2c:	31 05       	cpc	r19, r1
     b2e:	b8 f4       	brcc	.+46     	; 0xb5e <eMBFuncWriteMultipleHoldingRegister+0x70>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
     b30:	24 2f       	mov	r18, r20
     b32:	22 0f       	add	r18, r18
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];

        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
     b34:	27 13       	cpse	r18, r23
     b36:	15 c0       	rjmp	.+42     	; 0xb62 <eMBFuncWriteMultipleHoldingRegister+0x74>
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
     b38:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
     b3a:	7e 2b       	or	r23, r30
        usRegAddress++;
     b3c:	6f 5f       	subi	r22, 0xFF	; 255
     b3e:	7f 4f       	sbci	r23, 0xFF	; 255
        if( ( usRegCount >= 1 ) &&
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
        {
            /* Make callback to update the register values. */
            eRegStatus =
     b40:	21 e0       	ldi	r18, 0x01	; 1
     b42:	06 96       	adiw	r24, 0x06	; 6
     b44:	12 db       	rcall	.-2524   	; 0x16a <eMBRegHoldingCB>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     b46:	88 23       	and	r24, r24
     b48:	11 f0       	breq	.+4      	; 0xb4e <eMBFuncWriteMultipleHoldingRegister+0x60>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     b4a:	c7 d2       	rcall	.+1422   	; 0x10da <prveMBError2Exception>
     b4c:	0b c0       	rjmp	.+22     	; 0xb64 <eMBFuncWriteMultipleHoldingRegister+0x76>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
     b4e:	85 e0       	ldi	r24, 0x05	; 5
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	99 83       	std	Y+1, r25	; 0x01
     b54:	88 83       	st	Y, r24
{
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
     b56:	80 e0       	ldi	r24, 0x00	; 0
     b58:	05 c0       	rjmp	.+10     	; 0xb64 <eMBFuncWriteMultipleHoldingRegister+0x76>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     b5a:	83 e0       	ldi	r24, 0x03	; 3
     b5c:	03 c0       	rjmp	.+6      	; 0xb64 <eMBFuncWriteMultipleHoldingRegister+0x76>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	01 c0       	rjmp	.+2      	; 0xb64 <eMBFuncWriteMultipleHoldingRegister+0x76>
     b62:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     b64:	df 91       	pop	r29
     b66:	cf 91       	pop	r28
     b68:	08 95       	ret

00000b6a <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
     b6e:	cf 93       	push	r28
     b70:	df 93       	push	r29
     b72:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     b74:	28 81       	ld	r18, Y
     b76:	39 81       	ldd	r19, Y+1	; 0x01
     b78:	25 30       	cpi	r18, 0x05	; 5
     b7a:	31 05       	cpc	r19, r1
     b7c:	a1 f5       	brne	.+104    	; 0xbe6 <eMBFuncReadHoldingRegister+0x7c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     b7e:	fc 01       	movw	r30, r24
     b80:	51 81       	ldd	r21, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     b82:	62 81       	ldd	r22, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
     b84:	44 81       	ldd	r20, Z+4	; 0x04
     b86:	04 2f       	mov	r16, r20
     b88:	10 e0       	ldi	r17, 0x00	; 0

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
     b8a:	98 01       	movw	r18, r16
     b8c:	21 50       	subi	r18, 0x01	; 1
     b8e:	31 09       	sbc	r19, r1
     b90:	2d 37       	cpi	r18, 0x7D	; 125
     b92:	31 05       	cpc	r19, r1
     b94:	50 f5       	brcc	.+84     	; 0xbea <eMBFuncReadHoldingRegister+0x80>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
     b96:	19 82       	std	Y+1, r1	; 0x01
     b98:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
     b9a:	23 e0       	ldi	r18, 0x03	; 3
     b9c:	20 83       	st	Z, r18
            *usLen += 1;
     b9e:	28 81       	ld	r18, Y
     ba0:	39 81       	ldd	r19, Y+1	; 0x01
     ba2:	2f 5f       	subi	r18, 0xFF	; 255
     ba4:	3f 4f       	sbci	r19, 0xFF	; 255
     ba6:	39 83       	std	Y+1, r19	; 0x01
     ba8:	28 83       	st	Y, r18

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
     baa:	44 0f       	add	r20, r20
     bac:	41 83       	std	Z+1, r20	; 0x01
            *usLen += 1;
     bae:	28 81       	ld	r18, Y
     bb0:	39 81       	ldd	r19, Y+1	; 0x01
     bb2:	2f 5f       	subi	r18, 0xFF	; 255
     bb4:	3f 4f       	sbci	r19, 0xFF	; 255
     bb6:	39 83       	std	Y+1, r19	; 0x01
     bb8:	28 83       	st	Y, r18
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     bba:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     bbc:	75 2b       	or	r23, r21
        usRegAddress++;
     bbe:	6f 5f       	subi	r22, 0xFF	; 255
     bc0:	7f 4f       	sbci	r23, 0xFF	; 255
            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
            *usLen += 1;

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
     bc2:	20 e0       	ldi	r18, 0x00	; 0
     bc4:	a8 01       	movw	r20, r16
     bc6:	02 96       	adiw	r24, 0x02	; 2
     bc8:	d0 da       	rcall	.-2656   	; 0x16a <eMBRegHoldingCB>
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     bca:	88 23       	and	r24, r24
     bcc:	11 f0       	breq	.+4      	; 0xbd2 <eMBFuncReadHoldingRegister+0x68>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     bce:	85 d2       	rcall	.+1290   	; 0x10da <prveMBError2Exception>
     bd0:	0d c0       	rjmp	.+26     	; 0xbec <eMBFuncReadHoldingRegister+0x82>
            }
            else
            {
                *usLen += usRegCount * 2;
     bd2:	00 0f       	add	r16, r16
     bd4:	11 1f       	adc	r17, r17
     bd6:	88 81       	ld	r24, Y
     bd8:	99 81       	ldd	r25, Y+1	; 0x01
     bda:	08 0f       	add	r16, r24
     bdc:	19 1f       	adc	r17, r25
     bde:	19 83       	std	Y+1, r17	; 0x01
     be0:	08 83       	st	Y, r16
{
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	03 c0       	rjmp	.+6      	; 0xbec <eMBFuncReadHoldingRegister+0x82>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     be6:	83 e0       	ldi	r24, 0x03	; 3
     be8:	01 c0       	rjmp	.+2      	; 0xbec <eMBFuncReadHoldingRegister+0x82>
                *usLen += usRegCount * 2;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     bea:	83 e0       	ldi	r24, 0x03	; 3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	1f 91       	pop	r17
     bf2:	0f 91       	pop	r16
     bf4:	08 95       	ret

00000bf6 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     bf6:	cf 92       	push	r12
     bf8:	df 92       	push	r13
     bfa:	ef 92       	push	r14
     bfc:	ff 92       	push	r15
     bfe:	0f 93       	push	r16
     c00:	1f 93       	push	r17
     c02:	cf 93       	push	r28
     c04:	df 93       	push	r29
     c06:	ec 01       	movw	r28, r24
     c08:	8b 01       	movw	r16, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
     c0a:	fb 01       	movw	r30, r22
     c0c:	80 81       	ld	r24, Z
     c0e:	91 81       	ldd	r25, Z+1	; 0x01
     c10:	0a 97       	sbiw	r24, 0x0a	; 10
     c12:	08 f4       	brcc	.+2      	; 0xc16 <eMBFuncReadWriteMultipleHoldingRegister+0x20>
     c14:	56 c0       	rjmp	.+172    	; 0xcc2 <eMBFuncReadWriteMultipleHoldingRegister+0xcc>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
     c16:	d9 80       	ldd	r13, Y+1	; 0x01
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
     c18:	ca 80       	ldd	r12, Y+2	; 0x02
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
     c1a:	eb 80       	ldd	r14, Y+3	; 0x03
     c1c:	f1 2c       	mov	r15, r1
     c1e:	fe 2c       	mov	r15, r14
     c20:	ee 24       	eor	r14, r14
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
     c22:	8c 81       	ldd	r24, Y+4	; 0x04
     c24:	e8 2a       	or	r14, r24

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
     c26:	ed 81       	ldd	r30, Y+5	; 0x05
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
     c28:	6e 81       	ldd	r22, Y+6	; 0x06
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
     c2a:	2f 81       	ldd	r18, Y+7	; 0x07
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
     c2c:	48 85       	ldd	r20, Y+8	; 0x08

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
     c2e:	39 85       	ldd	r19, Y+9	; 0x09

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
     c30:	c7 01       	movw	r24, r14
     c32:	01 97       	sbiw	r24, 0x01	; 1
     c34:	8d 37       	cpi	r24, 0x7D	; 125
     c36:	91 05       	cpc	r25, r1
     c38:	08 f0       	brcs	.+2      	; 0xc3c <eMBFuncReadWriteMultipleHoldingRegister+0x46>
     c3a:	45 c0       	rjmp	.+138    	; 0xcc6 <eMBFuncReadWriteMultipleHoldingRegister+0xd0>

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
     c3c:	50 e0       	ldi	r21, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
     c3e:	52 2b       	or	r21, r18

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
     c40:	ca 01       	movw	r24, r20
     c42:	01 97       	sbiw	r24, 0x01	; 1
     c44:	89 37       	cpi	r24, 0x79	; 121
     c46:	91 05       	cpc	r25, r1
     c48:	08 f0       	brcs	.+2      	; 0xc4c <eMBFuncReadWriteMultipleHoldingRegister+0x56>
     c4a:	3f c0       	rjmp	.+126    	; 0xcca <eMBFuncReadWriteMultipleHoldingRegister+0xd4>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
     c4c:	83 2f       	mov	r24, r19
     c4e:	90 e0       	ldi	r25, 0x00	; 0
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
     c50:	9a 01       	movw	r18, r20
     c52:	22 0f       	add	r18, r18
     c54:	33 1f       	adc	r19, r19
     c56:	28 17       	cp	r18, r24
     c58:	39 07       	cpc	r19, r25
     c5a:	c9 f5       	brne	.+114    	; 0xcce <eMBFuncReadWriteMultipleHoldingRegister+0xd8>
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
     c5c:	70 e0       	ldi	r23, 0x00	; 0
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
     c5e:	7e 2b       	or	r23, r30
        usRegWriteAddress++;
     c60:	6f 5f       	subi	r22, 0xFF	; 255
     c62:	7f 4f       	sbci	r23, 0xFF	; 255
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
     c64:	21 e0       	ldi	r18, 0x01	; 1
     c66:	ce 01       	movw	r24, r28
     c68:	0a 96       	adiw	r24, 0x0a	; 10
     c6a:	7f da       	rcall	.-2818   	; 0x16a <eMBRegHoldingCB>
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
     c6c:	81 11       	cpse	r24, r1
     c6e:	31 c0       	rjmp	.+98     	; 0xcd2 <eMBFuncReadWriteMultipleHoldingRegister+0xdc>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
                *usLen = MB_PDU_FUNC_OFF;
     c70:	f8 01       	movw	r30, r16
     c72:	11 82       	std	Z+1, r1	; 0x01
     c74:	10 82       	st	Z, r1

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
     c76:	87 e1       	ldi	r24, 0x17	; 23
     c78:	88 83       	st	Y, r24
                *usLen += 1;
     c7a:	80 81       	ld	r24, Z
     c7c:	91 81       	ldd	r25, Z+1	; 0x01
     c7e:	01 96       	adiw	r24, 0x01	; 1
     c80:	91 83       	std	Z+1, r25	; 0x01
     c82:	80 83       	st	Z, r24

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
     c84:	8e 2d       	mov	r24, r14
     c86:	88 0f       	add	r24, r24
     c88:	89 83       	std	Y+1, r24	; 0x01
                *usLen += 1;
     c8a:	80 81       	ld	r24, Z
     c8c:	91 81       	ldd	r25, Z+1	; 0x01
     c8e:	01 96       	adiw	r24, 0x01	; 1
     c90:	91 83       	std	Z+1, r25	; 0x01
     c92:	80 83       	st	Z, r24
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
     c94:	6c 2d       	mov	r22, r12
     c96:	70 e0       	ldi	r23, 0x00	; 0
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
     c98:	7d 29       	or	r23, r13
        usRegReadAddress++;
     c9a:	6f 5f       	subi	r22, 0xFF	; 255
     c9c:	7f 4f       	sbci	r23, 0xFF	; 255
                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
                *usLen += 1;

                /* Make the read callback. */
                eRegStatus =
     c9e:	20 e0       	ldi	r18, 0x00	; 0
     ca0:	a7 01       	movw	r20, r14
     ca2:	ce 01       	movw	r24, r28
     ca4:	02 96       	adiw	r24, 0x02	; 2
     ca6:	61 da       	rcall	.-2878   	; 0x16a <eMBRegHoldingCB>
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
     ca8:	81 11       	cpse	r24, r1
     caa:	13 c0       	rjmp	.+38     	; 0xcd2 <eMBFuncReadWriteMultipleHoldingRegister+0xdc>
                {
                    *usLen += 2 * usRegReadCount;
     cac:	ee 0c       	add	r14, r14
     cae:	ff 1c       	adc	r15, r15
     cb0:	f8 01       	movw	r30, r16
     cb2:	80 81       	ld	r24, Z
     cb4:	91 81       	ldd	r25, Z+1	; 0x01
     cb6:	8e 0d       	add	r24, r14
     cb8:	9f 1d       	adc	r25, r15
     cba:	91 83       	std	Z+1, r25	; 0x01
     cbc:	80 83       	st	Z, r24
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
     cbe:	80 e0       	ldi	r24, 0x00	; 0
     cc0:	09 c0       	rjmp	.+18     	; 0xcd4 <eMBFuncReadWriteMultipleHoldingRegister+0xde>
     cc2:	80 e0       	ldi	r24, 0x00	; 0
     cc4:	07 c0       	rjmp	.+14     	; 0xcd4 <eMBFuncReadWriteMultipleHoldingRegister+0xde>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     cc6:	83 e0       	ldi	r24, 0x03	; 3
     cc8:	05 c0       	rjmp	.+10     	; 0xcd4 <eMBFuncReadWriteMultipleHoldingRegister+0xde>
     cca:	83 e0       	ldi	r24, 0x03	; 3
     ccc:	03 c0       	rjmp	.+6      	; 0xcd4 <eMBFuncReadWriteMultipleHoldingRegister+0xde>
     cce:	83 e0       	ldi	r24, 0x03	; 3
     cd0:	01 c0       	rjmp	.+2      	; 0xcd4 <eMBFuncReadWriteMultipleHoldingRegister+0xde>
                    *usLen += 2 * usRegReadCount;
                }
            }
            if( eRegStatus != MB_ENOERR )
            {
                eStatus = prveMBError2Exception( eRegStatus );
     cd2:	03 d2       	rcall	.+1030   	; 0x10da <prveMBError2Exception>
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
        }
    }
    return eStatus;
}
     cd4:	df 91       	pop	r29
     cd6:	cf 91       	pop	r28
     cd8:	1f 91       	pop	r17
     cda:	0f 91       	pop	r16
     cdc:	ff 90       	pop	r15
     cde:	ef 90       	pop	r14
     ce0:	df 90       	pop	r13
     ce2:	cf 90       	pop	r12
     ce4:	08 95       	ret

00000ce6 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
     ce6:	0f 93       	push	r16
     ce8:	1f 93       	push	r17
     cea:	cf 93       	push	r28
     cec:	df 93       	push	r29
     cee:	eb 01       	movw	r28, r22
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     cf0:	28 81       	ld	r18, Y
     cf2:	39 81       	ldd	r19, Y+1	; 0x01
     cf4:	25 30       	cpi	r18, 0x05	; 5
     cf6:	31 05       	cpc	r19, r1
     cf8:	b9 f5       	brne	.+110    	; 0xd68 <eMBFuncReadInputRegister+0x82>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     cfa:	fc 01       	movw	r30, r24
     cfc:	41 81       	ldd	r20, Z+1	; 0x01
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     cfe:	62 81       	ldd	r22, Z+2	; 0x02
        usRegAddress++;

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
     d00:	03 81       	ldd	r16, Z+3	; 0x03
     d02:	10 e0       	ldi	r17, 0x00	; 0
     d04:	10 2f       	mov	r17, r16
     d06:	00 27       	eor	r16, r16
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
     d08:	24 81       	ldd	r18, Z+4	; 0x04
     d0a:	02 2b       	or	r16, r18

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
     d0c:	98 01       	movw	r18, r16
     d0e:	21 50       	subi	r18, 0x01	; 1
     d10:	31 09       	sbc	r19, r1
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
     d12:	2c 37       	cpi	r18, 0x7C	; 124
     d14:	31 05       	cpc	r19, r1
     d16:	50 f5       	brcc	.+84     	; 0xd6c <eMBFuncReadInputRegister+0x86>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
            *usLen = MB_PDU_FUNC_OFF;
     d18:	19 82       	std	Y+1, r1	; 0x01
     d1a:	18 82       	st	Y, r1

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
     d1c:	24 e0       	ldi	r18, 0x04	; 4
     d1e:	20 83       	st	Z, r18
            *usLen += 1;
     d20:	28 81       	ld	r18, Y
     d22:	39 81       	ldd	r19, Y+1	; 0x01
     d24:	2f 5f       	subi	r18, 0xFF	; 255
     d26:	3f 4f       	sbci	r19, 0xFF	; 255
     d28:	39 83       	std	Y+1, r19	; 0x01
     d2a:	28 83       	st	Y, r18

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
     d2c:	20 2f       	mov	r18, r16
     d2e:	22 0f       	add	r18, r18
     d30:	21 83       	std	Z+1, r18	; 0x01
            *usLen += 1;
     d32:	28 81       	ld	r18, Y
     d34:	39 81       	ldd	r19, Y+1	; 0x01
     d36:	2f 5f       	subi	r18, 0xFF	; 255
     d38:	3f 4f       	sbci	r19, 0xFF	; 255
     d3a:	39 83       	std	Y+1, r19	; 0x01
     d3c:	28 83       	st	Y, r18
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     d3e:	70 e0       	ldi	r23, 0x00	; 0
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     d40:	74 2b       	or	r23, r20
        usRegAddress++;
     d42:	6f 5f       	subi	r22, 0xFF	; 255
     d44:	7f 4f       	sbci	r23, 0xFF	; 255

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
            *usLen += 1;

            eRegStatus =
     d46:	a8 01       	movw	r20, r16
     d48:	02 96       	adiw	r24, 0x02	; 2
     d4a:	e5 d9       	rcall	.-3126   	; 0x116 <eMBRegInputCB>
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
     d4c:	88 23       	and	r24, r24
     d4e:	11 f0       	breq	.+4      	; 0xd54 <eMBFuncReadInputRegister+0x6e>
            {
                eStatus = prveMBError2Exception( eRegStatus );
     d50:	c4 d1       	rcall	.+904    	; 0x10da <prveMBError2Exception>
     d52:	0d c0       	rjmp	.+26     	; 0xd6e <eMBFuncReadInputRegister+0x88>
            }
            else
            {
                *usLen += usRegCount * 2;
     d54:	00 0f       	add	r16, r16
     d56:	11 1f       	adc	r17, r17
     d58:	88 81       	ld	r24, Y
     d5a:	99 81       	ldd	r25, Y+1	; 0x01
     d5c:	08 0f       	add	r16, r24
     d5e:	19 1f       	adc	r17, r25
     d60:	19 83       	std	Y+1, r17	; 0x01
     d62:	08 83       	st	Y, r16
{
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
     d64:	80 e0       	ldi	r24, 0x00	; 0
     d66:	03 c0       	rjmp	.+6      	; 0xd6e <eMBFuncReadInputRegister+0x88>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     d68:	83 e0       	ldi	r24, 0x03	; 3
     d6a:	01 c0       	rjmp	.+2      	; 0xd6e <eMBFuncReadInputRegister+0x88>
                *usLen += usRegCount * 2;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     d6c:	83 e0       	ldi	r24, 0x03	; 3
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	08 95       	ret

00000d78 <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
     d78:	cf 93       	push	r28
     d7a:	df 93       	push	r29
     d7c:	fa 01       	movw	r30, r20
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
     d7e:	e9 01       	movw	r28, r18
     d80:	22 96       	adiw	r28, 0x02	; 2
     d82:	c0 32       	cpi	r28, 0x20	; 32
     d84:	d1 05       	cpc	r29, r1
     d86:	e8 f4       	brcc	.+58     	; 0xdc2 <eMBSetSlaveID+0x4a>
    {
        usMBSlaveIDLen = 0;
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
     d88:	80 93 59 03 	sts	0x0359, r24
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
     d8c:	82 e0       	ldi	r24, 0x02	; 2
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	90 93 58 03 	sts	0x0358, r25
     d94:	80 93 57 03 	sts	0x0357, r24
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	61 11       	cpse	r22, r1
     d9c:	01 c0       	rjmp	.+2      	; 0xda0 <eMBSetSlaveID+0x28>
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	81 95       	neg	r24
     da2:	80 93 5a 03 	sts	0x035A, r24
        if( usAdditionalLen > 0 )
     da6:	21 15       	cp	r18, r1
     da8:	31 05       	cpc	r19, r1
     daa:	69 f0       	breq	.+26     	; 0xdc6 <eMBSetSlaveID+0x4e>
        {
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
     dac:	a9 01       	movw	r20, r18
     dae:	bf 01       	movw	r22, r30
     db0:	8b e5       	ldi	r24, 0x5B	; 91
     db2:	93 e0       	ldi	r25, 0x03	; 3
     db4:	fa d2       	rcall	.+1524   	; 0x13aa <memcpy>
                    ( size_t )usAdditionalLen );
            usMBSlaveIDLen += usAdditionalLen;
     db6:	d0 93 58 03 	sts	0x0358, r29
     dba:	c0 93 57 03 	sts	0x0357, r28

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     dbe:	80 e0       	ldi	r24, 0x00	; 0
     dc0:	03 c0       	rjmp	.+6      	; 0xdc8 <eMBSetSlaveID+0x50>
            usMBSlaveIDLen += usAdditionalLen;
        }
    }
    else
    {
        eStatus = MB_ENORES;
     dc2:	84 e0       	ldi	r24, 0x04	; 4
     dc4:	01 c0       	rjmp	.+2      	; 0xdc8 <eMBSetSlaveID+0x50>

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     dc6:	80 e0       	ldi	r24, 0x00	; 0
    else
    {
        eStatus = MB_ENORES;
    }
    return eStatus;
}
     dc8:	df 91       	pop	r29
     dca:	cf 91       	pop	r28
     dcc:	08 95       	ret

00000dce <eMBFuncReportSlaveID>:

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
     dce:	0f 93       	push	r16
     dd0:	1f 93       	push	r17
     dd2:	cf 93       	push	r28
     dd4:	df 93       	push	r29
     dd6:	8b 01       	movw	r16, r22
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
     dd8:	c0 91 57 03 	lds	r28, 0x0357
     ddc:	d0 91 58 03 	lds	r29, 0x0358
     de0:	ae 01       	movw	r20, r28
     de2:	69 e5       	ldi	r22, 0x59	; 89
     de4:	73 e0       	ldi	r23, 0x03	; 3
     de6:	01 96       	adiw	r24, 0x01	; 1
     de8:	e0 d2       	rcall	.+1472   	; 0x13aa <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
     dea:	21 96       	adiw	r28, 0x01	; 1
     dec:	f8 01       	movw	r30, r16
     dee:	d1 83       	std	Z+1, r29	; 0x01
     df0:	c0 83       	st	Z, r28
    return MB_EX_NONE;
}
     df2:	80 e0       	ldi	r24, 0x00	; 0
     df4:	df 91       	pop	r29
     df6:	cf 91       	pop	r28
     df8:	1f 91       	pop	r17
     dfa:	0f 91       	pop	r16
     dfc:	08 95       	ret

00000dfe <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
     dfe:	cf 92       	push	r12
     e00:	df 92       	push	r13
     e02:	ef 92       	push	r14
     e04:	ff 92       	push	r15
     e06:	0f 93       	push	r16
     e08:	86 2f       	mov	r24, r22
     e0a:	69 01       	movw	r12, r18
     e0c:	7a 01       	movw	r14, r20
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
     e0e:	f8 94       	cli

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
     e10:	28 e0       	ldi	r18, 0x08	; 8
     e12:	b7 01       	movw	r22, r14
     e14:	a6 01       	movw	r20, r12
     e16:	9a d1       	rcall	.+820    	; 0x114c <xMBPortSerialInit>
     e18:	81 30       	cpi	r24, 0x01	; 1
     e1a:	f1 f4       	brne	.+60     	; 0xe58 <eMBRTUInit+0x5a>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	c8 16       	cp	r12, r24
     e20:	8b e4       	ldi	r24, 0x4B	; 75
     e22:	d8 06       	cpc	r13, r24
     e24:	e1 04       	cpc	r14, r1
     e26:	f1 04       	cpc	r15, r1
     e28:	70 f4       	brcc	.+28     	; 0xe46 <eMBRTUInit+0x48>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
     e2a:	a7 01       	movw	r20, r14
     e2c:	96 01       	movw	r18, r12
     e2e:	22 0f       	add	r18, r18
     e30:	33 1f       	adc	r19, r19
     e32:	44 1f       	adc	r20, r20
     e34:	55 1f       	adc	r21, r21
     e36:	60 ea       	ldi	r22, 0xA0	; 160
     e38:	7f e7       	ldi	r23, 0x7F	; 127
     e3a:	87 e1       	ldi	r24, 0x17	; 23
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	84 d2       	rcall	.+1288   	; 0x1348 <__udivmodsi4>
     e40:	da 01       	movw	r26, r20
     e42:	c9 01       	movw	r24, r18
     e44:	04 c0       	rjmp	.+8      	; 0xe4e <eMBRTUInit+0x50>
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
        {
            usTimerT35_50us = 35;       /* 1800us. */
     e46:	83 e2       	ldi	r24, 0x23	; 35
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	a0 e0       	ldi	r26, 0x00	; 0
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
     e4e:	16 d2       	rcall	.+1068   	; 0x127c <xMBPortTimersInit>
     e50:	81 30       	cpi	r24, 0x01	; 1
     e52:	21 f4       	brne	.+8      	; 0xe5c <eMBRTUInit+0x5e>

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	03 c0       	rjmp	.+6      	; 0xe5e <eMBRTUInit+0x60>
    ENTER_CRITICAL_SECTION(  );

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
    {
        eStatus = MB_EPORTERR;
     e58:	83 e0       	ldi	r24, 0x03	; 3
     e5a:	01 c0       	rjmp	.+2      	; 0xe5e <eMBRTUInit+0x60>
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
     e5c:	83 e0       	ldi	r24, 0x03	; 3
        }
    }
    EXIT_CRITICAL_SECTION(  );
     e5e:	78 94       	sei

    return eStatus;
}
     e60:	0f 91       	pop	r16
     e62:	ff 90       	pop	r15
     e64:	ef 90       	pop	r14
     e66:	df 90       	pop	r13
     e68:	cf 90       	pop	r12
     e6a:	08 95       	ret

00000e6c <eMBRTUStart>:

void
eMBRTUStart( void )
{
    ENTER_CRITICAL_SECTION(  );
     e6c:	f8 94       	cli
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
     e6e:	10 92 7f 03 	sts	0x037F, r1
    vMBPortSerialEnable( TRUE, FALSE );
     e72:	60 e0       	ldi	r22, 0x00	; 0
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	58 d1       	rcall	.+688    	; 0x1128 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
     e78:	1d d2       	rcall	.+1082   	; 0x12b4 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
     e7a:	78 94       	sei
     e7c:	08 95       	ret

00000e7e <eMBRTUStop>:
}

void
eMBRTUStop( void )
{
    ENTER_CRITICAL_SECTION(  );
     e7e:	f8 94       	cli
    vMBPortSerialEnable( FALSE, FALSE );
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	80 e0       	ldi	r24, 0x00	; 0
     e84:	51 d1       	rcall	.+674    	; 0x1128 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
     e86:	2b d2       	rcall	.+1110   	; 0x12de <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
     e88:	78 94       	sei
     e8a:	08 95       	ret

00000e8c <eMBRTUReceive>:
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
     e8c:	ef 92       	push	r14
     e8e:	ff 92       	push	r15
     e90:	0f 93       	push	r16
     e92:	1f 93       	push	r17
     e94:	cf 93       	push	r28
     e96:	df 93       	push	r29
     e98:	7c 01       	movw	r14, r24
     e9a:	eb 01       	movw	r28, r22
     e9c:	8a 01       	movw	r16, r20
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
     e9e:	f8 94       	cli
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     ea0:	20 91 79 03 	lds	r18, 0x0379
     ea4:	30 91 7a 03 	lds	r19, 0x037A
     ea8:	24 30       	cpi	r18, 0x04	; 4
     eaa:	31 05       	cpc	r19, r1
     eac:	d8 f0       	brcs	.+54     	; 0xee4 <eMBRTUReceive+0x58>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
     eae:	60 91 79 03 	lds	r22, 0x0379
     eb2:	70 91 7a 03 	lds	r23, 0x037A
     eb6:	8f e8       	ldi	r24, 0x8F	; 143
     eb8:	93 e0       	ldi	r25, 0x03	; 3
     eba:	89 dc       	rcall	.-1774   	; 0x7ce <usMBCRC16>
     ebc:	89 2b       	or	r24, r25
     ebe:	a1 f4       	brne	.+40     	; 0xee8 <eMBRTUReceive+0x5c>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
     ec0:	80 91 8f 03 	lds	r24, 0x038F
     ec4:	f7 01       	movw	r30, r14
     ec6:	80 83       	st	Z, r24

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
     ec8:	80 91 79 03 	lds	r24, 0x0379
     ecc:	90 91 7a 03 	lds	r25, 0x037A
     ed0:	03 97       	sbiw	r24, 0x03	; 3
     ed2:	f8 01       	movw	r30, r16
     ed4:	91 83       	std	Z+1, r25	; 0x01
     ed6:	80 83       	st	Z, r24

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
     ed8:	80 e9       	ldi	r24, 0x90	; 144
     eda:	93 e0       	ldi	r25, 0x03	; 3
     edc:	99 83       	std	Y+1, r25	; 0x01
     ede:	88 83       	st	Y, r24

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;
     ee0:	80 e0       	ldi	r24, 0x00	; 0
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
        xFrameReceived = TRUE;
     ee2:	03 c0       	rjmp	.+6      	; 0xeea <eMBRTUReceive+0x5e>
    }
    else
    {
        eStatus = MB_EIO;
     ee4:	85 e0       	ldi	r24, 0x05	; 5
     ee6:	01 c0       	rjmp	.+2      	; 0xeea <eMBRTUReceive+0x5e>
     ee8:	85 e0       	ldi	r24, 0x05	; 5
    }

    EXIT_CRITICAL_SECTION(  );
     eea:	78 94       	sei
    return eStatus;
}
     eec:	df 91       	pop	r29
     eee:	cf 91       	pop	r28
     ef0:	1f 91       	pop	r17
     ef2:	0f 91       	pop	r16
     ef4:	ff 90       	pop	r15
     ef6:	ef 90       	pop	r14
     ef8:	08 95       	ret

00000efa <eMBRTUSend>:
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
     efa:	f8 94       	cli

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
     efc:	90 91 7f 03 	lds	r25, 0x037F
     f00:	91 30       	cpi	r25, 0x01	; 1
     f02:	09 f0       	breq	.+2      	; 0xf06 <eMBRTUSend+0xc>
     f04:	44 c0       	rjmp	.+136    	; 0xf8e <eMBRTUSend+0x94>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     f06:	fb 01       	movw	r30, r22
     f08:	31 97       	sbiw	r30, 0x01	; 1
     f0a:	f0 93 7e 03 	sts	0x037E, r31
     f0e:	e0 93 7d 03 	sts	0x037D, r30
        usSndBufferCount = 1;
     f12:	21 e0       	ldi	r18, 0x01	; 1
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	30 93 7c 03 	sts	0x037C, r19
     f1a:	20 93 7b 03 	sts	0x037B, r18

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     f1e:	80 83       	st	Z, r24
        usSndBufferCount += usLength;
     f20:	80 91 7b 03 	lds	r24, 0x037B
     f24:	90 91 7c 03 	lds	r25, 0x037C
     f28:	48 0f       	add	r20, r24
     f2a:	59 1f       	adc	r21, r25
     f2c:	50 93 7c 03 	sts	0x037C, r21
     f30:	40 93 7b 03 	sts	0x037B, r20

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     f34:	60 91 7b 03 	lds	r22, 0x037B
     f38:	70 91 7c 03 	lds	r23, 0x037C
     f3c:	cf 01       	movw	r24, r30
     f3e:	47 dc       	rcall	.-1906   	; 0x7ce <usMBCRC16>
     f40:	69 2f       	mov	r22, r25
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
     f42:	20 91 7b 03 	lds	r18, 0x037B
     f46:	30 91 7c 03 	lds	r19, 0x037C
     f4a:	a9 01       	movw	r20, r18
     f4c:	4f 5f       	subi	r20, 0xFF	; 255
     f4e:	5f 4f       	sbci	r21, 0xFF	; 255
     f50:	50 93 7c 03 	sts	0x037C, r21
     f54:	40 93 7b 03 	sts	0x037B, r20
     f58:	f9 01       	movw	r30, r18
     f5a:	e1 57       	subi	r30, 0x71	; 113
     f5c:	fc 4f       	sbci	r31, 0xFC	; 252
     f5e:	80 83       	st	Z, r24
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
     f60:	80 91 7b 03 	lds	r24, 0x037B
     f64:	90 91 7c 03 	lds	r25, 0x037C
     f68:	9c 01       	movw	r18, r24
     f6a:	2f 5f       	subi	r18, 0xFF	; 255
     f6c:	3f 4f       	sbci	r19, 0xFF	; 255
     f6e:	30 93 7c 03 	sts	0x037C, r19
     f72:	20 93 7b 03 	sts	0x037B, r18
     f76:	fc 01       	movw	r30, r24
     f78:	e1 57       	subi	r30, 0x71	; 113
     f7a:	fc 4f       	sbci	r31, 0xFC	; 252
     f7c:	60 83       	st	Z, r22

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	80 93 80 03 	sts	0x0380, r24
        vMBPortSerialEnable( FALSE, TRUE );
     f84:	61 e0       	ldi	r22, 0x01	; 1
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	cf d0       	rcall	.+414    	; 0x1128 <vMBPortSerialEnable>
}

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    eMBErrorCode    eStatus = MB_ENOERR;
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	01 c0       	rjmp	.+2      	; 0xf90 <eMBRTUSend+0x96>
        eSndState = STATE_TX_XMIT;
        vMBPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
     f8e:	85 e0       	ldi	r24, 0x05	; 5
    }
    EXIT_CRITICAL_SECTION(  );
     f90:	78 94       	sei
    return eStatus;
}
     f92:	08 95       	ret

00000f94 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
     f94:	cf 93       	push	r28
     f96:	df 93       	push	r29
     f98:	1f 92       	push	r1
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     f9e:	ce 01       	movw	r24, r28
     fa0:	01 96       	adiw	r24, 0x01	; 1
     fa2:	11 d1       	rcall	.+546    	; 0x11c6 <xMBPortSerialGetByte>

    switch ( eRcvState )
     fa4:	80 91 7f 03 	lds	r24, 0x037F
     fa8:	81 30       	cpi	r24, 0x01	; 1
     faa:	51 f0       	breq	.+20     	; 0xfc0 <xMBRTUReceiveFSM+0x2c>
     fac:	28 f0       	brcs	.+10     	; 0xfb8 <xMBRTUReceiveFSM+0x24>
     fae:	82 30       	cpi	r24, 0x02	; 2
     fb0:	01 f1       	breq	.+64     	; 0xff2 <xMBRTUReceiveFSM+0x5e>
     fb2:	83 30       	cpi	r24, 0x03	; 3
     fb4:	19 f0       	breq	.+6      	; 0xfbc <xMBRTUReceiveFSM+0x28>
     fb6:	3a c0       	rjmp	.+116    	; 0x102c <xMBRTUReceiveFSM+0x98>
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
     fb8:	7d d1       	rcall	.+762    	; 0x12b4 <vMBPortTimersEnable>
        break;
     fba:	38 c0       	rjmp	.+112    	; 0x102c <xMBRTUReceiveFSM+0x98>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
     fbc:	7b d1       	rcall	.+758    	; 0x12b4 <vMBPortTimersEnable>
        break;
     fbe:	36 c0       	rjmp	.+108    	; 0x102c <xMBRTUReceiveFSM+0x98>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
     fc0:	10 92 7a 03 	sts	0x037A, r1
     fc4:	10 92 79 03 	sts	0x0379, r1
        ucRTUBuf[usRcvBufferPos++] = ucByte;
     fc8:	80 91 79 03 	lds	r24, 0x0379
     fcc:	90 91 7a 03 	lds	r25, 0x037A
     fd0:	9c 01       	movw	r18, r24
     fd2:	2f 5f       	subi	r18, 0xFF	; 255
     fd4:	3f 4f       	sbci	r19, 0xFF	; 255
     fd6:	30 93 7a 03 	sts	0x037A, r19
     fda:	20 93 79 03 	sts	0x0379, r18
     fde:	29 81       	ldd	r18, Y+1	; 0x01
     fe0:	fc 01       	movw	r30, r24
     fe2:	e1 57       	subi	r30, 0x71	; 113
     fe4:	fc 4f       	sbci	r31, 0xFC	; 252
     fe6:	20 83       	st	Z, r18
        eRcvState = STATE_RX_RCV;
     fe8:	82 e0       	ldi	r24, 0x02	; 2
     fea:	80 93 7f 03 	sts	0x037F, r24

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
     fee:	62 d1       	rcall	.+708    	; 0x12b4 <vMBPortTimersEnable>
        break;
     ff0:	1d c0       	rjmp	.+58     	; 0x102c <xMBRTUReceiveFSM+0x98>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     ff2:	80 91 79 03 	lds	r24, 0x0379
     ff6:	90 91 7a 03 	lds	r25, 0x037A
     ffa:	8f 3f       	cpi	r24, 0xFF	; 255
     ffc:	91 05       	cpc	r25, r1
     ffe:	09 f0       	breq	.+2      	; 0x1002 <xMBRTUReceiveFSM+0x6e>
    1000:	88 f4       	brcc	.+34     	; 0x1024 <xMBRTUReceiveFSM+0x90>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
    1002:	80 91 79 03 	lds	r24, 0x0379
    1006:	90 91 7a 03 	lds	r25, 0x037A
    100a:	9c 01       	movw	r18, r24
    100c:	2f 5f       	subi	r18, 0xFF	; 255
    100e:	3f 4f       	sbci	r19, 0xFF	; 255
    1010:	30 93 7a 03 	sts	0x037A, r19
    1014:	20 93 79 03 	sts	0x0379, r18
    1018:	29 81       	ldd	r18, Y+1	; 0x01
    101a:	fc 01       	movw	r30, r24
    101c:	e1 57       	subi	r30, 0x71	; 113
    101e:	fc 4f       	sbci	r31, 0xFC	; 252
    1020:	20 83       	st	Z, r18
    1022:	03 c0       	rjmp	.+6      	; 0x102a <xMBRTUReceiveFSM+0x96>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
    1024:	83 e0       	ldi	r24, 0x03	; 3
    1026:	80 93 7f 03 	sts	0x037F, r24
        }
        vMBPortTimersEnable(  );
    102a:	44 d1       	rcall	.+648    	; 0x12b4 <vMBPortTimersEnable>
        break;
    }
    return xTaskNeedSwitch;
}
    102c:	80 e0       	ldi	r24, 0x00	; 0
    102e:	0f 90       	pop	r0
    1030:	df 91       	pop	r29
    1032:	cf 91       	pop	r28
    1034:	08 95       	ret

00001036 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
    1036:	cf 93       	push	r28
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
    1038:	80 91 80 03 	lds	r24, 0x0380
    103c:	88 23       	and	r24, r24
    103e:	19 f0       	breq	.+6      	; 0x1046 <xMBRTUTransmitFSM+0x10>
    1040:	81 30       	cpi	r24, 0x01	; 1
    1042:	31 f0       	breq	.+12     	; 0x1050 <xMBRTUTransmitFSM+0x1a>
    1044:	2e c0       	rjmp	.+92     	; 0x10a2 <xMBRTUTransmitFSM+0x6c>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    1046:	60 e0       	ldi	r22, 0x00	; 0
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	6e d0       	rcall	.+220    	; 0x1128 <vMBPortSerialEnable>
}

BOOL
xMBRTUTransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
    104c:	c0 e0       	ldi	r28, 0x00	; 0
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
        break;
    104e:	2a c0       	rjmp	.+84     	; 0x10a4 <xMBRTUTransmitFSM+0x6e>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
    1050:	80 91 7b 03 	lds	r24, 0x037B
    1054:	90 91 7c 03 	lds	r25, 0x037C
    1058:	89 2b       	or	r24, r25
    105a:	d1 f0       	breq	.+52     	; 0x1090 <xMBRTUTransmitFSM+0x5a>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
    105c:	e0 91 7d 03 	lds	r30, 0x037D
    1060:	f0 91 7e 03 	lds	r31, 0x037E
    1064:	80 81       	ld	r24, Z
    1066:	ac d0       	rcall	.+344    	; 0x11c0 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
    1068:	80 91 7d 03 	lds	r24, 0x037D
    106c:	90 91 7e 03 	lds	r25, 0x037E
    1070:	01 96       	adiw	r24, 0x01	; 1
    1072:	90 93 7e 03 	sts	0x037E, r25
    1076:	80 93 7d 03 	sts	0x037D, r24
            usSndBufferCount--;
    107a:	80 91 7b 03 	lds	r24, 0x037B
    107e:	90 91 7c 03 	lds	r25, 0x037C
    1082:	01 97       	sbiw	r24, 0x01	; 1
    1084:	90 93 7c 03 	sts	0x037C, r25
    1088:	80 93 7b 03 	sts	0x037B, r24
}

BOOL
xMBRTUTransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
    108c:	c0 e0       	ldi	r28, 0x00	; 0
    108e:	0a c0       	rjmp	.+20     	; 0x10a4 <xMBRTUTransmitFSM+0x6e>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
            usSndBufferCount--;
        }
        else
        {
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    1090:	83 e0       	ldi	r24, 0x03	; 3
    1092:	35 d0       	rcall	.+106    	; 0x10fe <xMBPortEventPost>
    1094:	c8 2f       	mov	r28, r24
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
    1096:	60 e0       	ldi	r22, 0x00	; 0
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	46 d0       	rcall	.+140    	; 0x1128 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
    109c:	10 92 80 03 	sts	0x0380, r1
    10a0:	01 c0       	rjmp	.+2      	; 0x10a4 <xMBRTUTransmitFSM+0x6e>
}

BOOL
xMBRTUTransmitFSM( void )
{
    BOOL            xNeedPoll = FALSE;
    10a2:	c0 e0       	ldi	r28, 0x00	; 0
        }
        break;
    }

    return xNeedPoll;
}
    10a4:	8c 2f       	mov	r24, r28
    10a6:	cf 91       	pop	r28
    10a8:	08 95       	ret

000010aa <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
    10aa:	cf 93       	push	r28
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
    10ac:	80 91 7f 03 	lds	r24, 0x037F
    10b0:	88 23       	and	r24, r24
    10b2:	19 f0       	breq	.+6      	; 0x10ba <xMBRTUTimerT35Expired+0x10>
    10b4:	82 30       	cpi	r24, 0x02	; 2
    10b6:	29 f0       	breq	.+10     	; 0x10c2 <xMBRTUTimerT35Expired+0x18>
    10b8:	08 c0       	rjmp	.+16     	; 0x10ca <xMBRTUTimerT35Expired+0x20>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
    10ba:	80 e0       	ldi	r24, 0x00	; 0
    10bc:	20 d0       	rcall	.+64     	; 0x10fe <xMBPortEventPost>
    10be:	c8 2f       	mov	r28, r24
        break;
    10c0:	05 c0       	rjmp	.+10     	; 0x10cc <xMBRTUTimerT35Expired+0x22>

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	1c d0       	rcall	.+56     	; 0x10fe <xMBPortEventPost>
    10c6:	c8 2f       	mov	r28, r24
        break;
    10c8:	01 c0       	rjmp	.+2      	; 0x10cc <xMBRTUTimerT35Expired+0x22>
}

BOOL
xMBRTUTimerT35Expired( void )
{
    BOOL            xNeedPoll = FALSE;
    10ca:	c0 e0       	ldi	r28, 0x00	; 0
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
    10cc:	08 d1       	rcall	.+528    	; 0x12de <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	80 93 7f 03 	sts	0x037F, r24

    return xNeedPoll;
}
    10d4:	8c 2f       	mov	r24, r28
    10d6:	cf 91       	pop	r28
    10d8:	08 95       	ret

000010da <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    10da:	81 30       	cpi	r24, 0x01	; 1
    10dc:	51 f0       	breq	.+20     	; 0x10f2 <prveMBError2Exception+0x18>
    10de:	18 f0       	brcs	.+6      	; 0x10e6 <prveMBError2Exception+0xc>
    10e0:	87 30       	cpi	r24, 0x07	; 7
    10e2:	19 f0       	breq	.+6      	; 0x10ea <prveMBError2Exception+0x10>
    10e4:	04 c0       	rjmp	.+8      	; 0x10ee <prveMBError2Exception+0x14>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
    10e6:	80 e0       	ldi	r24, 0x00	; 0
    10e8:	08 95       	ret
        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
    10ea:	86 e0       	ldi	r24, 0x06	; 6
            break;
    10ec:	08 95       	ret

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
    10ee:	84 e0       	ldi	r24, 0x04	; 4
            break;
    10f0:	08 95       	ret
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
            break;

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
    10f2:	82 e0       	ldi	r24, 0x02	; 2
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
    10f4:	08 95       	ret

000010f6 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    10f6:	10 92 81 03 	sts	0x0381, r1
    return TRUE;
}
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	08 95       	ret

000010fe <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    10fe:	91 e0       	ldi	r25, 0x01	; 1
    1100:	90 93 81 03 	sts	0x0381, r25
    eQueuedEvent = eEvent;
    1104:	80 93 82 03 	sts	0x0382, r24
    return TRUE;
}
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	08 95       	ret

0000110c <xMBPortEventGet>:
BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    110c:	20 91 81 03 	lds	r18, 0x0381
    1110:	22 23       	and	r18, r18
    1112:	41 f0       	breq	.+16     	; 0x1124 <xMBPortEventGet+0x18>
    {
        *eEvent = eQueuedEvent;
    1114:	20 91 82 03 	lds	r18, 0x0382
    1118:	fc 01       	movw	r30, r24
    111a:	20 83       	st	Z, r18
        xEventInQueue = FALSE;
    111c:	10 92 81 03 	sts	0x0381, r1
        xEventHappened = TRUE;
    1120:	81 e0       	ldi	r24, 0x01	; 1
    1122:	08 95       	ret
}

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    BOOL            xEventHappened = FALSE;
    1124:	80 e0       	ldi	r24, 0x00	; 0
        *eEvent = eQueuedEvent;
        xEventInQueue = FALSE;
        xEventHappened = TRUE;
    }
    return xEventHappened;
}
    1126:	08 95       	ret

00001128 <vMBPortSerialEnable>:
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
#ifdef RTS_ENABLE
    UCSRB |= _BV( TXEN ) | _BV(TXCIE);
#else
    UCSRB |= _BV( TXEN );
    1128:	53 9a       	sbi	0x0a, 3	; 10
#endif

    if( xRxEnable )
    112a:	88 23       	and	r24, r24
    112c:	21 f0       	breq	.+8      	; 0x1136 <vMBPortSerialEnable+0xe>
    {
        UCSRB |= _BV( RXEN ) | _BV( RXCIE );
    112e:	8a b1       	in	r24, 0x0a	; 10
    1130:	80 69       	ori	r24, 0x90	; 144
    1132:	8a b9       	out	0x0a, r24	; 10
    1134:	03 c0       	rjmp	.+6      	; 0x113c <vMBPortSerialEnable+0x14>
    }
    else
    {
        UCSRB &= ~( _BV( RXEN ) | _BV( RXCIE ) );
    1136:	8a b1       	in	r24, 0x0a	; 10
    1138:	8f 76       	andi	r24, 0x6F	; 111
    113a:	8a b9       	out	0x0a, r24	; 10
    }

    if( xTxEnable )
    113c:	66 23       	and	r22, r22
    113e:	21 f0       	breq	.+8      	; 0x1148 <vMBPortSerialEnable+0x20>
    {
        UCSRB |= _BV( TXEN ) | _BV( UDRE );
    1140:	8a b1       	in	r24, 0x0a	; 10
    1142:	88 62       	ori	r24, 0x28	; 40
    1144:	8a b9       	out	0x0a, r24	; 10
    1146:	08 95       	ret
        RTS_HIGH;
#endif
    }
    else
    {
        UCSRB &= ~( _BV( UDRE ) );
    1148:	55 98       	cbi	0x0a, 5	; 10
    114a:	08 95       	ret

0000114c <xMBPortSerialInit>:
    }
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    114c:	0f 93       	push	r16
    114e:	cf 93       	push	r28
    1150:	c2 2f       	mov	r28, r18
    UCHAR ucUCSRC = 0;

    /* prevent compiler warning. */
    (void)ucPORT;
	
    UBRR = UART_BAUD_CALC( ulBaudRate, F_CPU );
    1152:	db 01       	movw	r26, r22
    1154:	ca 01       	movw	r24, r20
    1156:	88 0f       	add	r24, r24
    1158:	99 1f       	adc	r25, r25
    115a:	aa 1f       	adc	r26, r26
    115c:	bb 1f       	adc	r27, r27
    115e:	88 0f       	add	r24, r24
    1160:	99 1f       	adc	r25, r25
    1162:	aa 1f       	adc	r26, r26
    1164:	bb 1f       	adc	r27, r27
    1166:	9c 01       	movw	r18, r24
    1168:	ad 01       	movw	r20, r26
    116a:	22 0f       	add	r18, r18
    116c:	33 1f       	adc	r19, r19
    116e:	44 1f       	adc	r20, r20
    1170:	55 1f       	adc	r21, r21
    1172:	22 0f       	add	r18, r18
    1174:	33 1f       	adc	r19, r19
    1176:	44 1f       	adc	r20, r20
    1178:	55 1f       	adc	r21, r21
    117a:	60 e0       	ldi	r22, 0x00	; 0
    117c:	72 e1       	ldi	r23, 0x12	; 18
    117e:	8a e7       	ldi	r24, 0x7A	; 122
    1180:	90 e0       	ldi	r25, 0x00	; 0
    1182:	e2 d0       	rcall	.+452    	; 0x1348 <__udivmodsi4>
    1184:	21 50       	subi	r18, 0x01	; 1
    1186:	29 b9       	out	0x09, r18	; 9

    switch ( eParity )
    1188:	01 30       	cpi	r16, 0x01	; 1
    118a:	21 f0       	breq	.+8      	; 0x1194 <xMBPortSerialInit+0x48>
    118c:	02 30       	cpi	r16, 0x02	; 2
    118e:	21 f0       	breq	.+8      	; 0x1198 <xMBPortSerialInit+0x4c>
}

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
    UCHAR ucUCSRC = 0;
    1190:	80 e0       	ldi	r24, 0x00	; 0
    1192:	03 c0       	rjmp	.+6      	; 0x119a <xMBPortSerialInit+0x4e>
    {
        case MB_PAR_EVEN:
            ucUCSRC |= _BV( UPM1 );
            break;
        case MB_PAR_ODD:
            ucUCSRC |= _BV( UPM1 ) | _BV( UPM0 );
    1194:	80 e3       	ldi	r24, 0x30	; 48
            break;
    1196:	01 c0       	rjmp	.+2      	; 0x119a <xMBPortSerialInit+0x4e>
    UBRR = UART_BAUD_CALC( ulBaudRate, F_CPU );

    switch ( eParity )
    {
        case MB_PAR_EVEN:
            ucUCSRC |= _BV( UPM1 );
    1198:	80 e2       	ldi	r24, 0x20	; 32
            break;
        case MB_PAR_NONE:
            break;
    }

    switch ( ucDataBits )
    119a:	c7 30       	cpi	r28, 0x07	; 7
    119c:	21 f0       	breq	.+8      	; 0x11a6 <xMBPortSerialInit+0x5a>
    119e:	c8 30       	cpi	r28, 0x08	; 8
    11a0:	19 f4       	brne	.+6      	; 0x11a8 <xMBPortSerialInit+0x5c>
    {
        case 8:
            ucUCSRC |= _BV( UCSZ0 ) | _BV( UCSZ1 );
    11a2:	86 60       	ori	r24, 0x06	; 6
            break;
    11a4:	01 c0       	rjmp	.+2      	; 0x11a8 <xMBPortSerialInit+0x5c>
        case 7:
            ucUCSRC |= _BV( UCSZ1 );
    11a6:	84 60       	ori	r24, 0x04	; 4
#elif defined (__AVR_ATmega16__)
    UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega32__)
    UCSRC = _BV( URSEL ) | ucUCSRC;
#elif defined (__AVR_ATmega128__)
    UCSRC |= ucUCSRC;
    11a8:	e5 e9       	ldi	r30, 0x95	; 149
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	90 81       	ld	r25, Z
    11ae:	89 2b       	or	r24, r25
    11b0:	80 83       	st	Z, r24
#endif

    vMBPortSerialEnable( FALSE, FALSE );
    11b2:	60 e0       	ldi	r22, 0x00	; 0
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	b8 df       	rcall	.-144    	; 0x1128 <vMBPortSerialEnable>

#ifdef RTS_ENABLE
    RTS_INIT;
#endif
    return TRUE;
}
    11b8:	81 e0       	ldi	r24, 0x01	; 1
    11ba:	cf 91       	pop	r28
    11bc:	0f 91       	pop	r16
    11be:	08 95       	ret

000011c0 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
    UDR = ucByte;
    11c0:	8c b9       	out	0x0c, r24	; 12
    return TRUE;
}
    11c2:	81 e0       	ldi	r24, 0x01	; 1
    11c4:	08 95       	ret

000011c6 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
    *pucByte = UDR;
    11c6:	2c b1       	in	r18, 0x0c	; 12
    11c8:	fc 01       	movw	r30, r24
    11ca:	20 83       	st	Z, r18
    return TRUE;
}
    11cc:	81 e0       	ldi	r24, 0x01	; 1
    11ce:	08 95       	ret

000011d0 <__vector_19>:

SIGNAL( SIG_USART_DATA )
{
    11d0:	1f 92       	push	r1
    11d2:	0f 92       	push	r0
    11d4:	0f b6       	in	r0, 0x3f	; 63
    11d6:	0f 92       	push	r0
    11d8:	11 24       	eor	r1, r1
    11da:	0b b6       	in	r0, 0x3b	; 59
    11dc:	0f 92       	push	r0
    11de:	2f 93       	push	r18
    11e0:	3f 93       	push	r19
    11e2:	4f 93       	push	r20
    11e4:	5f 93       	push	r21
    11e6:	6f 93       	push	r22
    11e8:	7f 93       	push	r23
    11ea:	8f 93       	push	r24
    11ec:	9f 93       	push	r25
    11ee:	af 93       	push	r26
    11f0:	bf 93       	push	r27
    11f2:	ef 93       	push	r30
    11f4:	ff 93       	push	r31
    pxMBFrameCBTransmitterEmpty(  );
    11f6:	e0 91 85 03 	lds	r30, 0x0385
    11fa:	f0 91 86 03 	lds	r31, 0x0386
    11fe:	09 95       	icall
}
    1200:	ff 91       	pop	r31
    1202:	ef 91       	pop	r30
    1204:	bf 91       	pop	r27
    1206:	af 91       	pop	r26
    1208:	9f 91       	pop	r25
    120a:	8f 91       	pop	r24
    120c:	7f 91       	pop	r23
    120e:	6f 91       	pop	r22
    1210:	5f 91       	pop	r21
    1212:	4f 91       	pop	r20
    1214:	3f 91       	pop	r19
    1216:	2f 91       	pop	r18
    1218:	0f 90       	pop	r0
    121a:	0b be       	out	0x3b, r0	; 59
    121c:	0f 90       	pop	r0
    121e:	0f be       	out	0x3f, r0	; 63
    1220:	0f 90       	pop	r0
    1222:	1f 90       	pop	r1
    1224:	18 95       	reti

00001226 <__vector_18>:

SIGNAL( SIG_USART_RECV )
{
    1226:	1f 92       	push	r1
    1228:	0f 92       	push	r0
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	0f 92       	push	r0
    122e:	11 24       	eor	r1, r1
    1230:	0b b6       	in	r0, 0x3b	; 59
    1232:	0f 92       	push	r0
    1234:	2f 93       	push	r18
    1236:	3f 93       	push	r19
    1238:	4f 93       	push	r20
    123a:	5f 93       	push	r21
    123c:	6f 93       	push	r22
    123e:	7f 93       	push	r23
    1240:	8f 93       	push	r24
    1242:	9f 93       	push	r25
    1244:	af 93       	push	r26
    1246:	bf 93       	push	r27
    1248:	ef 93       	push	r30
    124a:	ff 93       	push	r31
    pxMBFrameCBByteReceived(  );
    124c:	e0 91 89 03 	lds	r30, 0x0389
    1250:	f0 91 8a 03 	lds	r31, 0x038A
    1254:	09 95       	icall
}
    1256:	ff 91       	pop	r31
    1258:	ef 91       	pop	r30
    125a:	bf 91       	pop	r27
    125c:	af 91       	pop	r26
    125e:	9f 91       	pop	r25
    1260:	8f 91       	pop	r24
    1262:	7f 91       	pop	r23
    1264:	6f 91       	pop	r22
    1266:	5f 91       	pop	r21
    1268:	4f 91       	pop	r20
    126a:	3f 91       	pop	r19
    126c:	2f 91       	pop	r18
    126e:	0f 90       	pop	r0
    1270:	0b be       	out	0x3b, r0	; 59
    1272:	0f 90       	pop	r0
    1274:	0f be       	out	0x3f, r0	; 63
    1276:	0f 90       	pop	r0
    1278:	1f 90       	pop	r1
    127a:	18 95       	reti

0000127c <xMBPortTimersInit>:
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta =
        ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );
    127c:	9c 01       	movw	r18, r24
    127e:	a4 e8       	ldi	r26, 0x84	; 132
    1280:	be e1       	ldi	r27, 0x1E	; 30
    1282:	84 d0       	rcall	.+264    	; 0x138c <__umulhisi3>
    1284:	20 e2       	ldi	r18, 0x20	; 32
    1286:	3e e4       	ldi	r19, 0x4E	; 78
    1288:	40 e0       	ldi	r20, 0x00	; 0
    128a:	50 e0       	ldi	r21, 0x00	; 0
    128c:	5d d0       	rcall	.+186    	; 0x1348 <__udivmodsi4>
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    /* Calculate overflow counter an OCR values for Timer1. */
    usTimerOCRADelta =
    128e:	30 93 84 03 	sts	0x0384, r19
    1292:	20 93 83 03 	sts	0x0383, r18
        ( MB_TIMER_TICKS * usTim1Timerout50us ) / ( MB_50US_TICKS );

    TCCR1A = 0x00;
    1296:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = 0x00;
    1298:	1e bc       	out	0x2e, r1	; 46
    TCCR1C = 0x00;
    129a:	10 92 7a 00 	sts	0x007A, r1

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    129e:	8e b5       	in	r24, 0x2e	; 46
    12a0:	8a 7f       	andi	r24, 0xFA	; 250
    12a2:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK1 &= ~( _BV( OCIE1A ) );
    12a4:	87 b7       	in	r24, 0x37	; 55
    12a6:	8f 7e       	andi	r24, 0xEF	; 239
    12a8:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
    12aa:	86 b7       	in	r24, 0x36	; 54
    12ac:	80 61       	ori	r24, 0x10	; 16
    12ae:	86 bf       	out	0x36, r24	; 54
    TCCR1C = 0x00;

    vMBPortTimersDisable(  );

    return TRUE;
}
    12b0:	81 e0       	ldi	r24, 0x01	; 1
    12b2:	08 95       	ret

000012b4 <vMBPortTimersEnable>:


inline void
vMBPortTimersEnable(  )
{
    TCNT1 = 0x0000;
    12b4:	1d bc       	out	0x2d, r1	; 45
    12b6:	1c bc       	out	0x2c, r1	; 44
    if( usTimerOCRADelta > 0 )
    12b8:	80 91 83 03 	lds	r24, 0x0383
    12bc:	90 91 84 03 	lds	r25, 0x0384
    12c0:	89 2b       	or	r24, r25
    12c2:	49 f0       	breq	.+18     	; 0x12d6 <vMBPortTimersEnable+0x22>
    {
        TIMSK1 |= _BV( OCIE1A );
    12c4:	87 b7       	in	r24, 0x37	; 55
    12c6:	80 61       	ori	r24, 0x10	; 16
    12c8:	87 bf       	out	0x37, r24	; 55
        OCR1A = usTimerOCRADelta;
    12ca:	80 91 83 03 	lds	r24, 0x0383
    12ce:	90 91 84 03 	lds	r25, 0x0384
    12d2:	9b bd       	out	0x2b, r25	; 43
    12d4:	8a bd       	out	0x2a, r24	; 42
    }

    TCCR1B |= _BV( CS12 ) | _BV( CS10 );
    12d6:	8e b5       	in	r24, 0x2e	; 46
    12d8:	85 60       	ori	r24, 0x05	; 5
    12da:	8e bd       	out	0x2e, r24	; 46
    12dc:	08 95       	ret

000012de <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    /* Disable the timer. */
    TCCR1B &= ~( _BV( CS12 ) | _BV( CS10 ) );
    12de:	8e b5       	in	r24, 0x2e	; 46
    12e0:	8a 7f       	andi	r24, 0xFA	; 250
    12e2:	8e bd       	out	0x2e, r24	; 46
    /* Disable the output compare interrupts for channel A/B. */
    TIMSK1 &= ~( _BV( OCIE1A ) );
    12e4:	87 b7       	in	r24, 0x37	; 55
    12e6:	8f 7e       	andi	r24, 0xEF	; 239
    12e8:	87 bf       	out	0x37, r24	; 55
    /* Clear output compare flags for channel A/B. */
    TIFR1 |= _BV( OCF1A ) ;
    12ea:	86 b7       	in	r24, 0x36	; 54
    12ec:	80 61       	ori	r24, 0x10	; 16
    12ee:	86 bf       	out	0x36, r24	; 54
    12f0:	08 95       	ret

000012f2 <__vector_12>:
}

SIGNAL( TIMER1_COMPA_vect  )
{
    12f2:	1f 92       	push	r1
    12f4:	0f 92       	push	r0
    12f6:	0f b6       	in	r0, 0x3f	; 63
    12f8:	0f 92       	push	r0
    12fa:	11 24       	eor	r1, r1
    12fc:	0b b6       	in	r0, 0x3b	; 59
    12fe:	0f 92       	push	r0
    1300:	2f 93       	push	r18
    1302:	3f 93       	push	r19
    1304:	4f 93       	push	r20
    1306:	5f 93       	push	r21
    1308:	6f 93       	push	r22
    130a:	7f 93       	push	r23
    130c:	8f 93       	push	r24
    130e:	9f 93       	push	r25
    1310:	af 93       	push	r26
    1312:	bf 93       	push	r27
    1314:	ef 93       	push	r30
    1316:	ff 93       	push	r31
    ( void )pxMBPortCBTimerExpired(  );
    1318:	e0 91 87 03 	lds	r30, 0x0387
    131c:	f0 91 88 03 	lds	r31, 0x0388
    1320:	09 95       	icall
}
    1322:	ff 91       	pop	r31
    1324:	ef 91       	pop	r30
    1326:	bf 91       	pop	r27
    1328:	af 91       	pop	r26
    132a:	9f 91       	pop	r25
    132c:	8f 91       	pop	r24
    132e:	7f 91       	pop	r23
    1330:	6f 91       	pop	r22
    1332:	5f 91       	pop	r21
    1334:	4f 91       	pop	r20
    1336:	3f 91       	pop	r19
    1338:	2f 91       	pop	r18
    133a:	0f 90       	pop	r0
    133c:	0b be       	out	0x3b, r0	; 59
    133e:	0f 90       	pop	r0
    1340:	0f be       	out	0x3f, r0	; 63
    1342:	0f 90       	pop	r0
    1344:	1f 90       	pop	r1
    1346:	18 95       	reti

00001348 <__udivmodsi4>:
    1348:	a1 e2       	ldi	r26, 0x21	; 33
    134a:	1a 2e       	mov	r1, r26
    134c:	aa 1b       	sub	r26, r26
    134e:	bb 1b       	sub	r27, r27
    1350:	fd 01       	movw	r30, r26
    1352:	0d c0       	rjmp	.+26     	; 0x136e <__udivmodsi4_ep>

00001354 <__udivmodsi4_loop>:
    1354:	aa 1f       	adc	r26, r26
    1356:	bb 1f       	adc	r27, r27
    1358:	ee 1f       	adc	r30, r30
    135a:	ff 1f       	adc	r31, r31
    135c:	a2 17       	cp	r26, r18
    135e:	b3 07       	cpc	r27, r19
    1360:	e4 07       	cpc	r30, r20
    1362:	f5 07       	cpc	r31, r21
    1364:	20 f0       	brcs	.+8      	; 0x136e <__udivmodsi4_ep>
    1366:	a2 1b       	sub	r26, r18
    1368:	b3 0b       	sbc	r27, r19
    136a:	e4 0b       	sbc	r30, r20
    136c:	f5 0b       	sbc	r31, r21

0000136e <__udivmodsi4_ep>:
    136e:	66 1f       	adc	r22, r22
    1370:	77 1f       	adc	r23, r23
    1372:	88 1f       	adc	r24, r24
    1374:	99 1f       	adc	r25, r25
    1376:	1a 94       	dec	r1
    1378:	69 f7       	brne	.-38     	; 0x1354 <__udivmodsi4_loop>
    137a:	60 95       	com	r22
    137c:	70 95       	com	r23
    137e:	80 95       	com	r24
    1380:	90 95       	com	r25
    1382:	9b 01       	movw	r18, r22
    1384:	ac 01       	movw	r20, r24
    1386:	bd 01       	movw	r22, r26
    1388:	cf 01       	movw	r24, r30
    138a:	08 95       	ret

0000138c <__umulhisi3>:
    138c:	a2 9f       	mul	r26, r18
    138e:	b0 01       	movw	r22, r0
    1390:	b3 9f       	mul	r27, r19
    1392:	c0 01       	movw	r24, r0
    1394:	a3 9f       	mul	r26, r19
    1396:	70 0d       	add	r23, r0
    1398:	81 1d       	adc	r24, r1
    139a:	11 24       	eor	r1, r1
    139c:	91 1d       	adc	r25, r1
    139e:	b2 9f       	mul	r27, r18
    13a0:	70 0d       	add	r23, r0
    13a2:	81 1d       	adc	r24, r1
    13a4:	11 24       	eor	r1, r1
    13a6:	91 1d       	adc	r25, r1
    13a8:	08 95       	ret

000013aa <memcpy>:
    13aa:	fb 01       	movw	r30, r22
    13ac:	dc 01       	movw	r26, r24
    13ae:	02 c0       	rjmp	.+4      	; 0x13b4 <memcpy+0xa>
    13b0:	01 90       	ld	r0, Z+
    13b2:	0d 92       	st	X+, r0
    13b4:	41 50       	subi	r20, 0x01	; 1
    13b6:	50 40       	sbci	r21, 0x00	; 0
    13b8:	d8 f7       	brcc	.-10     	; 0x13b0 <memcpy+0x6>
    13ba:	08 95       	ret

000013bc <_exit>:
    13bc:	f8 94       	cli

000013be <__stop_program>:
    13be:	ff cf       	rjmp	.-2      	; 0x13be <__stop_program>
