/// Auto-generated register definitions for C_ADC
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::stm32f407::c_adc {

// ============================================================================
// C_ADC - Common ADC registers
// Base Address: 0x40012300
// ============================================================================

/// C_ADC Register Structure
struct C_ADC_Registers {

    /// ADC Common status register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CSR;

    /// ADC common control register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR;

    /// ADC common regular data register for dual
          and triple modes
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CDR;
};

static_assert(sizeof(C_ADC_Registers) >= 12, "C_ADC_Registers size mismatch");

/// C_ADC peripheral instance
inline C_ADC_Registers* C_ADC() {
    return reinterpret_cast<C_ADC_Registers*>(0x40012300);
}

}  // namespace alloy::hal::st::stm32f4::stm32f407::c_adc
