// Seed: 104642947
module module_0 #(
    parameter id_7 = 32'd23
) (
    input id_1,
    input id_2,
    input id_3,
    input reg id_4,
    output id_5,
    output reg id_6,
    output logic _id_7
);
  reg id_8;
  assign id_5[id_7] = 1 ? id_1 : 1;
  reg id_9;
  reg id_10 = id_9;
  assign id_8 = 1;
  logic id_11;
  always @(posedge 1 | id_6) if ("") id_8 <= id_4;
  logic id_12;
  logic id_13 = 1 ? 1'b0 : 1;
  type_25(
      1, 1, id_12
  );
  reg   id_14;
  logic id_15;
  assign id_9  = id_8;
  assign id_14 = id_4;
  assign id_7  = id_3;
  always @(1 or posedge 1 - 1) if (1'b0) if (1 == 1'b0) id_6 = 1'b0 & id_13 ? id_10 : 1;
  type_28 id_16 (
      .id_0(1'd0),
      .id_1(1),
      .id_2(1),
      .id_3(id_2)
  );
endmodule
