m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Ermap_data_sc_fifo
Z0 w1585124847
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/Testbench
Z4 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd
Z5 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd
l0
L42
V[64;K_VP=XIEUdaT^c=Xc1
!s100 z[0o<U5GEUo]X9iU;UM183
Z6 OV;C;10.5b;63
32
Z7 !s110 1585127264
!i10b 1
Z8 !s108 1585127264.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd|
Z10 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/rmap_data_sc_fifo/rmap_data_sc_fifo.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asyn
R1
R2
Z13 DEx4 work 17 rmap_data_sc_fifo 0 22 [64;K_VP=XIEUdaT^c=Xc1
l95
L59
Vc_3`c<AoQRGl3c^YbVn<@3
!s100 ]?C5?>GiGa8lm?0aO;n=L1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ermpe_rmap_echo_controller_ent
Z14 w1585125250
Z15 DPx4 work 21 rmpe_rmap_echoing_pkg 0 22 YdOkRcKJS24ZX;bZR8_Mo0
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
R3
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd
l0
L7
V9eMV5z`DFaJ[7A_4TnWLd0
!s100 NQ4S>K<Jc]GOXl[ko_f;^3
R6
32
R7
!i10b 1
R8
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd|
Z20 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/rmpe_rmap_echo_controller_ent.vhd|
!i113 1
R11
R12
Artl
R13
Z21 DEx4 work 22 spacewire_data_sc_fifo 0 22 i6ZCDhQE9M_5KVDPhoUK60
R15
R16
R1
R2
Z22 DEx4 work 29 rmpe_rmap_echo_controller_ent 0 22 9eMV5z`DFaJ[7A_4TnWLd0
l82
L25
V]247mYjKQz7`0GXGhPCWF3
!s100 A5R0X@hKJ_gj`RPA4^:jD0
R6
32
R7
!i10b 1
R8
R19
R20
!i113 1
R11
R12
Ermpe_rmap_echo_transmitter_ent
Z23 w1585125379
R15
R16
R1
R2
R3
Z24 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd
Z25 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd
l0
L7
V=gSmNMMHE^X]0>:ZaRn5m0
!s100 <XOWa5V92Q4]zddaK2NP61
R6
32
R7
!i10b 1
R8
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd|
Z27 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd|
!i113 1
R11
R12
Artl
R15
R16
R1
R2
Z28 DEx4 work 30 rmpe_rmap_echo_transmitter_ent 0 22 =gSmNMMHE^X]0>:ZaRn5m0
l86
L40
VPHTBlaEL2NmK7gTiU?3Wn1
!s100 7RjYF<cmWO0aPHBWQ]RjS1
R6
32
R7
!i10b 1
R8
R26
R27
!i113 1
R11
R12
Prmpe_rmap_echoing_pkg
R16
R1
R2
Z29 w1584678553
R3
Z30 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd
Z31 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd
l0
L5
VYdOkRcKJS24ZX;bZR8_Mo0
!s100 4;gQffl9Xge3?A6Ag2k^`0
R6
32
R7
!i10b 1
R8
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd|
Z33 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_pkg.vhd|
!i113 1
R11
R12
Bbody
R15
R16
R1
R2
l0
L45
VU7LRLV4jNPTQl`51^HcJE1
!s100 _=T@GHR:ideBU4Q_PE7JY1
R6
32
R7
!i10b 1
R8
R32
R33
!i113 1
R11
R12
Ermpe_rmap_echoing_top
Z34 w1585127260
R15
R16
R1
R2
R3
Z35 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd
Z36 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd
l0
L17
VWoclmEd<FWd8SIX4OT9cN3
!s100 1<SC]c1_4f?JzW;3@FA8B2
R6
32
Z37 !s110 1585127265
!i10b 1
Z38 !s108 1585127265.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd|
Z40 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/rmpe_rmap_echoing_top.vhd|
!i113 1
R11
R12
Artl
R28
R22
R15
R16
R1
R2
Z41 DEx4 work 21 rmpe_rmap_echoing_top 0 22 WoclmEd<FWd8SIX4OT9cN3
l137
L99
Z42 VaU_gDikLF;zSU`hgfF0fb2
Z43 !s100 Acz<O<ciz=cTFe:iM4Ynm3
R6
32
R37
!i10b 1
R38
R39
R40
!i113 1
R11
R12
Espacewire_data_sc_fifo
Z44 w1585124767
R1
R2
R3
Z45 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd
Z46 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd
l0
L42
Vi6ZCDhQE9M_5KVDPhoUK60
!s100 4V>V_>2lDAkfPTRL[SR>Q1
R6
32
R7
!i10b 1
R8
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd|
Z48 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_CONTROLLER/altera_ip/scfifo/spacewire_data_sc_fifo/spacewire_data_sc_fifo.vhd|
!i113 1
R11
R12
Asyn
R1
R2
R21
l95
L59
V:VgGC^=0YL^e1`7SI=65l0
!s100 [BBL6d[z`d9FdmEZ4caGI1
R6
32
R7
!i10b 1
R8
R47
R48
!i113 1
R11
R12
