

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Apr 24 17:03:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|         1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|         1|          -|          -|  88200|        no|
        |- VITIS_LOOP_96_3  |        ?|        ?|  9 ~ 6823|          -|          -|      ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 228
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 83 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 83 84 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 111 160 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 83 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 226 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 228 
227 --> 13 
228 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 229 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.00ns)   --->   "%wah_coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %wah_coeffs"   --->   Operation 230 'read' 'wah_coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 231 [1/1] (1.00ns)   --->   "%tempo_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %tempo"   --->   Operation 231 'read' 'tempo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 232 [1/1] (1.00ns)   --->   "%delay_samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_samples"   --->   Operation 232 'read' 'delay_samples_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 233 [1/1] (1.00ns)   --->   "%delay_mult_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %delay_mult"   --->   Operation 233 'read' 'delay_mult_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 234 [1/1] (1.00ns)   --->   "%compression_zero_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_zero_threshold"   --->   Operation 234 'read' 'compression_zero_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 235 [1/1] (1.00ns)   --->   "%compression_max_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_max_threshold"   --->   Operation 235 'read' 'compression_max_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 236 [1/1] (1.00ns)   --->   "%compression_min_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %compression_min_threshold"   --->   Operation 236 'read' 'compression_min_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 237 [1/1] (1.00ns)   --->   "%distortion_clip_factor_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %distortion_clip_factor"   --->   Operation 237 'read' 'distortion_clip_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 238 [1/1] (1.00ns)   --->   "%distortion_threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %distortion_threshold"   --->   Operation 238 'read' 'distortion_threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 239 [1/1] (1.00ns)   --->   "%control_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %control"   --->   Operation 239 'read' 'control_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 240 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %control_read" [guitar_effects.cpp:23]   --->   Operation 241 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [guitar_effects.cpp:23]   --->   Operation 242 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [guitar_effects.cpp:23]   --->   Operation 243 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r_V_data_V"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_keep_V"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_r_V_strb_V"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %INPUT_r_V_user_V"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_r_V_last_V"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %INPUT_r_V_id_V"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %INPUT_r_V_dest_V"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 256 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %OUTPUT_r_V_user_V"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 259 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %OUTPUT_r_V_id_V"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %OUTPUT_r_V_dest_V"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axilite_out"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %axilite_out, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %control"   --->   Operation 265 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %control, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %distortion_threshold"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distortion_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %distortion_clip_factor"   --->   Operation 271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %distortion_clip_factor, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_min_threshold"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_min_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_max_threshold"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_max_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compression_zero_threshold"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compression_zero_threshold, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_mult"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_mult, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_samples"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_samples, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tempo"   --->   Operation 289 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tempo, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_19, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wah_coeffs, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_19, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_output"   --->   Operation 294 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_output, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_output, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %starting_sample"   --->   Operation 297 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %starting_sample, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_21, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %starting_sample, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%compression_buffer = alloca i64 1" [guitar_effects.cpp:66]   --->   Operation 300 'alloca' 'compression_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%delay_buffer = alloca i64 1" [guitar_effects.cpp:75]   --->   Operation 301 'alloca' 'delay_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_1 : Operation 302 [1/1] (1.58ns)   --->   "%store_ln66 = store i9 0, i9 %empty" [guitar_effects.cpp:66]   --->   Operation 302 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln66 = br void %memset.loop50" [guitar_effects.cpp:66]   --->   Operation 303 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 304 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %p_load"   --->   Operation 305 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (1.66ns)   --->   "%exitcond3465 = icmp_eq  i9 %p_load, i9 441"   --->   Operation 306 'icmp' 'exitcond3465' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 441, i64 441, i64 441"   --->   Operation 307 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (1.82ns)   --->   "%empty_42 = add i9 %p_load, i9 1"   --->   Operation 308 'add' 'empty_42' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3465, void %memset.loop50.split, void %memset.loop.preheader"   --->   Operation 309 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%compression_buffer_addr = getelementptr i32 %compression_buffer, i64 0, i64 %p_cast"   --->   Operation 310 'getelementptr' 'compression_buffer_addr' <Predicate = (!exitcond3465)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i9 %compression_buffer_addr"   --->   Operation 311 'store' 'store_ln0' <Predicate = (!exitcond3465)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_2 : Operation 312 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_42, i9 %empty"   --->   Operation 312 'store' 'store_ln0' <Predicate = (!exitcond3465)> <Delay = 1.58>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop50"   --->   Operation 313 'br' 'br_ln0' <Predicate = (!exitcond3465)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 314 'alloca' 'empty_43' <Predicate = (exitcond3465)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %empty_43"   --->   Operation 315 'store' 'store_ln0' <Predicate = (exitcond3465)> <Delay = 1.58>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 316 'br' 'br_ln0' <Predicate = (exitcond3465)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%p_load80 = load i17 %empty_43"   --->   Operation 317 'load' 'p_load80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%p_cast12 = zext i17 %p_load80"   --->   Operation 318 'zext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (2.43ns)   --->   "%exitcond3412 = icmp_eq  i17 %p_load80, i17 88200"   --->   Operation 319 'icmp' 'exitcond3412' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 88200, i64 88200, i64 88200"   --->   Operation 320 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (2.10ns)   --->   "%empty_45 = add i17 %p_load80, i17 1"   --->   Operation 321 'add' 'empty_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3412, void %memset.loop.split, void %split"   --->   Operation 322 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%delay_buffer_addr = getelementptr i32 %delay_buffer, i64 0, i64 %p_cast12"   --->   Operation 323 'getelementptr' 'delay_buffer_addr' <Predicate = (!exitcond3412)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i17 %delay_buffer_addr"   --->   Operation 324 'store' 'store_ln0' <Predicate = (!exitcond3412)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_3 : Operation 325 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %empty_45, i17 %empty_43"   --->   Operation 325 'store' 'store_ln0' <Predicate = (!exitcond3412)> <Delay = 1.58>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 326 'br' 'br_ln0' <Predicate = (!exitcond3412)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%empty_46 = alloca i32 1"   --->   Operation 327 'alloca' 'empty_46' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%current_sample_2 = alloca i32 1"   --->   Operation 328 'alloca' 'current_sample_2' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%delay_buffer_index = alloca i32 1"   --->   Operation 329 'alloca' 'delay_buffer_index' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%compression_buffer_index = alloca i32 1"   --->   Operation 330 'alloca' 'compression_buffer_index' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%p_0_0_0_i338 = alloca i32 1"   --->   Operation 331 'alloca' 'p_0_0_0_i338' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 3"   --->   Operation 332 'bitselect' 'tmp' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 2"   --->   Operation 333 'bitselect' 'tmp_1' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %control_read, i32 1"   --->   Operation 334 'bitselect' 'tmp_2' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln235)   --->   "%shl_ln235 = shl i32 %tempo_read, i32 3" [guitar_effects.cpp:235]   --->   Operation 335 'shl' 'shl_ln235' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln235)   --->   "%shl_ln235_1 = shl i32 %tempo_read, i32 1" [guitar_effects.cpp:235]   --->   Operation 336 'shl' 'shl_ln235_1' <Predicate = (exitcond3412)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln235 = add i32 %shl_ln235, i32 %shl_ln235_1" [guitar_effects.cpp:235]   --->   Operation 337 'add' 'add_ln235' <Predicate = (exitcond3412)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %delay_buffer_index" [guitar_effects.cpp:96]   --->   Operation 338 'store' 'store_ln96' <Predicate = (exitcond3412)> <Delay = 1.58>
ST_3 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %current_sample_2" [guitar_effects.cpp:96]   --->   Operation 339 'store' 'store_ln96' <Predicate = (exitcond3412)> <Delay = 1.58>
ST_3 : Operation 340 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %empty_46" [guitar_effects.cpp:96]   --->   Operation 340 'store' 'store_ln96' <Predicate = (exitcond3412)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %wah_coeffs_read, i32 2, i32 63" [guitar_effects.cpp:93]   --->   Operation 341 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i62 %trunc_ln1" [guitar_effects.cpp:93]   --->   Operation 342 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln93" [guitar_effects.cpp:93]   --->   Operation 343 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 344 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 345 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 345 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 346 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 346 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 347 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 347 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 348 [6/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 348 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 349 [6/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 349 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 350 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 350 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 351 [5/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 351 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 352 [5/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 352 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 353 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 353 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 354 [4/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 354 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 355 [4/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 355 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 356 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [guitar_effects.cpp:93]   --->   Operation 356 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 357 [3/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 357 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 358 [3/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 358 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 359 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [guitar_effects.cpp:93]   --->   Operation 359 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 360 [2/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 360 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 361 [2/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 361 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 362 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp, i1 1"   --->   Operation 362 'xor' 'rev' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (2.55ns)   --->   "%negative_threshold = sub i32 0, i32 %distortion_threshold_read"   --->   Operation 363 'sub' 'negative_threshold' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%conv7_i_i_i = sext i8 %distortion_clip_factor_read"   --->   Operation 364 'sext' 'conv7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %compression_max_threshold_read"   --->   Operation 365 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 366 [1/6] (6.41ns)   --->   "%conv30_i = sitofp i32 %compression_min_threshold_read"   --->   Operation 366 'sitofp' 'conv30_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %gmem_addr_read, i32 %p_0_0_0_i338" [guitar_effects.cpp:96]   --->   Operation 367 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 368 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 0, i32 %compression_buffer_index" [guitar_effects.cpp:96]   --->   Operation 368 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln96 = br void %while.body_ifconv" [guitar_effects.cpp:96]   --->   Operation 369 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%empty_47 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %INPUT_r_V_data_V, i4 %INPUT_r_V_keep_V, i4 %INPUT_r_V_strb_V, i2 %INPUT_r_V_user_V, i1 %INPUT_r_V_last_V, i5 %INPUT_r_V_id_V, i6 %INPUT_r_V_dest_V"   --->   Operation 370 'read' 'empty_47' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i54 %empty_47"   --->   Operation 371 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i54 %empty_47"   --->   Operation 372 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i54 %empty_47"   --->   Operation 373 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i54 %empty_47"   --->   Operation 374 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty_47"   --->   Operation 375 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i54 %empty_47"   --->   Operation 376 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i54 %empty_47"   --->   Operation 377 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (2.47ns)   --->   "%icmp_ln147 = icmp_sgt  i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:147]   --->   Operation 378 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/1] (2.55ns)   --->   "%r_V_2 = sub i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:148]   --->   Operation 379 'sub' 'r_V_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/1] (2.55ns)   --->   "%r_V = add i32 %tmp_data_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:150]   --->   Operation 380 'add' 'r_V' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln149)   --->   "%xor_ln147 = xor i1 %icmp_ln147, i1 1" [guitar_effects.cpp:147]   --->   Operation 381 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/1] (2.47ns)   --->   "%icmp_ln149 = icmp_slt  i32 %tmp_data_V_1, i32 %negative_threshold" [guitar_effects.cpp:149]   --->   Operation 382 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln149)   --->   "%xor_ln149 = xor i1 %icmp_ln149, i1 1" [guitar_effects.cpp:149]   --->   Operation 383 'xor' 'xor_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln149)   --->   "%and_ln149 = and i1 %xor_ln149, i1 %xor_ln147" [guitar_effects.cpp:149]   --->   Operation 384 'and' 'and_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln149 = or i1 %and_ln149, i1 %rev" [guitar_effects.cpp:149]   --->   Operation 385 'or' 'or_ln149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V_2"   --->   Operation 386 'sext' 'sext_ln1317' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_14 : Operation 387 [2/2] (6.91ns)   --->   "%r_V_13 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 387 'mul' 'r_V_13' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i32 %r_V"   --->   Operation 388 'sext' 'sext_ln1317_1' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_14 : Operation 389 [2/2] (6.91ns)   --->   "%r_V_14 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 389 'mul' 'r_V_14' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 390 [1/2] (6.91ns)   --->   "%r_V_13 = mul i40 %sext_ln1317, i40 %conv7_i_i_i"   --->   Operation 390 'mul' 'r_V_13' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_13, i32 7, i32 38"   --->   Operation 391 'partselect' 'ret_V_cast' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i40 %r_V_13"   --->   Operation 392 'trunc' 'trunc_ln1049' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_15 : Operation 393 [1/2] (6.91ns)   --->   "%r_V_14 = mul i40 %sext_ln1317_1, i40 %conv7_i_i_i"   --->   Operation 393 'mul' 'r_V_14' <Predicate = (!or_ln149)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%ret_V_3_cast = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %r_V_14, i32 7, i32 38"   --->   Operation 394 'partselect' 'ret_V_3_cast' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i40 %r_V_14"   --->   Operation 395 'trunc' 'trunc_ln1049_1' <Predicate = (!or_ln149)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.08>
ST_16 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_13, i32 39"   --->   Operation 396 'bitselect' 'p_Result_s' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (1.48ns)   --->   "%icmp_ln1049 = icmp_eq  i7 %trunc_ln1049, i7 0"   --->   Operation 397 'icmp' 'icmp_ln1049' <Predicate = (!or_ln149)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 398 [1/1] (2.55ns)   --->   "%ret_V = add i32 %ret_V_cast, i32 1"   --->   Operation 398 'add' 'ret_V' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i32 %ret_V_cast, i32 %ret_V"   --->   Operation 399 'select' 'select_ln1048' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%ret_V_1 = select i1 %p_Result_s, i32 %select_ln1048, i32 %ret_V_cast"   --->   Operation 400 'select' 'ret_V_1' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (2.55ns) (out node of the LUT)   --->   "%result = add i32 %ret_V_1, i32 %distortion_threshold_read" [guitar_effects.cpp:148]   --->   Operation 401 'add' 'result' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %r_V_14, i32 39"   --->   Operation 402 'bitselect' 'p_Result_2' <Predicate = (!or_ln149)> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (1.48ns)   --->   "%icmp_ln1049_1 = icmp_eq  i7 %trunc_ln1049_1, i7 0"   --->   Operation 403 'icmp' 'icmp_ln1049_1' <Predicate = (!or_ln149)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 404 [1/1] (2.55ns)   --->   "%ret_V_2 = add i32 %ret_V_3_cast, i32 1"   --->   Operation 404 'add' 'ret_V_2' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i32 %ret_V_3_cast, i32 %ret_V_2"   --->   Operation 405 'select' 'select_ln1048_1' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_3 = select i1 %p_Result_2, i32 %select_ln1048_1, i32 %ret_V_3_cast"   --->   Operation 406 'select' 'ret_V_3' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = sub i32 %ret_V_3, i32 %distortion_threshold_read" [guitar_effects.cpp:150]   --->   Operation 407 'sub' 'result_1' <Predicate = (!or_ln149)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%and_ln147 = and i1 %icmp_ln147, i1 %tmp" [guitar_effects.cpp:147]   --->   Operation 408 'and' 'and_ln147' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%result_2 = select i1 %and_ln147, i32 %result, i32 %result_1" [guitar_effects.cpp:147]   --->   Operation 409 'select' 'result_2' <Predicate = (!or_ln149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_4 = select i1 %or_ln149, i32 %tmp_data_V_1, i32 %result_2" [guitar_effects.cpp:149]   --->   Operation 410 'select' 'result_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.68>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%p_load82 = load i32 %empty_46"   --->   Operation 411 'load' 'p_load82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [guitar_effects.cpp:94]   --->   Operation 412 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node empty_48)   --->   "%or_ln104 = or i32 %p_load82, i32 8" [guitar_effects.cpp:104]   --->   Operation 413 'or' 'or_ln104' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_48 = select i1 %tmp, i32 %or_ln104, i32 %p_load82" [guitar_effects.cpp:104]   --->   Operation 414 'select' 'empty_48' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (1.70ns)   --->   "%br_ln107 = br i1 %tmp_1, void %if.end24, void %if.then20" [guitar_effects.cpp:107]   --->   Operation 415 'br' 'br_ln107' <Predicate = true> <Delay = 1.70>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%compression_buffer_index_load = load i32 %compression_buffer_index" [guitar_effects.cpp:170]   --->   Operation 416 'load' 'compression_buffer_index_load' <Predicate = (tmp_1)> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_4, i32 31" [guitar_effects.cpp:164]   --->   Operation 417 'bitselect' 'tmp_5' <Predicate = (tmp_1)> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (2.55ns)   --->   "%sub_ln165 = sub i32 0, i32 %result_4" [guitar_effects.cpp:165]   --->   Operation 418 'sub' 'sub_ln165' <Predicate = (tmp_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/1] (0.69ns)   --->   "%abs_in_1 = select i1 %tmp_5, i32 %sub_ln165, i32 %result_4" [guitar_effects.cpp:164]   --->   Operation 419 'select' 'abs_in_1' <Predicate = (tmp_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i32 %compression_buffer_index_load" [guitar_effects.cpp:169]   --->   Operation 420 'zext' 'zext_ln169' <Predicate = (tmp_1)> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%compression_buffer_addr_1 = getelementptr i32 %compression_buffer, i64 0, i64 %zext_ln169" [guitar_effects.cpp:169]   --->   Operation 421 'getelementptr' 'compression_buffer_addr_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln169 = store i32 %abs_in_1, i9 %compression_buffer_addr_1" [guitar_effects.cpp:169]   --->   Operation 422 'store' 'store_ln169' <Predicate = (tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_17 : Operation 423 [1/1] (2.55ns)   --->   "%add_ln170 = add i32 %compression_buffer_index_load, i32 1" [guitar_effects.cpp:170]   --->   Operation 423 'add' 'add_ln170' <Predicate = (tmp_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [36/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 424 'srem' 'compression_buffer_index_1' <Predicate = (tmp_1)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 425 [35/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 425 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 426 [34/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 426 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 427 [33/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 427 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 428 [32/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 428 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 429 [31/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 429 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 430 [30/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 430 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 431 [29/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 431 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 432 [28/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 432 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 433 [27/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 433 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 434 [26/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 434 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 435 [25/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 435 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 436 [24/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 436 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 437 [23/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 437 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 438 [22/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 438 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 439 [21/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 439 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 440 [20/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 440 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 441 [19/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 441 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 442 [18/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 442 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 443 [17/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 443 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 444 [16/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 444 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 445 [15/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 445 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 446 [14/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 446 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 447 [13/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 447 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 448 [12/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 448 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 449 [11/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 449 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 450 [10/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 450 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 451 [9/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 451 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 452 [8/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 452 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 453 [7/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 453 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 454 [6/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 454 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 455 [5/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 455 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 456 [4/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 456 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 457 [3/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 457 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 458 [2/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 458 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.13>
ST_52 : Operation 459 [1/36] (4.13ns)   --->   "%compression_buffer_index_1 = srem i32 %add_ln170, i32 441" [guitar_effects.cpp:170]   --->   Operation 459 'srem' 'compression_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %compression_buffer_index_1" [guitar_effects.cpp:67]   --->   Operation 460 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 4.95>
ST_53 : Operation 461 [2/2] (4.95ns)   --->   "%call_ln67 = call void @guitar_effects_Pipeline_LPF_Loop, i10 %trunc_ln67, i32 %compression_buffer, i32 %p_loc, i32 %lpf_coefficients" [guitar_effects.cpp:67]   --->   Operation 461 'call' 'call_ln67' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 2.47>
ST_54 : Operation 462 [1/1] (0.00ns)   --->   "%current_sample_2_load_1 = load i32 %current_sample_2" [guitar_effects.cpp:180]   --->   Operation 462 'load' 'current_sample_2_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 463 [1/2] (0.00ns)   --->   "%call_ln67 = call void @guitar_effects_Pipeline_LPF_Loop, i10 %trunc_ln67, i32 %compression_buffer, i32 %p_loc, i32 %lpf_coefficients" [guitar_effects.cpp:67]   --->   Operation 463 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 464 [1/1] (2.47ns)   --->   "%icmp_ln180 = icmp_slt  i32 %current_sample_2_load_1, i32 441" [guitar_effects.cpp:180]   --->   Operation 464 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.11>
ST_55 : Operation 465 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 465 'load' 'p_loc_load' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_55 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln109 = or i32 %empty_48, i32 4" [guitar_effects.cpp:109]   --->   Operation 466 'or' 'or_ln109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 467 [1/1] (0.69ns)   --->   "%current_level = select i1 %icmp_ln180, i32 %compression_min_threshold_read, i32 %p_loc_load" [guitar_effects.cpp:180]   --->   Operation 467 'select' 'current_level' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 468 [1/1] (2.47ns)   --->   "%icmp_ln188 = icmp_sgt  i32 %current_level, i32 %compression_max_threshold_read" [guitar_effects.cpp:188]   --->   Operation 468 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 469 [1/1] (2.47ns)   --->   "%icmp_ln198 = icmp_sgt  i32 %current_level, i32 0" [guitar_effects.cpp:198]   --->   Operation 469 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %if.else24.i, void %if.then15.i" [guitar_effects.cpp:188]   --->   Operation 470 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 471 [1/1] (2.47ns)   --->   "%icmp_ln197 = icmp_slt  i32 %current_level, i32 %compression_min_threshold_read" [guitar_effects.cpp:197]   --->   Operation 471 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln188)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 472 [1/1] (2.47ns)   --->   "%icmp_ln197_1 = icmp_sgt  i32 %current_level, i32 %compression_zero_threshold_read" [guitar_effects.cpp:197]   --->   Operation 472 'icmp' 'icmp_ln197_1' <Predicate = (!icmp_ln188)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln197_1)   --->   "%and_ln197 = and i1 %icmp_ln197_1, i1 %icmp_ln198" [guitar_effects.cpp:197]   --->   Operation 473 'and' 'and_ln197' <Predicate = (!icmp_ln188)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 474 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln197_1 = and i1 %and_ln197, i1 %icmp_ln197" [guitar_effects.cpp:197]   --->   Operation 474 'and' 'and_ln197_1' <Predicate = (!icmp_ln188)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %and_ln197_1, void %if.else24.i.if.end24_crit_edge, void %if.then29.i" [guitar_effects.cpp:197]   --->   Operation 475 'br' 'br_ln197' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_55 : Operation 476 [1/1] (1.58ns)   --->   "%store_ln197 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:197]   --->   Operation 476 'store' 'store_ln197' <Predicate = (!icmp_ln188 & !and_ln197_1)> <Delay = 1.58>
ST_55 : Operation 477 [1/1] (1.70ns)   --->   "%br_ln197 = br void %if.end24" [guitar_effects.cpp:197]   --->   Operation 477 'br' 'br_ln197' <Predicate = (!icmp_ln188 & !and_ln197_1)> <Delay = 1.70>
ST_55 : Operation 478 [6/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:199]   --->   Operation 478 'sitofp' 'conv31_i' <Predicate = (!icmp_ln188 & and_ln197_1)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 479 [1/1] (1.58ns)   --->   "%store_ln201 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:201]   --->   Operation 479 'store' 'store_ln201' <Predicate = (!icmp_ln188 & and_ln197_1)> <Delay = 1.58>
ST_55 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln198, void %if.then15.i.if.end24_crit_edge, void %if.then17.i" [guitar_effects.cpp:189]   --->   Operation 480 'br' 'br_ln189' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_55 : Operation 481 [1/1] (1.58ns)   --->   "%store_ln189 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:189]   --->   Operation 481 'store' 'store_ln189' <Predicate = (icmp_ln188 & !icmp_ln198)> <Delay = 1.58>
ST_55 : Operation 482 [1/1] (1.70ns)   --->   "%br_ln189 = br void %if.end24" [guitar_effects.cpp:189]   --->   Operation 482 'br' 'br_ln189' <Predicate = (icmp_ln188 & !icmp_ln198)> <Delay = 1.70>
ST_55 : Operation 483 [6/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:191]   --->   Operation 483 'sitofp' 'conv19_i' <Predicate = (icmp_ln188 & icmp_ln198)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 484 [1/1] (1.58ns)   --->   "%store_ln193 = store i32 %compression_buffer_index_1, i32 %compression_buffer_index" [guitar_effects.cpp:193]   --->   Operation 484 'store' 'store_ln193' <Predicate = (icmp_ln188 & icmp_ln198)> <Delay = 1.58>

State 56 <SV = 55> <Delay = 6.41>
ST_56 : Operation 485 [5/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:199]   --->   Operation 485 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.41>
ST_57 : Operation 486 [4/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:199]   --->   Operation 486 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.41>
ST_58 : Operation 487 [3/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:199]   --->   Operation 487 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.41>
ST_59 : Operation 488 [2/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:199]   --->   Operation 488 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.41>
ST_60 : Operation 489 [1/6] (6.41ns)   --->   "%conv31_i = sitofp i32 %current_level" [guitar_effects.cpp:199]   --->   Operation 489 'sitofp' 'conv31_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 490 [16/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 490 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 491 [15/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 491 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 492 [14/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 492 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 493 [13/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 493 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 494 [12/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 494 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 495 [11/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 495 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 496 [10/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 496 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.07>
ST_68 : Operation 497 [9/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 497 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.07>
ST_69 : Operation 498 [8/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 498 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 499 [7/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 499 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.41>
ST_71 : Operation 500 [6/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 500 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 501 [6/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %result_4" [guitar_effects.cpp:200]   --->   Operation 501 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.41>
ST_72 : Operation 502 [5/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 502 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 503 [5/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %result_4" [guitar_effects.cpp:200]   --->   Operation 503 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.41>
ST_73 : Operation 504 [4/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 504 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 505 [4/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %result_4" [guitar_effects.cpp:200]   --->   Operation 505 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.41>
ST_74 : Operation 506 [3/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 506 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 507 [3/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %result_4" [guitar_effects.cpp:200]   --->   Operation 507 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.41>
ST_75 : Operation 508 [2/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 508 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 509 [2/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %result_4" [guitar_effects.cpp:200]   --->   Operation 509 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.41>
ST_76 : Operation 510 [1/16] (6.07ns)   --->   "%compression_factor_1 = fdiv i32 %conv30_i, i32 %conv31_i" [guitar_effects.cpp:199]   --->   Operation 510 'fdiv' 'compression_factor_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 511 [1/6] (6.41ns)   --->   "%conv33_i = sitofp i32 %result_4" [guitar_effects.cpp:200]   --->   Operation 511 'sitofp' 'conv33_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.70>
ST_77 : Operation 512 [4/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:200]   --->   Operation 512 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.70>
ST_78 : Operation 513 [3/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:200]   --->   Operation 513 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.70>
ST_79 : Operation 514 [2/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:200]   --->   Operation 514 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.70>
ST_80 : Operation 515 [1/4] (5.70ns)   --->   "%dc_1 = fmul i32 %conv33_i, i32 %compression_factor_1" [guitar_effects.cpp:200]   --->   Operation 515 'fmul' 'dc_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.88>
ST_81 : Operation 516 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 516 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 517 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 517 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 518 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 518 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 519 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i32 %data_V_1"   --->   Operation 519 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 520 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 521 [1/1] (1.91ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 521 'add' 'add_ln346_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 522 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 522 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 523 [1/1] (1.91ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V_1"   --->   Operation 523 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_3"   --->   Operation 524 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 525 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 525 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.42>
ST_82 : Operation 526 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_18, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 526 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 527 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 528 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 529 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_7 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 530 'lshr' 'r_V_7' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_8 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 531 'shl' 'r_V_8' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_7, i32 24"   --->   Operation 532 'bitselect' 'tmp_18' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_82 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_18"   --->   Operation 533 'zext' 'zext_ln818_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_82 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_8, i32 24, i32 55"   --->   Operation 534 'partselect' 'tmp_s' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_82 : Operation 535 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_s"   --->   Operation 535 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.68>
ST_83 : Operation 536 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, i32 %val_1"   --->   Operation 536 'sub' 'result_V_6' <Predicate = (tmp_1 & !icmp_ln188 & and_ln197_1 & p_Result_17)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 537 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_17, i32 %result_V_6, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 537 'select' 'result_V' <Predicate = (tmp_1 & !icmp_ln188 & and_ln197_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 538 [1/1] (1.70ns)   --->   "%br_ln201 = br void %if.end24" [guitar_effects.cpp:201]   --->   Operation 538 'br' 'br_ln201' <Predicate = (tmp_1 & !icmp_ln188 & and_ln197_1)> <Delay = 1.70>
ST_83 : Operation 539 [1/1] (2.55ns)   --->   "%result_V_5 = sub i32 0, i32 %val"   --->   Operation 539 'sub' 'result_V_5' <Predicate = (tmp_1 & icmp_ln188 & icmp_ln198 & p_Result_15)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 540 [1/1] (0.69ns)   --->   "%result_V_14 = select i1 %p_Result_15, i32 %result_V_5, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 540 'select' 'result_V_14' <Predicate = (tmp_1 & icmp_ln188 & icmp_ln198)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 541 [1/1] (1.70ns)   --->   "%br_ln193 = br void %if.end24" [guitar_effects.cpp:193]   --->   Operation 541 'br' 'br_ln193' <Predicate = (tmp_1 & icmp_ln188 & icmp_ln198)> <Delay = 1.70>
ST_83 : Operation 542 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 %or_ln109, void %if.then17.i, i32 %or_ln109, void %if.then29.i, i32 %empty_48, void %while.body_ifconv, i32 %or_ln109, void %if.then15.i.if.end24_crit_edge, i32 %or_ln109, void %if.else24.i.if.end24_crit_edge" [guitar_effects.cpp:109]   --->   Operation 542 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_int_3 = phi i32 %result_V_14, void %if.then17.i, i32 %result_V, void %if.then29.i, i32 %result_4, void %while.body_ifconv, i32 %result_4, void %if.then15.i.if.end24_crit_edge, i32 %result_4, void %if.else24.i.if.end24_crit_edge"   --->   Operation 543 'phi' 'tmp_int_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 544 [1/1] (1.58ns)   --->   "%br_ln112 = br i1 %tmp_2, void %if.end32, void %if.then28" [guitar_effects.cpp:112]   --->   Operation 544 'br' 'br_ln112' <Predicate = true> <Delay = 1.58>
ST_83 : Operation 545 [1/1] (0.00ns)   --->   "%delay_buffer_index_load = load i32 %delay_buffer_index" [guitar_effects.cpp:220]   --->   Operation 545 'load' 'delay_buffer_index_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_83 : Operation 546 [1/1] (2.55ns)   --->   "%sub_ln216 = sub i32 %delay_buffer_index_load, i32 %delay_samples_read" [guitar_effects.cpp:216]   --->   Operation 546 'sub' 'sub_ln216' <Predicate = (tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 547 [36/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 547 'srem' 'srem_ln216' <Predicate = (tmp_2)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 548 [1/1] (2.55ns)   --->   "%add_ln220 = add i32 %delay_buffer_index_load, i32 1" [guitar_effects.cpp:220]   --->   Operation 548 'add' 'add_ln220' <Predicate = (tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 549 [36/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 549 'srem' 'delay_buffer_index_1' <Predicate = (tmp_2)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 55> <Delay = 6.41>
ST_84 : Operation 550 [5/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:191]   --->   Operation 550 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 56> <Delay = 6.41>
ST_85 : Operation 551 [4/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:191]   --->   Operation 551 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 57> <Delay = 6.41>
ST_86 : Operation 552 [3/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:191]   --->   Operation 552 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 58> <Delay = 6.41>
ST_87 : Operation 553 [2/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:191]   --->   Operation 553 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 59> <Delay = 6.41>
ST_88 : Operation 554 [1/6] (6.41ns)   --->   "%conv19_i = sitofp i32 %current_level" [guitar_effects.cpp:191]   --->   Operation 554 'sitofp' 'conv19_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 60> <Delay = 6.07>
ST_89 : Operation 555 [16/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 555 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 61> <Delay = 6.07>
ST_90 : Operation 556 [15/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 556 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 62> <Delay = 6.07>
ST_91 : Operation 557 [14/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 557 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 63> <Delay = 6.07>
ST_92 : Operation 558 [13/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 558 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 64> <Delay = 6.07>
ST_93 : Operation 559 [12/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 559 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 65> <Delay = 6.07>
ST_94 : Operation 560 [11/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 560 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 66> <Delay = 6.07>
ST_95 : Operation 561 [10/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 561 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 67> <Delay = 6.07>
ST_96 : Operation 562 [9/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 562 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 68> <Delay = 6.07>
ST_97 : Operation 563 [8/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 563 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 69> <Delay = 6.07>
ST_98 : Operation 564 [7/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 564 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 70> <Delay = 6.41>
ST_99 : Operation 565 [6/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 565 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 566 [6/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %result_4" [guitar_effects.cpp:192]   --->   Operation 566 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 71> <Delay = 6.41>
ST_100 : Operation 567 [5/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 567 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 568 [5/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %result_4" [guitar_effects.cpp:192]   --->   Operation 568 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 72> <Delay = 6.41>
ST_101 : Operation 569 [4/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 569 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 570 [4/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %result_4" [guitar_effects.cpp:192]   --->   Operation 570 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 73> <Delay = 6.41>
ST_102 : Operation 571 [3/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 571 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 572 [3/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %result_4" [guitar_effects.cpp:192]   --->   Operation 572 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 74> <Delay = 6.41>
ST_103 : Operation 573 [2/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 573 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 574 [2/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %result_4" [guitar_effects.cpp:192]   --->   Operation 574 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 75> <Delay = 6.41>
ST_104 : Operation 575 [1/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv18_i, i32 %conv19_i" [guitar_effects.cpp:191]   --->   Operation 575 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 576 [1/6] (6.41ns)   --->   "%conv20_i = sitofp i32 %result_4" [guitar_effects.cpp:192]   --->   Operation 576 'sitofp' 'conv20_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 76> <Delay = 5.70>
ST_105 : Operation 577 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:192]   --->   Operation 577 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 77> <Delay = 5.70>
ST_106 : Operation 578 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:192]   --->   Operation 578 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 78> <Delay = 5.70>
ST_107 : Operation 579 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:192]   --->   Operation 579 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 79> <Delay = 5.70>
ST_108 : Operation 580 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv20_i, i32 %compression_factor" [guitar_effects.cpp:192]   --->   Operation 580 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 80> <Delay = 2.88>
ST_109 : Operation 581 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 581 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 582 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 583 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 583 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 584 [1/1] (0.00ns)   --->   "%p_Result_16 = trunc i32 %data_V"   --->   Operation 584 'trunc' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 585 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 586 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 586 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 587 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 587 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 588 [1/1] (1.91ns)   --->   "%sub_ln1512_2 = sub i8 127, i8 %xs_exp_V"   --->   Operation 588 'sub' 'sub_ln1512_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512_2"   --->   Operation 589 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 590 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 590 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 110 <SV = 81> <Delay = 4.42>
ST_110 : Operation 591 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_16, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 591 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 592 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 593 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 594 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_5 = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 595 'lshr' 'r_V_5' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_6 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 596 'shl' 'r_V_6' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_5, i32 24"   --->   Operation 597 'bitselect' 'tmp_10' <Predicate = (isNeg)> <Delay = 0.00>
ST_110 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_10"   --->   Operation 598 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_110 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_6, i32 24, i32 55"   --->   Operation 599 'partselect' 'tmp_9' <Predicate = (!isNeg)> <Delay = 0.00>
ST_110 : Operation 600 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_9"   --->   Operation 600 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 111 <SV = 83> <Delay = 4.13>
ST_111 : Operation 601 [35/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 601 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 602 [35/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 602 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 84> <Delay = 4.13>
ST_112 : Operation 603 [34/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 603 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 604 [34/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 604 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 85> <Delay = 4.13>
ST_113 : Operation 605 [33/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 605 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 606 [33/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 606 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 86> <Delay = 4.13>
ST_114 : Operation 607 [32/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 607 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 608 [32/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 608 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 87> <Delay = 4.13>
ST_115 : Operation 609 [31/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 609 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 610 [31/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 610 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 88> <Delay = 4.13>
ST_116 : Operation 611 [30/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 611 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 612 [30/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 612 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 89> <Delay = 4.13>
ST_117 : Operation 613 [29/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 613 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 614 [29/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 614 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 90> <Delay = 4.13>
ST_118 : Operation 615 [28/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 615 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 616 [28/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 616 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 91> <Delay = 4.13>
ST_119 : Operation 617 [27/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 617 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 618 [27/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 618 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 92> <Delay = 4.13>
ST_120 : Operation 619 [26/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 619 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 620 [26/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 620 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 93> <Delay = 4.13>
ST_121 : Operation 621 [25/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 621 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 622 [25/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 622 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 94> <Delay = 4.13>
ST_122 : Operation 623 [24/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 623 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 624 [24/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 624 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 95> <Delay = 4.13>
ST_123 : Operation 625 [23/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 625 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 626 [23/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 626 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 96> <Delay = 4.13>
ST_124 : Operation 627 [22/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 627 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 628 [22/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 628 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 97> <Delay = 4.13>
ST_125 : Operation 629 [21/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 629 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 630 [21/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 630 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 98> <Delay = 4.13>
ST_126 : Operation 631 [20/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 631 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 632 [20/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 632 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 99> <Delay = 4.13>
ST_127 : Operation 633 [19/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 633 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 634 [19/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 634 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 100> <Delay = 4.13>
ST_128 : Operation 635 [18/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 635 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 636 [18/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 636 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 101> <Delay = 4.13>
ST_129 : Operation 637 [17/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 637 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 638 [17/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 638 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 102> <Delay = 4.13>
ST_130 : Operation 639 [16/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 639 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 640 [16/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 640 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 103> <Delay = 4.13>
ST_131 : Operation 641 [15/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 641 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 642 [15/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 642 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 104> <Delay = 4.13>
ST_132 : Operation 643 [14/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 643 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 644 [14/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 644 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 105> <Delay = 4.13>
ST_133 : Operation 645 [13/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 645 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 646 [13/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 646 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 106> <Delay = 4.13>
ST_134 : Operation 647 [12/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 647 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 648 [12/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 648 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 107> <Delay = 4.13>
ST_135 : Operation 649 [11/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 649 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 650 [11/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 650 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 108> <Delay = 4.13>
ST_136 : Operation 651 [10/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 651 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 652 [10/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 652 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 109> <Delay = 4.13>
ST_137 : Operation 653 [9/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 653 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 654 [9/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 654 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 110> <Delay = 4.13>
ST_138 : Operation 655 [8/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 655 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 656 [8/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 656 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 111> <Delay = 4.13>
ST_139 : Operation 657 [7/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 657 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 658 [7/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 658 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 112> <Delay = 4.13>
ST_140 : Operation 659 [6/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 659 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 660 [6/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 660 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 113> <Delay = 4.13>
ST_141 : Operation 661 [5/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 661 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 662 [5/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 662 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 114> <Delay = 4.13>
ST_142 : Operation 663 [4/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 663 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 664 [4/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 664 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 115> <Delay = 4.13>
ST_143 : Operation 665 [3/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 665 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 666 [3/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 666 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 116> <Delay = 4.13>
ST_144 : Operation 667 [2/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 667 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 668 [2/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 668 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 117> <Delay = 5.72>
ST_145 : Operation 669 [1/36] (4.13ns)   --->   "%srem_ln216 = srem i32 %sub_ln216, i32 88200" [guitar_effects.cpp:216]   --->   Operation 669 'srem' 'srem_ln216' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 670 [1/36] (4.13ns)   --->   "%delay_buffer_index_1 = srem i32 %add_ln220, i32 88200" [guitar_effects.cpp:220]   --->   Operation 670 'srem' 'delay_buffer_index_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 671 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %delay_buffer_index_1, i32 %delay_buffer_index" [guitar_effects.cpp:116]   --->   Operation 671 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>

State 146 <SV = 118> <Delay = 3.25>
ST_146 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i17 %srem_ln216" [guitar_effects.cpp:216]   --->   Operation 672 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i17 %trunc_ln216" [guitar_effects.cpp:216]   --->   Operation 673 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 674 [1/1] (0.00ns)   --->   "%delay_buffer_addr_1 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln216" [guitar_effects.cpp:216]   --->   Operation 674 'getelementptr' 'delay_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 675 [2/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:216]   --->   Operation 675 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 147 <SV = 119> <Delay = 3.25>
ST_147 : Operation 676 [1/2] (3.25ns)   --->   "%delay_buffer_load = load i17 %delay_buffer_addr_1" [guitar_effects.cpp:216]   --->   Operation 676 'load' 'delay_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>

State 148 <SV = 120> <Delay = 6.41>
ST_148 : Operation 677 [6/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:216]   --->   Operation 677 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 149 <SV = 121> <Delay = 6.41>
ST_149 : Operation 678 [5/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:216]   --->   Operation 678 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 122> <Delay = 6.41>
ST_150 : Operation 679 [4/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:216]   --->   Operation 679 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 123> <Delay = 6.41>
ST_151 : Operation 680 [3/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:216]   --->   Operation 680 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 124> <Delay = 6.41>
ST_152 : Operation 681 [2/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:216]   --->   Operation 681 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 125> <Delay = 6.41>
ST_153 : Operation 682 [1/6] (6.41ns)   --->   "%conv_i1 = sitofp i32 %delay_buffer_load" [guitar_effects.cpp:216]   --->   Operation 682 'sitofp' 'conv_i1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 126> <Delay = 5.70>
ST_154 : Operation 683 [4/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:216]   --->   Operation 683 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 127> <Delay = 5.70>
ST_155 : Operation 684 [3/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:216]   --->   Operation 684 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 128> <Delay = 5.70>
ST_156 : Operation 685 [2/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:216]   --->   Operation 685 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 129> <Delay = 5.70>
ST_157 : Operation 686 [1/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv_i1, i32 %delay_mult_read" [guitar_effects.cpp:216]   --->   Operation 686 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 130> <Delay = 2.88>
ST_158 : Operation 687 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 687 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 688 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 688 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 689 [1/1] (0.00ns)   --->   "%p_Result_20 = trunc i32 %data_V_2"   --->   Operation 689 'trunc' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 690 'zext' 'zext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 691 [1/1] (1.91ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_2, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 691 'add' 'add_ln346_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 692 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8"   --->   Operation 692 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 693 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 693 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln1512_2 = sext i8 %sub_ln1512"   --->   Operation 694 'sext' 'sext_ln1512_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 695 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1512_2, i9 %add_ln346_2"   --->   Operation 695 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 159 <SV = 131> <Delay = 6.97>
ST_159 : Operation 696 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_20, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 696 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 697 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1488_2 = sext i9 %ush_2"   --->   Operation 698 'sext' 'sext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %sext_ln1488_2"   --->   Operation 699 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_9 = lshr i79 %zext_ln15_2, i79 %zext_ln1488_2"   --->   Operation 700 'lshr' 'r_V_9' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_10 = shl i79 %zext_ln15_2, i79 %zext_ln1488_2"   --->   Operation 701 'shl' 'r_V_10' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_9, i32 24"   --->   Operation 702 'bitselect' 'tmp_23' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_159 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln818_2 = zext i1 %tmp_23"   --->   Operation 703 'zext' 'zext_ln818_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_159 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_10, i32 24, i32 55"   --->   Operation 704 'partselect' 'tmp_3' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_159 : Operation 705 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln818_2, i32 %tmp_3"   --->   Operation 705 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 706 [1/1] (2.55ns)   --->   "%result_V_9 = sub i32 0, i32 %val_2"   --->   Operation 706 'sub' 'result_V_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 132> <Delay = 6.91>
ST_160 : Operation 707 [1/1] (0.00ns)   --->   "%or_ln114 = or i32 %empty_49, i32 2" [guitar_effects.cpp:114]   --->   Operation 707 'or' 'or_ln114' <Predicate = (tmp_2)> <Delay = 0.00>
ST_160 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 708 'bitselect' 'p_Result_19' <Predicate = (tmp_2)> <Delay = 0.00>
ST_160 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node output)   --->   "%result_V_15 = select i1 %p_Result_19, i32 %result_V_9, i32 %val_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 709 'select' 'result_V_15' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 710 [1/1] (2.55ns) (out node of the LUT)   --->   "%output = add i32 %result_V_15, i32 %tmp_int_3" [guitar_effects.cpp:216]   --->   Operation 710 'add' 'output' <Predicate = (tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i32 %delay_buffer_index_load" [guitar_effects.cpp:219]   --->   Operation 711 'zext' 'zext_ln219' <Predicate = (tmp_2)> <Delay = 0.00>
ST_160 : Operation 712 [1/1] (0.00ns)   --->   "%delay_buffer_addr_2 = getelementptr i32 %delay_buffer, i64 0, i64 %zext_ln219" [guitar_effects.cpp:219]   --->   Operation 712 'getelementptr' 'delay_buffer_addr_2' <Predicate = (tmp_2)> <Delay = 0.00>
ST_160 : Operation 713 [1/1] (3.25ns)   --->   "%store_ln219 = store i32 %output, i17 %delay_buffer_addr_2" [guitar_effects.cpp:219]   --->   Operation 713 'store' 'store_ln219' <Predicate = (tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 88200> <RAM>
ST_160 : Operation 714 [1/1] (1.58ns)   --->   "%br_ln116 = br void %if.end32" [guitar_effects.cpp:116]   --->   Operation 714 'br' 'br_ln116' <Predicate = (tmp_2)> <Delay = 1.58>
ST_160 : Operation 715 [1/1] (0.00ns)   --->   "%empty_50 = phi i32 %or_ln114, void %if.then28, i32 %empty_49, void %if.end24" [guitar_effects.cpp:114]   --->   Operation 715 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_int_6 = phi i32 %output, void %if.then28, i32 %tmp_int_3, void %if.end24"   --->   Operation 716 'phi' 'tmp_int_6' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 717 [1/1] (1.58ns)   --->   "%br_ln117 = br i1 %trunc_ln23, void %if.end41, void %if.then36" [guitar_effects.cpp:117]   --->   Operation 717 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>
ST_160 : Operation 718 [1/1] (0.00ns)   --->   "%current_sample_2_load = load i32 %current_sample_2" [guitar_effects.cpp:235]   --->   Operation 718 'load' 'current_sample_2_load' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_160 : Operation 719 [2/2] (6.91ns)   --->   "%mul_ln235 = mul i32 %add_ln235, i32 %current_sample_2_load" [guitar_effects.cpp:235]   --->   Operation 719 'mul' 'mul_ln235' <Predicate = (trunc_ln23)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 720 [1/1] (2.55ns)   --->   "%current_sample = add i32 %current_sample_2_load, i32 1" [guitar_effects.cpp:239]   --->   Operation 720 'add' 'current_sample' <Predicate = (trunc_ln23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 721 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 %current_sample, i32 %current_sample_2" [guitar_effects.cpp:121]   --->   Operation 721 'store' 'store_ln121' <Predicate = (trunc_ln23)> <Delay = 1.58>

State 161 <SV = 133> <Delay = 6.91>
ST_161 : Operation 722 [1/2] (6.91ns)   --->   "%mul_ln235 = mul i32 %add_ln235, i32 %current_sample_2_load" [guitar_effects.cpp:235]   --->   Operation 722 'mul' 'mul_ln235' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln235, i32 31" [guitar_effects.cpp:235]   --->   Operation 723 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 162 <SV = 134> <Delay = 6.91>
ST_162 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i32 %mul_ln235" [guitar_effects.cpp:235]   --->   Operation 724 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 725 [2/2] (6.91ns)   --->   "%mul_ln235_1 = mul i65 %sext_ln235, i65 6382652534" [guitar_effects.cpp:235]   --->   Operation 725 'mul' 'mul_ln235_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 135> <Delay = 6.91>
ST_163 : Operation 726 [1/2] (6.91ns)   --->   "%mul_ln235_1 = mul i65 %sext_ln235, i65 6382652534" [guitar_effects.cpp:235]   --->   Operation 726 'mul' 'mul_ln235_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln235_1, i32 49, i32 64" [guitar_effects.cpp:235]   --->   Operation 727 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 164 <SV = 136> <Delay = 6.38>
ST_164 : Operation 728 [1/1] (3.54ns)   --->   "%sub_ln235 = sub i65 0, i65 %mul_ln235_1" [guitar_effects.cpp:235]   --->   Operation 728 'sub' 'sub_ln235' <Predicate = (tmp_24)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node sub_ln235_1)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %sub_ln235, i32 49, i32 64" [guitar_effects.cpp:235]   --->   Operation 729 'partselect' 'tmp_25' <Predicate = (tmp_24)> <Delay = 0.00>
ST_164 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node sub_ln235_1)   --->   "%sext_ln235_1 = sext i16 %tmp_25" [guitar_effects.cpp:235]   --->   Operation 730 'sext' 'sext_ln235_1' <Predicate = (tmp_24)> <Delay = 0.00>
ST_164 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln235_2 = sext i16 %tmp_26" [guitar_effects.cpp:235]   --->   Operation 731 'sext' 'sext_ln235_2' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node sub_ln235_1)   --->   "%select_ln235 = select i1 %tmp_24, i32 %sext_ln235_1, i32 %sext_ln235_2" [guitar_effects.cpp:235]   --->   Operation 732 'select' 'select_ln235' <Predicate = (tmp_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 733 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln235_1 = sub i32 0, i32 %select_ln235" [guitar_effects.cpp:235]   --->   Operation 733 'sub' 'sub_ln235_1' <Predicate = (tmp_24)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 734 [1/1] (0.75ns)   --->   "%select_ln235_1 = select i1 %tmp_24, i32 %sub_ln235_1, i32 %sext_ln235_2" [guitar_effects.cpp:235]   --->   Operation 734 'select' 'select_ln235_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 165 <SV = 137> <Delay = 6.28>
ST_165 : Operation 735 [6/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %select_ln235_1" [guitar_effects.cpp:235]   --->   Operation 735 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 138> <Delay = 6.28>
ST_166 : Operation 736 [5/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %select_ln235_1" [guitar_effects.cpp:235]   --->   Operation 736 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 139> <Delay = 6.28>
ST_167 : Operation 737 [4/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %select_ln235_1" [guitar_effects.cpp:235]   --->   Operation 737 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 140> <Delay = 6.28>
ST_168 : Operation 738 [3/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %select_ln235_1" [guitar_effects.cpp:235]   --->   Operation 738 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 141> <Delay = 6.28>
ST_169 : Operation 739 [2/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %select_ln235_1" [guitar_effects.cpp:235]   --->   Operation 739 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 142> <Delay = 6.28>
ST_170 : Operation 740 [1/6] (6.28ns)   --->   "%conv_i2 = sitodp i32 %select_ln235_1" [guitar_effects.cpp:235]   --->   Operation 740 'sitodp' 'conv_i2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 143> <Delay = 6.71>
ST_171 : Operation 741 [7/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 741 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 144> <Delay = 6.71>
ST_172 : Operation 742 [6/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 742 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 145> <Delay = 6.71>
ST_173 : Operation 743 [5/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 743 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 146> <Delay = 6.71>
ST_174 : Operation 744 [4/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 744 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 147> <Delay = 6.71>
ST_175 : Operation 745 [3/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 745 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 148> <Delay = 6.71>
ST_176 : Operation 746 [2/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 746 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 149> <Delay = 6.71>
ST_177 : Operation 747 [1/7] (6.71ns)   --->   "%dc_3 = dmul i64 %conv_i2, i64 0.5" [guitar_effects.cpp:235]   --->   Operation 747 'dmul' 'dc_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 150> <Delay = 6.94>
ST_178 : Operation 748 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 748 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 749 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 749 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 750 [1/1] (0.00ns)   --->   "%xs_exp_V_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 750 'partselect' 'xs_exp_V_4' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 751 [1/1] (0.00ns)   --->   "%p_Result_22 = trunc i64 %data_V_3"   --->   Operation 751 'trunc' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 752 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_22, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 752 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 753 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V_4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 754 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 755 [1/1] (1.63ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 755 'add' 'add_ln515' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 756 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 756 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 757 [1/1] (1.63ns)   --->   "%sub_ln1512_1 = sub i11 1023, i11 %xs_exp_V_4"   --->   Operation 757 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i11 %sub_ln1512_1"   --->   Operation 758 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 759 [1/1] (0.69ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1512_3, i12 %add_ln515"   --->   Operation 759 'select' 'ush_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_178 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i12 %ush_3"   --->   Operation 760 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_3"   --->   Operation 761 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_11 = lshr i137 %zext_ln15_3, i137 %zext_ln1488_3"   --->   Operation 762 'lshr' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_12 = shl i137 %zext_ln15_3, i137 %zext_ln1488_3"   --->   Operation 763 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_11, i32 53"   --->   Operation 764 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_30"   --->   Operation 765 'zext' 'zext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_12, i32 53, i32 84"   --->   Operation 766 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 767 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln818_3, i32 %tmp_4"   --->   Operation 767 'select' 'val_3' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 179 <SV = 151> <Delay = 3.25>
ST_179 : Operation 768 [1/1] (2.55ns)   --->   "%result_V_12 = sub i32 0, i32 %val_3"   --->   Operation 768 'sub' 'result_V_12' <Predicate = (p_Result_21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 769 [1/1] (0.69ns)   --->   "%result_V_16 = select i1 %p_Result_21, i32 %result_V_12, i32 %val_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 769 'select' 'result_V_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 180 <SV = 152> <Delay = 4.13>
ST_180 : Operation 770 [36/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 770 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 153> <Delay = 4.13>
ST_181 : Operation 771 [35/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 771 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 154> <Delay = 4.13>
ST_182 : Operation 772 [34/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 772 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 155> <Delay = 4.13>
ST_183 : Operation 773 [33/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 773 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 156> <Delay = 4.13>
ST_184 : Operation 774 [32/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 774 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 157> <Delay = 4.13>
ST_185 : Operation 775 [31/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 775 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 158> <Delay = 4.13>
ST_186 : Operation 776 [30/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 776 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 159> <Delay = 4.13>
ST_187 : Operation 777 [29/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 777 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 160> <Delay = 4.13>
ST_188 : Operation 778 [28/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 778 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 161> <Delay = 4.13>
ST_189 : Operation 779 [27/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 779 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 162> <Delay = 4.13>
ST_190 : Operation 780 [26/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 780 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 163> <Delay = 4.13>
ST_191 : Operation 781 [25/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 781 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 164> <Delay = 4.13>
ST_192 : Operation 782 [24/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 782 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 165> <Delay = 4.13>
ST_193 : Operation 783 [23/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 783 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 166> <Delay = 4.13>
ST_194 : Operation 784 [22/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 784 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 167> <Delay = 4.13>
ST_195 : Operation 785 [21/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 785 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 168> <Delay = 4.13>
ST_196 : Operation 786 [20/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 786 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 169> <Delay = 4.13>
ST_197 : Operation 787 [19/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 787 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 170> <Delay = 4.13>
ST_198 : Operation 788 [18/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 788 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 171> <Delay = 4.13>
ST_199 : Operation 789 [17/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 789 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 172> <Delay = 4.13>
ST_200 : Operation 790 [16/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 790 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 173> <Delay = 4.13>
ST_201 : Operation 791 [15/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 791 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 174> <Delay = 4.13>
ST_202 : Operation 792 [14/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 792 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 175> <Delay = 4.13>
ST_203 : Operation 793 [13/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 793 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 176> <Delay = 4.13>
ST_204 : Operation 794 [12/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 794 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 177> <Delay = 4.13>
ST_205 : Operation 795 [11/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 795 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 178> <Delay = 4.13>
ST_206 : Operation 796 [10/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 796 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 179> <Delay = 4.13>
ST_207 : Operation 797 [9/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 797 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 180> <Delay = 4.13>
ST_208 : Operation 798 [8/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 798 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 181> <Delay = 4.13>
ST_209 : Operation 799 [7/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 799 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 182> <Delay = 4.13>
ST_210 : Operation 800 [6/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 800 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 183> <Delay = 4.13>
ST_211 : Operation 801 [5/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 801 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 184> <Delay = 4.13>
ST_212 : Operation 802 [4/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 802 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 185> <Delay = 4.13>
ST_213 : Operation 803 [3/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 803 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 186> <Delay = 4.13>
ST_214 : Operation 804 [2/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 804 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 187> <Delay = 4.13>
ST_215 : Operation 805 [1/36] (4.13ns)   --->   "%control_signal = srem i32 %result_V_16, i32 10" [guitar_effects.cpp:235]   --->   Operation 805 'srem' 'control_signal' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i32 %control_signal" [guitar_effects.cpp:254]   --->   Operation 806 'trunc' 'trunc_ln254' <Predicate = true> <Delay = 0.00>

State 216 <SV = 188> <Delay = 4.52>
ST_216 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i5 %trunc_ln254" [guitar_effects.cpp:254]   --->   Operation 807 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 808 [1/1] (4.52ns)   --->   "%mul_ln254 = mul i15 %sext_ln254, i15 400" [guitar_effects.cpp:254]   --->   Operation 808 'mul' 'mul_ln254' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 189> <Delay = 3.52>
ST_217 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln254_2 = sext i15 %mul_ln254" [guitar_effects.cpp:254]   --->   Operation 809 'sext' 'sext_ln254_2' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 810 [1/1] (3.52ns)   --->   "%add_ln254 = add i64 %sext_ln254_2, i64 %wah_coeffs_read" [guitar_effects.cpp:254]   --->   Operation 810 'add' 'add_ln254' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln254, i32 2, i32 63" [guitar_effects.cpp:254]   --->   Operation 811 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln254_1 = sext i62 %trunc_ln5" [guitar_effects.cpp:254]   --->   Operation 812 'sext' 'sext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 813 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln254_1" [guitar_effects.cpp:254]   --->   Operation 813 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 218 <SV = 190> <Delay = 7.30>
ST_218 : Operation 814 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 814 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 191> <Delay = 7.30>
ST_219 : Operation 815 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 815 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 192> <Delay = 7.30>
ST_220 : Operation 816 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 816 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 193> <Delay = 7.30>
ST_221 : Operation 817 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 817 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 194> <Delay = 7.30>
ST_222 : Operation 818 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 818 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 195> <Delay = 7.30>
ST_223 : Operation 819 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 819 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 196> <Delay = 7.30>
ST_224 : Operation 820 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [guitar_effects.cpp:254]   --->   Operation 820 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 197> <Delay = 7.30>
ST_225 : Operation 821 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [guitar_effects.cpp:254]   --->   Operation 821 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 198> <Delay = 3.17>
ST_226 : Operation 822 [1/1] (0.00ns)   --->   "%or_ln119 = or i32 %empty_50, i32 1" [guitar_effects.cpp:119]   --->   Operation 822 'or' 'or_ln119' <Predicate = (trunc_ln23)> <Delay = 0.00>
ST_226 : Operation 823 [1/1] (1.58ns)   --->   "%store_ln121 = store i32 %gmem_addr_1_read, i32 %p_0_0_0_i338" [guitar_effects.cpp:121]   --->   Operation 823 'store' 'store_ln121' <Predicate = (trunc_ln23)> <Delay = 1.58>
ST_226 : Operation 824 [1/1] (1.58ns)   --->   "%br_ln121 = br void %if.end41" [guitar_effects.cpp:121]   --->   Operation 824 'br' 'br_ln121' <Predicate = (trunc_ln23)> <Delay = 1.58>
ST_226 : Operation 825 [1/1] (0.00ns)   --->   "%empty_51 = phi i32 %or_ln119, void %if.then36, i32 %empty_50, void %if.end32" [guitar_effects.cpp:119]   --->   Operation 825 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_int = phi i32 %control_signal, void %if.then36, i32 %tmp_int_6, void %if.end32"   --->   Operation 826 'phi' 'tmp_int' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %tmp_last_V, void %if.end53, void %if.then52" [guitar_effects.cpp:131]   --->   Operation 827 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 828 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 828 'write' 'write_ln304' <Predicate = (!tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_226 : Operation 829 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %empty_51, i32 %empty_46" [guitar_effects.cpp:96]   --->   Operation 829 'store' 'store_ln96' <Predicate = (!tmp_last_V)> <Delay = 1.58>
ST_226 : Operation 830 [1/1] (0.00ns)   --->   "%p_0_0_0_i338_load = load i32 %p_0_0_0_i338" [guitar_effects.cpp:254]   --->   Operation 830 'load' 'p_0_0_0_i338_load' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_226 : Operation 831 [1/1] (1.00ns)   --->   "%write_ln254 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %debug_output, i32 %p_0_0_0_i338_load" [guitar_effects.cpp:254]   --->   Operation 831 'write' 'write_ln254' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_226 : Operation 832 [1/1] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %axilite_out, i32 %empty_51" [guitar_effects.cpp:104]   --->   Operation 832 'write' 'write_ln104' <Predicate = (tmp_last_V)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_226 : Operation 833 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 833 'write' 'write_ln304' <Predicate = (tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 227 <SV = 199> <Delay = 0.00>
ST_227 : Operation 834 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 0, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 834 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_227 : Operation 835 [1/1] (0.00ns)   --->   "%br_ln96 = br void %while.body_ifconv" [guitar_effects.cpp:96]   --->   Operation 835 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 228 <SV = 199> <Delay = 0.00>
ST_228 : Operation 836 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i2 %OUTPUT_r_V_user_V, i1 %OUTPUT_r_V_last_V, i5 %OUTPUT_r_V_id_V, i6 %OUTPUT_r_V_dest_V, i32 %tmp_int, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 1, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 836 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_228 : Operation 837 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [guitar_effects.cpp:140]   --->   Operation 837 'ret' 'ret_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('empty') [30]  (0 ns)
	'store' operation ('store_ln66', guitar_effects.cpp:66) of constant 0 on local variable 'empty' [103]  (1.59 ns)

 <State 2>: 4.91ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [106]  (0 ns)
	'add' operation ('empty_42') [110]  (1.82 ns)
	'store' operation ('store_ln0') of variable 'empty_42' on local variable 'empty' [115]  (1.59 ns)
	blocking operation 1.5 ns on control path)

 <State 3>: 5.69ns
The critical path consists of the following:
	'load' operation ('p_load80') on local variable 'empty_43' [122]  (0 ns)
	'add' operation ('empty_45') [126]  (2.11 ns)
	'store' operation ('store_ln0') of variable 'empty_45' on local variable 'empty_43' [131]  (1.59 ns)
	blocking operation 1.99 ns on control path)

 <State 4>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', guitar_effects.cpp:93) [141]  (0 ns)
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [142]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', guitar_effects.cpp:93) on port 'gmem' (guitar_effects.cpp:93) [143]  (7.3 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv18_i') [150]  (6.41 ns)

 <State 13>: 3.45ns
The critical path consists of the following:
	axis read operation ('empty_47') on port 'INPUT_r_V_data_V' [164]  (0 ns)
	'icmp' operation ('icmp_ln149', guitar_effects.cpp:149) [200]  (2.47 ns)
	'xor' operation ('xor_ln149', guitar_effects.cpp:149) [201]  (0 ns)
	'and' operation ('and_ln149', guitar_effects.cpp:149) [202]  (0 ns)
	'or' operation ('or_ln149', guitar_effects.cpp:149) [203]  (0.978 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [176]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [176]  (6.91 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'add' operation ('ret.V') [181]  (2.55 ns)
	'select' operation ('select_ln1048') [182]  (0 ns)
	'select' operation ('ret.V') [183]  (0 ns)
	'add' operation ('result', guitar_effects.cpp:148) [184]  (2.55 ns)
	'select' operation ('result', guitar_effects.cpp:147) [198]  (0 ns)
	'select' operation ('result', guitar_effects.cpp:149) [204]  (0.978 ns)

 <State 17>: 6.69ns
The critical path consists of the following:
	'load' operation ('compression_buffer_index_load', guitar_effects.cpp:170) on local variable 'compression_buffer_index' [208]  (0 ns)
	'add' operation ('add_ln170', guitar_effects.cpp:170) [215]  (2.55 ns)
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 52>: 4.13ns
The critical path consists of the following:
	'srem' operation ('compression_buffer_index', guitar_effects.cpp:170) [216]  (4.13 ns)

 <State 53>: 4.96ns
The critical path consists of the following:
	'call' operation ('call_ln67', guitar_effects.cpp:67) to 'guitar_effects_Pipeline_LPF_Loop' [218]  (4.96 ns)

 <State 54>: 2.47ns
The critical path consists of the following:
	'load' operation ('current_sample_2_load_1', guitar_effects.cpp:180) on local variable 'current_sample' [207]  (0 ns)
	'icmp' operation ('icmp_ln180', guitar_effects.cpp:180) [221]  (2.47 ns)

 <State 55>: 7.11ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [219]  (0 ns)
	'select' operation ('current_level', guitar_effects.cpp:180) [222]  (0.698 ns)
	'sitofp' operation ('conv31_i', guitar_effects.cpp:199) [236]  (6.41 ns)

 <State 56>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv31_i', guitar_effects.cpp:199) [236]  (6.41 ns)

 <State 57>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv31_i', guitar_effects.cpp:199) [236]  (6.41 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv31_i', guitar_effects.cpp:199) [236]  (6.41 ns)

 <State 59>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv31_i', guitar_effects.cpp:199) [236]  (6.41 ns)

 <State 60>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv31_i', guitar_effects.cpp:199) [236]  (6.41 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:199) [237]  (6.08 ns)

 <State 71>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv33_i', guitar_effects.cpp:200) [238]  (6.41 ns)

 <State 72>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv33_i', guitar_effects.cpp:200) [238]  (6.41 ns)

 <State 73>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv33_i', guitar_effects.cpp:200) [238]  (6.41 ns)

 <State 74>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv33_i', guitar_effects.cpp:200) [238]  (6.41 ns)

 <State 75>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv33_i', guitar_effects.cpp:200) [238]  (6.41 ns)

 <State 76>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv33_i', guitar_effects.cpp:200) [238]  (6.41 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:200) [239]  (5.7 ns)

 <State 78>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:200) [239]  (5.7 ns)

 <State 79>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:200) [239]  (5.7 ns)

 <State 80>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:200) [239]  (5.7 ns)

 <State 81>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [247]  (1.92 ns)
	'select' operation ('ush') [251]  (0.968 ns)

 <State 82>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [255]  (0 ns)
	'select' operation ('val') [259]  (4.42 ns)

 <State 83>: 6.69ns
The critical path consists of the following:
	'load' operation ('delay_buffer_index_load', guitar_effects.cpp:220) on local variable 'delay_buffer_index' [303]  (0 ns)
	'sub' operation ('sub_ln216', guitar_effects.cpp:216) [305]  (2.55 ns)
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 84>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv19_i', guitar_effects.cpp:191) [270]  (6.41 ns)

 <State 85>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv19_i', guitar_effects.cpp:191) [270]  (6.41 ns)

 <State 86>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv19_i', guitar_effects.cpp:191) [270]  (6.41 ns)

 <State 87>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv19_i', guitar_effects.cpp:191) [270]  (6.41 ns)

 <State 88>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv19_i', guitar_effects.cpp:191) [270]  (6.41 ns)

 <State 89>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 92>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 93>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 94>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 95>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 96>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 97>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 98>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('compression_factor', guitar_effects.cpp:191) [271]  (6.08 ns)

 <State 99>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv20_i', guitar_effects.cpp:192) [272]  (6.41 ns)

 <State 100>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv20_i', guitar_effects.cpp:192) [272]  (6.41 ns)

 <State 101>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv20_i', guitar_effects.cpp:192) [272]  (6.41 ns)

 <State 102>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv20_i', guitar_effects.cpp:192) [272]  (6.41 ns)

 <State 103>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv20_i', guitar_effects.cpp:192) [272]  (6.41 ns)

 <State 104>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv20_i', guitar_effects.cpp:192) [272]  (6.41 ns)

 <State 105>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:192) [273]  (5.7 ns)

 <State 106>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:192) [273]  (5.7 ns)

 <State 107>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:192) [273]  (5.7 ns)

 <State 108>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:192) [273]  (5.7 ns)

 <State 109>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [281]  (1.92 ns)
	'select' operation ('ush') [285]  (0.968 ns)

 <State 110>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [288]  (0 ns)
	'select' operation ('val') [293]  (4.42 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 117>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 118>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 119>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 120>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 121>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 122>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 123>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 124>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 125>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 126>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 127>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 128>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 129>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 130>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 131>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 132>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 133>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 134>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 135>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 136>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 137>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 138>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 139>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 140>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 141>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 142>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 143>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 144>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln216', guitar_effects.cpp:216) [306]  (4.13 ns)

 <State 145>: 5.72ns
The critical path consists of the following:
	'srem' operation ('delay_buffer_index', guitar_effects.cpp:220) [340]  (4.13 ns)
	'store' operation ('store_ln116', guitar_effects.cpp:116) of variable 'delay_buffer_index', guitar_effects.cpp:220 on local variable 'delay_buffer_index' [341]  (1.59 ns)

 <State 146>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('delay_buffer_addr_1', guitar_effects.cpp:216) [309]  (0 ns)
	'load' operation ('delay_buffer_load', guitar_effects.cpp:216) on array 'delay_buffer', guitar_effects.cpp:75 [310]  (3.25 ns)

 <State 147>: 3.25ns
The critical path consists of the following:
	'load' operation ('delay_buffer_load', guitar_effects.cpp:216) on array 'delay_buffer', guitar_effects.cpp:75 [310]  (3.25 ns)

 <State 148>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:216) [311]  (6.41 ns)

 <State 149>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:216) [311]  (6.41 ns)

 <State 150>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:216) [311]  (6.41 ns)

 <State 151>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:216) [311]  (6.41 ns)

 <State 152>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:216) [311]  (6.41 ns)

 <State 153>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv_i1', guitar_effects.cpp:216) [311]  (6.41 ns)

 <State 154>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:216) [312]  (5.7 ns)

 <State 155>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:216) [312]  (5.7 ns)

 <State 156>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:216) [312]  (5.7 ns)

 <State 157>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', guitar_effects.cpp:216) [312]  (5.7 ns)

 <State 158>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [320]  (1.92 ns)
	'select' operation ('ush') [324]  (0.968 ns)

 <State 159>: 6.97ns
The critical path consists of the following:
	'shl' operation ('r.V') [328]  (0 ns)
	'select' operation ('val') [332]  (4.42 ns)
	'sub' operation ('result.V') [333]  (2.55 ns)

 <State 160>: 6.91ns
The critical path consists of the following:
	'load' operation ('current_sample_2_load', guitar_effects.cpp:235) on local variable 'current_sample' [348]  (0 ns)
	'mul' operation ('mul_ln235', guitar_effects.cpp:235) [350]  (6.91 ns)

 <State 161>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln235', guitar_effects.cpp:235) [350]  (6.91 ns)

 <State 162>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln235_1', guitar_effects.cpp:235) [352]  (6.91 ns)

 <State 163>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln235_1', guitar_effects.cpp:235) [352]  (6.91 ns)

 <State 164>: 6.38ns
The critical path consists of the following:
	'sub' operation ('sub_ln235', guitar_effects.cpp:235) [353]  (3.55 ns)
	'select' operation ('select_ln235', guitar_effects.cpp:235) [359]  (0 ns)
	'sub' operation ('sub_ln235_1', guitar_effects.cpp:235) [360]  (2.08 ns)
	'select' operation ('select_ln235_1', guitar_effects.cpp:235) [361]  (0.756 ns)

 <State 165>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', guitar_effects.cpp:235) [362]  (6.28 ns)

 <State 166>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', guitar_effects.cpp:235) [362]  (6.28 ns)

 <State 167>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', guitar_effects.cpp:235) [362]  (6.28 ns)

 <State 168>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', guitar_effects.cpp:235) [362]  (6.28 ns)

 <State 169>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', guitar_effects.cpp:235) [362]  (6.28 ns)

 <State 170>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', guitar_effects.cpp:235) [362]  (6.28 ns)

 <State 171>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 172>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 173>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 174>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 175>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 176>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 177>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', guitar_effects.cpp:235) [363]  (6.72 ns)

 <State 178>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515) [371]  (1.64 ns)
	'select' operation ('ush') [375]  (0.697 ns)
	'shl' operation ('r.V') [379]  (0 ns)
	'select' operation ('val') [383]  (4.61 ns)

 <State 179>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V') [384]  (2.55 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [385]  (0.698 ns)

 <State 180>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 181>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 182>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 183>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 184>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 185>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 186>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 187>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 188>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 189>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 190>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 191>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 192>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 193>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 194>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 195>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 196>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 197>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 198>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 199>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 200>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 201>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 202>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 203>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 204>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 205>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 206>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 207>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 208>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 209>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 210>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 211>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 212>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 213>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 214>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 215>: 4.13ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:235) [386]  (4.13 ns)

 <State 216>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul_ln254', guitar_effects.cpp:254) [390]  (4.52 ns)

 <State 217>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln254', guitar_effects.cpp:254) [392]  (3.52 ns)

 <State 218>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 219>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 220>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 221>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 222>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 223>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 224>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [396]  (7.3 ns)

 <State 225>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', guitar_effects.cpp:254) on port 'gmem' (guitar_effects.cpp:254) [397]  (7.3 ns)

 <State 226>: 3.18ns
The critical path consists of the following:
	'or' operation ('or_ln119', guitar_effects.cpp:119) [349]  (0 ns)
	multiplexor before 'phi' operation ('empty_51', guitar_effects.cpp:119) with incoming values : ('empty_48', guitar_effects.cpp:104) ('or_ln109', guitar_effects.cpp:109) ('or_ln114', guitar_effects.cpp:114) ('or_ln119', guitar_effects.cpp:119) [402]  (1.59 ns)
	'phi' operation ('empty_51', guitar_effects.cpp:119) with incoming values : ('empty_48', guitar_effects.cpp:104) ('or_ln109', guitar_effects.cpp:109) ('or_ln114', guitar_effects.cpp:114) ('or_ln119', guitar_effects.cpp:119) [402]  (0 ns)
	'store' operation ('store_ln96', guitar_effects.cpp:96) of variable 'empty_51', guitar_effects.cpp:119 on local variable 'empty_46' [407]  (1.59 ns)

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
