ePixBoard:
  enable: True
  ForceWrite: False
  InitAfterConfig: False
  PollEn: True
  ePix100aFPGA:
    enable: True
    EpixFpgaRegisters:
      enable: True
      RunTriggerEnable: True
      RunTriggerDelay: 50000
      DaqTriggerEnable: True
      DaqTriggerDelay: 0x0
      AcqCountReset: False
      DacData: 0x9c40
      DigitalPowerEnable: True
      AnalogPowerEnable: True
      FpgaOutputEnable: True
      IDelayCtrlRdy: 0x1
      SeqCountReset: False
      AutoRunEnable: False
      AutoRunPeriod: 833333
      AutoRunPeriodMs: 24.67470
      AutoDaqEnable: False
      AcqToAsicR0Delay: 3000
      AcqToAsicR0DelayUs: 108.19855
      AsicR0ToAsicAcq: 20000
      AsicR0ToAsicAcqUs: 38.55422
      AsicAcqWidth: 20000
      AsicAcqWidthUs: 38.55422
      AsicAcqLToPPmatL: 200
      AsicAcqLToPPmatLUs: 1.54217
      AsicRoClkT: 0xA
      AdcClkHalfT: 0x1
      TotalPixelsToRead: 0x84c0
      AsicGR: True
      AsicAcq: False
      AsicRO: True
      AsicPpmat: True
      AsicPpbe: False
      AsicRoClk: False
      AsicPinGRControl: False
      AsicPinAcqControl: False
      AsicPinROControl: False
      AsicPinPpmatControl: True
      AsicPinPpbeControl: False
      AsicPinROClkControl: False
      AdcPatternEnable: False
      AsicR0Width: 0x1e
      AsicR0WidthUs: 0.23133
      AsicPPmatToReadout: 11200
      AsicPPmatToReadoutUs: 107.95181
      PgpTrigEn: True
      RequestStartup: False
      AdcPipelineDelayA0: 0x1c
      AdcPipelineDelayA1: 0x1d
      AdcPipelineDelayA2: 0x1d
      AdcPipelineDelayA3: 0x1b
    EpixFpgaExtRegisters:
      enable: False
      GhostCorrEn: False
      OversampleEn: False
      OversampleSize: 0x0
      DebugOut: 0x0
      InjStartDly: 0x0
      InjStopDly: 0x0
      InjSkip: 0x0
      InjSyncEn: False
      BankPipelineDly00: 0x0
      BankPipelineDly01: 0x0
      BankPipelineDly02: 0x0
      BankPipelineDly03: 0x0
      BankPipelineDly04: 0x0
      BankPipelineDly05: 0x0
      BankPipelineDly06: 0x0
      BankPipelineDly07: 0x0
      BankPipelineDly08: 0x0
      BankPipelineDly09: 0x0
      BankPipelineDly10: 0x0
      BankPipelineDly11: 0x0
      BankPipelineDly12: 0x0
      BankPipelineDly13: 0x0
      BankPipelineDly14: 0x0
      BankPipelineDly15: 0x0
    Oscilloscope:
      enable: True
      ArmReg: False
      TrigReg: False
      ScopeEnable: False
      TriggerEdge: Falling
      TriggerChannel: TrigReg
      TriggerMode: Never
      TriggerAdcThresh: 0
      TriggerHoldoff: 0
      TriggerOffset: 0
      TraceLength: 0
      SkipSamples: 0
      InputChannelA: ASIC0_B0
      InputChannelB: ASIC0_B0
      TriggerDelay: 0
    Epix100aAsic[0]:
      enable: True
      MonostPulser: 0x0
      PulserSync: 0x0
      PixelDummy: 0x0
      Pulser: 0x0
      pbit: False
      atest: False
      test: False
      sba_test: False
      hrtest: False
      PulserR: False
      DigMon1: 0x0
      DigMon2: 0x0
      PulserDac: 0x3
      TpsGr: 0x3
      Dm1En: False
      Dm2En: False
      SLVDSbit: True
      VRef: 0x16
      VRefLow: 0x3
      TPS_tcomp: True
      TPS_MUX: 0x0
      TPS_Monost: 0x3
      S2d0Gr: 0x3
      S2d1Gr: 0x3
      PpOcbS2d: True
      Ocb: 0x3
      Monost: 0x3
      FastppEnable: True
      Preamp: 0x4
      PixelCb: 0x4
      Vld1_b: 0x1
      S2dTComp: True
      FilterDac: 0x21
      TC: 0x0
      S2d: 0x3
      S2dDacBias: 0x3
      TpsTcDac: 0x0
      TpsDac: 0x16
      S2d0TcDac: 0x1
      S2d0Dac: 0x16
      TestBe: False
      IsEn: False
      DelExec: False
      DelCckRef: False
      ro_rst_exten: False
      RowStartAddr: 0x200
      RowStopAddr: 0x361
      ColStartAddr: 0x7f
      ColStopAddr: 0x5f
      S2d2Gr: 0x3
      S2d3Gr: 0x3
      S2d1TcDac: 0x1
      S2d1Dac: 0x16
      S2d2TcDac: 0x1
      S2d2Dac: 0x16
      S2d3TcDac: 0x1
      S2d3Dac: 0x16
    Epix100aAsic[1]:
      enable: True
      MonostPulser: 0x0
      PulserSync: 0x0
      PixelDummy: 0x0
      Pulser: 0x0
      pbit: False
      atest: False
      test: False
      sba_test: False
      hrtest: False
      PulserR: False
      DigMon1: 0x0
      DigMon2: 0x0
      PulserDac: 0x3
      TpsGr: 0x3
      Dm1En: False
      Dm2En: False
      SLVDSbit: True
      VRef: 0x16
      VRefLow: 0x3
      TPS_tcomp: True
      TPS_MUX: 0x0
      TPS_Monost: 0x3
      S2d0Gr: 0x3
      S2d1Gr: 0x3
      PpOcbS2d: True
      Ocb: 0x3
      Monost: 0x3
      FastppEnable: True
      Preamp: 0x4
      PixelCb: 0x4
      Vld1_b: 0x1
      S2dTComp: True
      FilterDac: 0x21
      TC: 0x0
      S2d: 0x3
      S2dDacBias: 0x3
      TpsTcDac: 0x0
      TpsDac: 0x16
      S2d0TcDac: 0x1
      S2d0Dac: 0x16
      TestBe: False
      IsEn: False
      DelExec: False
      DelCckRef: False
      ro_rst_exten: False
      RowStartAddr: 0x200
      RowStopAddr: 0x361
      ColStartAddr: 0x7f
      ColStopAddr: 0x5f
      S2d2Gr: 0x3
      S2d3Gr: 0x3
      S2d1TcDac: 0x1
      S2d1Dac: 0x16
      S2d2TcDac: 0x1
      S2d2Dac: 0x16
      S2d3TcDac: 0x1
      S2d3Dac: 0x16
    Epix100aAsic[2]:
      enable: True
      MonostPulser: 0x0
      PulserSync: 0x0
      PixelDummy: 0x0
      Pulser: 0x0
      pbit: False
      atest: False
      test: False
      sba_test: False
      hrtest: False
      PulserR: False
      DigMon1: 0x0
      DigMon2: 0x0
      PulserDac: 0x3
      TpsGr: 0x3
      Dm1En: False
      Dm2En: False
      SLVDSbit: True
      VRef: 0x16
      VRefLow: 0x3
      TPS_tcomp: True
      TPS_MUX: 0x0
      TPS_Monost: 0x3
      S2d0Gr: 0x3
      S2d1Gr: 0x3
      PpOcbS2d: True
      Ocb: 0x3
      Monost: 0x3
      FastppEnable: True
      Preamp: 0x4
      PixelCb: 0x4
      Vld1_b: 0x1
      S2dTComp: True
      FilterDac: 0x21
      TC: 0x0
      S2d: 0x3
      S2dDacBias: 0x3
      TpsTcDac: 0x0
      TpsDac: 0x16
      S2d0TcDac: 0x1
      S2d0Dac: 0x16
      TestBe: False
      IsEn: False
      DelExec: False
      DelCckRef: False
      ro_rst_exten: False
      RowStartAddr: 0x200
      RowStopAddr: 0x361
      ColStartAddr: 0x7f
      ColStopAddr: 0x5f
      S2d2Gr: 0x3
      S2d3Gr: 0x3
      S2d1TcDac: 0x1
      S2d1Dac: 0x16
      S2d2TcDac: 0x1
      S2d2Dac: 0x16
      S2d3TcDac: 0x1
      S2d3Dac: 0x16
    Epix100aAsic[3]:
      enable: True
      MonostPulser: 0x0
      PulserSync: 0x0
      PixelDummy: 0x0
      Pulser: 0x0
      pbit: False
      atest: False
      test: False
      sba_test: False
      hrtest: False
      PulserR: False
      DigMon1: 0x0
      DigMon2: 0x0
      PulserDac: 0x3
      TpsGr: 0x3
      Dm1En: False
      Dm2En: False
      SLVDSbit: True
      VRef: 0x16
      VRefLow: 0x3
      TPS_tcomp: True
      TPS_MUX: 0x0
      TPS_Monost: 0x3
      S2d0Gr: 0x3
      S2d1Gr: 0x3
      PpOcbS2d: True
      Ocb: 0x3
      Monost: 0x3
      FastppEnable: True
      Preamp: 0x4
      PixelCb: 0x4
      Vld1_b: 0x1
      S2dTComp: True
      FilterDac: 0x21
      TC: 0x0
      S2d: 0x3
      S2dDacBias: 0x3
      TpsTcDac: 0x0
      TpsDac: 0x16
      S2d0TcDac: 0x1
      S2d0Dac: 0x16
      TestBe: False
      IsEn: False
      DelExec: False
      DelCckRef: False
      ro_rst_exten: False
      RowStartAddr: 0x200
      RowStopAddr: 0x361
      ColStartAddr: 0x7f
      ColStopAddr: 0x5f
      S2d2Gr: 0x3
      S2d3Gr: 0x3
      S2d1TcDac: 0x1
      S2d1Dac: 0x16
      S2d2TcDac: 0x1
      S2d2Dac: 0x16
      S2d3TcDac: 0x1
      S2d3Dac: 0x16
    Pgp4Axi:
      enable: False
    SlowAdcRegisters:
      enable: False
      StreamEn: False
      StreamPeriod: 0
    Ad9249RdoutAdc[0]:
      enable: False
      ChannelDelay[0]: 0x0
      ChannelDelay[1]: 0x0
      ChannelDelay[2]: 0x0
      ChannelDelay[3]: 0x0
      ChannelDelay[4]: 0x0
      ChannelDelay[5]: 0x0
      ChannelDelay[6]: 0x0
      ChannelDelay[7]: 0x0
      FrameDelay: 0x0
      Invert: False
    Ad9249RdoutAdc[1]:
      enable: False
      ChannelDelay[0]: 0x0
      ChannelDelay[1]: 0x0
      ChannelDelay[2]: 0x0
      ChannelDelay[3]: 0x0
      ChannelDelay[4]: 0x0
      ChannelDelay[5]: 0x0
      ChannelDelay[6]: 0x0
      ChannelDelay[7]: 0x0
      FrameDelay: 0x0
      Invert: False
    Ad9249RdoutAdc[2]:
      enable: False
      ChannelDelay[0]: 0x0
      ChannelDelay[1]: 0x0
      ChannelDelay[2]: 0x0
      ChannelDelay[3]: 0x0
      FrameDelay: 0x0
      Invert: False
    Ad9249ConfigAdc[0]:
      enable: False
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'Off'
      DevIndexMask_DataCh[0]: 0b0
      DevIndexMask_DataCh[1]: 0b0
      DevIndexMask_FCO: 0b0
      DevIndexMask_DCO: 0b0
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: 0x0
      OutputInvert: False
      OutputFormat: Offset Binary
      UserPatt1Lsb: 0x0
      UserPatt1Msb: 0x0
      UserPatt2Lsb: 0x0
      UserPatt2Msb: 0x0
      LvdsLsbFirst: False
    Ad9249ConfigAdc[1]:
      enable: False
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'Off'
      DevIndexMask_DataCh[0]: 0b0
      DevIndexMask_DataCh[1]: 0b0
      DevIndexMask_FCO: 0b0
      DevIndexMask_DCO: 0b0
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: 0x0
      OutputInvert: False
      OutputFormat: Offset Binary
      UserPatt1Lsb: 0x0
      UserPatt1Msb: 0x0
      UserPatt2Lsb: 0x0
      UserPatt2Msb: 0x0
      LvdsLsbFirst: False
    Ad9249ConfigAdc[2]:
      enable: False
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'Off'
      DevIndexMask_DataCh[0]: 0b0
      DevIndexMask_DataCh[1]: 0b0
      DevIndexMask_FCO: 0b0
      DevIndexMask_DCO: 0b0
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: 0x0
      OutputInvert: False
      OutputFormat: Offset Binary
      UserPatt1Lsb: 0x0
      UserPatt1Msb: 0x0
      UserPatt2Lsb: 0x0
      UserPatt2Msb: 0x0
      LvdsLsbFirst: False
    MicronN25Q:
      enable: True
      PasswordLock: 0x0
      ModeReg: 0x0
      AddrReg: 0x0
      CmdReg: 0x0
      DataReg: '[0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
        0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
        0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
        0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,
        0x0, 0x0, 0x0, 0x0, 0x0, 0x0]'
    MicroblazeLog:
      enable: True
  runControl:
    enable: True
    runState: Stopped
    runRate: 1 Hz
