// Seed: 1397922897
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri id_2,
    output wor id_3,
    output wor id_4,
    output supply1 id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8
);
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input wire id_13,
    input wand id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri id_17
);
  supply1 id_19;
  assign id_19 = 1;
  uwire id_20 = id_8;
  assign id_19 = id_3;
  assign id_1  = id_14;
  module_0(
      id_20, id_11, id_20, id_1, id_19, id_20, id_6, id_20, id_20
  );
endmodule
