// Seed: 3113493978
module module_0 ();
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    output logic id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12
);
  always begin : LABEL_0
    id_8 <= -1;
  end
  module_0 modCall_1 ();
  wire id_14;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 ();
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = id_10;
endmodule
