// Seed: 2499048581
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4, id_5;
endmodule
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire module_1,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    output wor id_10
);
  logic id_12[-1 : 1];
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
