
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000158fc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001460  08015ae0  08015ae0  00025ae0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016f40  08016f40  0003208c  2**0
                  CONTENTS
  4 .ARM          00000000  08016f40  08016f40  0003208c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08016f40  08016f40  0003208c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016f40  08016f40  00026f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016f44  08016f44  00026f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000208c  20000000  08016f48  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bfc  2000208c  08018fd4  0003208c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002c88  08018fd4  00032c88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003208c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a84a  00000000  00000000  000320bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007f64  00000000  00000000  0007c906  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000023f0  00000000  00000000  00084870  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f80  00000000  00000000  00086c60  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035c12  00000000  00000000  00088be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003054f  00000000  00000000  000be7f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00126f70  00000000  00000000  000eed41  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00215cb1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009e70  00000000  00000000  00215d2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000208c 	.word	0x2000208c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015ac4 	.word	0x08015ac4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20002090 	.word	0x20002090
 800021c:	08015ac4 	.word	0x08015ac4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4814      	ldr	r0, [pc, #80]	; (8000d60 <BiasMenu_DrawMainMenu+0x68>)
 8000d10:	f00f ff76 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f8f0 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("POS", 15,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8000d18:	f240 23fd 	movw	r3, #765	; 0x2fd
 8000d1c:	9301      	str	r3, [sp, #4]
 8000d1e:	2302      	movs	r3, #2
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	2300      	movs	r3, #0
 8000d24:	22d2      	movs	r2, #210	; 0xd2
 8000d26:	210f      	movs	r1, #15
 8000d28:	480e      	ldr	r0, [pc, #56]	; (8000d64 <BiasMenu_DrawMainMenu+0x6c>)
 8000d2a:	f00f ff69 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("NEG", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8000d2e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8000d32:	9301      	str	r3, [sp, #4]
 8000d34:	2302      	movs	r3, #2
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	2300      	movs	r3, #0
 8000d3a:	22d2      	movs	r2, #210	; 0xd2
 8000d3c:	2161      	movs	r1, #97	; 0x61
 8000d3e:	480a      	ldr	r0, [pc, #40]	; (8000d68 <BiasMenu_DrawMainMenu+0x70>)
 8000d40:	f00f ff5e 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GND",  190, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8000d44:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	2300      	movs	r3, #0
 8000d50:	22d2      	movs	r2, #210	; 0xd2
 8000d52:	21be      	movs	r1, #190	; 0xbe
 8000d54:	4805      	ldr	r0, [pc, #20]	; (8000d6c <BiasMenu_DrawMainMenu+0x74>)
 8000d56:	f00f ff53 	bl	8010c00 <ILI9341_Draw_Text>

}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	08015ae0 	.word	0x08015ae0
 8000d64:	08015aec 	.word	0x08015aec
 8000d68:	08015af0 	.word	0x08015af0
 8000d6c:	08015af4 	.word	0x08015af4

08000d70 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d74:	f00f ff85 	bl	8010c82 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f010 fbdb 	bl	8011534 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d7e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d82:	f010 f9bd 	bl	8011100 <ILI9341_Fill_Screen>

}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d92:	2300      	movs	r3, #0
 8000d94:	9301      	str	r3, [sp, #4]
 8000d96:	2301      	movs	r3, #1
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d9e:	220a      	movs	r2, #10
 8000da0:	210a      	movs	r1, #10
 8000da2:	4806      	ldr	r0, [pc, #24]	; (8000dbc <DM_PostInit+0x30>)
 8000da4:	f00f ff2c 	bl	8010c00 <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000da8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000dac:	f008 fa7a 	bl	80092a4 <HAL_Delay>

	DM_RefreshScreen();
 8000db0:	f000 fd56 	bl	8001860 <DM_RefreshScreen>
	#ifdef EVENT_MENU_DEBUG
		  printf("Init Completed\n");
	#endif


}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	08015af8 	.word	0x08015af8

08000dc0 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000dc6:	f004 fbc3 	bl	8005550 <ToplevelMenu_getStatus>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d015      	beq.n	8000dfc <DM_UpdateDisplay+0x3c>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(ToplevelMenu_getStatus())
 8000dd0:	f004 fbbe 	bl	8005550 <ToplevelMenu_getStatus>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d008      	beq.n	8000dec <DM_UpdateDisplay+0x2c>
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	d00a      	beq.n	8000df4 <DM_UpdateDisplay+0x34>
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d000      	beq.n	8000de4 <DM_UpdateDisplay+0x24>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000de2:	e083      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000de4:	2001      	movs	r0, #1
 8000de6:	f003 f8cf 	bl	8003f88 <ToplevelMenu_DrawMenu>
				break;
 8000dea:	e07f      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000dec:	2002      	movs	r0, #2
 8000dee:	f003 f8cb 	bl	8003f88 <ToplevelMenu_DrawMenu>
				break;
 8000df2:	e07b      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000df4:	2003      	movs	r0, #3
 8000df6:	f003 f8c7 	bl	8003f88 <ToplevelMenu_DrawMenu>
				break;
 8000dfa:	e077      	b.n	8000eec <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000dfc:	f004 fa0c 	bl	8005218 <FuncMenu_getStatus>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d015      	beq.n	8000e32 <DM_UpdateDisplay+0x72>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(FuncMenu_getStatus())
 8000e06:	f004 fa07 	bl	8005218 <FuncMenu_getStatus>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d008      	beq.n	8000e22 <DM_UpdateDisplay+0x62>
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	d00a      	beq.n	8000e2a <DM_UpdateDisplay+0x6a>
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d000      	beq.n	8000e1a <DM_UpdateDisplay+0x5a>
				FuncMenu_DrawMenu(ENABLE_FUNC_AUX_MENU);

				break;

			default:
				break;
 8000e18:	e068      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	f002 fb06 	bl	800342c <FuncMenu_DrawMenu>
				break;
 8000e20:	e064      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000e22:	2002      	movs	r0, #2
 8000e24:	f002 fb02 	bl	800342c <FuncMenu_DrawMenu>
				break;
 8000e28:	e060      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				FuncMenu_DrawMenu(ENABLE_FUNC_AUX_MENU);
 8000e2a:	2003      	movs	r0, #3
 8000e2c:	f002 fafe 	bl	800342c <FuncMenu_DrawMenu>
				break;
 8000e30:	e05c      	b.n	8000eec <DM_UpdateDisplay+0x12c>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000e32:	f004 fb0f 	bl	8005454 <GainMenu_getStatus>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d015      	beq.n	8000e68 <DM_UpdateDisplay+0xa8>

		#ifdef EVENT_MENU_DEBUG
			  printf("GainMenu_DrawMenu\n");
		#endif

		switch(GainMenu_getStatus())
 8000e3c:	f004 fb0a 	bl	8005454 <GainMenu_getStatus>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d008      	beq.n	8000e58 <DM_UpdateDisplay+0x98>
 8000e46:	2b03      	cmp	r3, #3
 8000e48:	d00a      	beq.n	8000e60 <DM_UpdateDisplay+0xa0>
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d000      	beq.n	8000e50 <DM_UpdateDisplay+0x90>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);

				break;

			default:
				break;
 8000e4e:	e04d      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f002 ffbf 	bl	8003dd4 <GainMenu_DrawMenu>
				break;
 8000e56:	e049      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e58:	2002      	movs	r0, #2
 8000e5a:	f002 ffbb 	bl	8003dd4 <GainMenu_DrawMenu>
				break;
 8000e5e:	e045      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);
 8000e60:	2003      	movs	r0, #3
 8000e62:	f002 ffb7 	bl	8003dd4 <GainMenu_DrawMenu>
				break;
 8000e66:	e041      	b.n	8000eec <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e68:	f004 f8da 	bl	8005020 <FreqMenu_getStatus>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d026      	beq.n	8000ec0 <DM_UpdateDisplay+0x100>
			  printf("FreqMenu_DrawMenu\n");
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e72:	f004 f8d5 	bl	8005020 <FreqMenu_getStatus>
 8000e76:	4603      	mov	r3, r0
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	d835      	bhi.n	8000eea <DM_UpdateDisplay+0x12a>
 8000e7e:	a201      	add	r2, pc, #4	; (adr r2, 8000e84 <DM_UpdateDisplay+0xc4>)
 8000e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e84:	08000e99 	.word	0x08000e99
 8000e88:	08000ea1 	.word	0x08000ea1
 8000e8c:	08000ea9 	.word	0x08000ea9
 8000e90:	08000eb1 	.word	0x08000eb1
 8000e94:	08000eb9 	.word	0x08000eb9
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f000 fd45 	bl	8001928 <FreqMenu_DrawMenu>

				break;
 8000e9e:	e025      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000ea0:	2002      	movs	r0, #2
 8000ea2:	f000 fd41 	bl	8001928 <FreqMenu_DrawMenu>
				break;
 8000ea6:	e021      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f000 fd3d 	bl	8001928 <FreqMenu_DrawMenu>

				break;
 8000eae:	e01d      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000eb0:	2004      	movs	r0, #4
 8000eb2:	f000 fd39 	bl	8001928 <FreqMenu_DrawMenu>
				break;
 8000eb6:	e019      	b.n	8000eec <DM_UpdateDisplay+0x12c>

			case ENABLE_FREQ_PRESCALER_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESCALER_MENU);
 8000eb8:	2005      	movs	r0, #5
 8000eba:	f000 fd35 	bl	8001928 <FreqMenu_DrawMenu>
				break;
 8000ebe:	e015      	b.n	8000eec <DM_UpdateDisplay+0x12c>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000ec0:	f003 fb4c 	bl	800455c <BiasMenu_getStatus>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <DM_UpdateDisplay+0x112>

		#ifdef EVENT_MENU_DEBUG
			  printf("BiasMenu_DrawMenu\n");
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff04 	bl	8000cd8 <BiasMenu_DrawMenu>
		ILI9341_Draw_Text(encoder_value, 220, 20, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	#endif //ENCODER_DEBUG



}
 8000ed0:	e00c      	b.n	8000eec <DM_UpdateDisplay+0x12c>
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000ed2:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	2301      	movs	r3, #1
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	2300      	movs	r3, #0
 8000ede:	2232      	movs	r2, #50	; 0x32
 8000ee0:	210a      	movs	r1, #10
 8000ee2:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <DM_UpdateDisplay+0x134>)
 8000ee4:	f00f fe8c 	bl	8010c00 <ILI9341_Draw_Text>
}
 8000ee8:	e000      	b.n	8000eec <DM_UpdateDisplay+0x12c>
				break;
 8000eea:	bf00      	nop
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	08015b08 	.word	0x08015b08

08000ef8 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

	_DisplayOutputSignalHertz(140, 45);
 8000efc:	212d      	movs	r1, #45	; 0x2d
 8000efe:	208c      	movs	r0, #140	; 0x8c
 8000f00:	f000 f99e 	bl	8001240 <_DisplayOutputSignalHertz>
	_DisplayOutputSignalVpp(175, 70);
 8000f04:	2146      	movs	r1, #70	; 0x46
 8000f06:	20af      	movs	r0, #175	; 0xaf
 8000f08:	f000 f9ea 	bl	80012e0 <_DisplayOutputSignalVpp>
	_DisplayOutputSignalDecibels(138, 95);
 8000f0c:	215f      	movs	r1, #95	; 0x5f
 8000f0e:	208a      	movs	r0, #138	; 0x8a
 8000f10:	f000 fa44 	bl	800139c <_DisplayOutputSignalDecibels>
	_DisplayOutputSignalOffset(161, 120);
 8000f14:	2178      	movs	r1, #120	; 0x78
 8000f16:	20a1      	movs	r0, #161	; 0xa1
 8000f18:	f000 fab4 	bl	8001484 <_DisplayOutputSignalOffset>
	_DisplayOutputWaveformIcons(80, 160, 245, 160);
 8000f1c:	23a0      	movs	r3, #160	; 0xa0
 8000f1e:	22f5      	movs	r2, #245	; 0xf5
 8000f20:	21a0      	movs	r1, #160	; 0xa0
 8000f22:	2050      	movs	r0, #80	; 0x50
 8000f24:	f000 fb4e 	bl	80015c4 <_DisplayOutputWaveformIcons>

	DM_DisplayInputTriggerStatus();
 8000f28:	f000 f806 	bl	8000f38 <DM_DisplayInputTriggerStatus>
	DM_DisplayInputTriggerTimerHertz(200, 17);
 8000f2c:	2111      	movs	r1, #17
 8000f2e:	20c8      	movs	r0, #200	; 0xc8
 8000f30:	f000 f888 	bl	8001044 <DM_DisplayInputTriggerTimerHertz>

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <DM_DisplayInputTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayInputTriggerStatus()
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af02      	add	r7, sp, #8

	uint16_t text_x_pos = 240;
 8000f3e:	23f0      	movs	r3, #240	; 0xf0
 8000f40:	80fb      	strh	r3, [r7, #6]
	uint16_t text_y_pos = 1;
 8000f42:	2301      	movs	r3, #1
 8000f44:	80bb      	strh	r3, [r7, #4]
	// eTriggerInputMode
	switch(IT_GetActiveTriggerMode())
 8000f46:	f005 fd3d 	bl	80069c4 <IT_GetActiveTriggerMode>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d027      	beq.n	8000fa0 <DM_DisplayInputTriggerStatus+0x68>
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d048      	beq.n	8000fe6 <DM_DisplayInputTriggerStatus+0xae>
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d000      	beq.n	8000f5a <DM_DisplayInputTriggerStatus+0x22>
			else
				ILI9341_Draw_Text("T:ADC ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
			break;

	}
}
 8000f58:	e068      	b.n	800102c <DM_DisplayInputTriggerStatus+0xf4>
			if(IT_GetTriggerStatus())
 8000f5a:	f005 fd4f 	bl	80069fc <IT_GetTriggerStatus>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00e      	beq.n	8000f82 <DM_DisplayInputTriggerStatus+0x4a>
				ILI9341_Draw_Text("T:TIM ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8000f64:	4b33      	ldr	r3, [pc, #204]	; (8001034 <DM_DisplayInputTriggerStatus+0xfc>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	88b8      	ldrh	r0, [r7, #4]
 8000f6c:	88f9      	ldrh	r1, [r7, #6]
 8000f6e:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 8000f72:	9201      	str	r2, [sp, #4]
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2300      	movs	r3, #0
 8000f78:	4602      	mov	r2, r0
 8000f7a:	482f      	ldr	r0, [pc, #188]	; (8001038 <DM_DisplayInputTriggerStatus+0x100>)
 8000f7c:	f00f fe40 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8000f80:	e054      	b.n	800102c <DM_DisplayInputTriggerStatus+0xf4>
				ILI9341_Draw_Text("T:TIM ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 8000f82:	4b2c      	ldr	r3, [pc, #176]	; (8001034 <DM_DisplayInputTriggerStatus+0xfc>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	88b8      	ldrh	r0, [r7, #4]
 8000f8a:	88f9      	ldrh	r1, [r7, #6]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	9201      	str	r2, [sp, #4]
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8000f96:	4602      	mov	r2, r0
 8000f98:	4827      	ldr	r0, [pc, #156]	; (8001038 <DM_DisplayInputTriggerStatus+0x100>)
 8000f9a:	f00f fe31 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8000f9e:	e045      	b.n	800102c <DM_DisplayInputTriggerStatus+0xf4>
			if(IT_GetTriggerStatus())
 8000fa0:	f005 fd2c 	bl	80069fc <IT_GetTriggerStatus>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d00e      	beq.n	8000fc8 <DM_DisplayInputTriggerStatus+0x90>
				ILI9341_Draw_Text("T:COMP", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8000faa:	4b22      	ldr	r3, [pc, #136]	; (8001034 <DM_DisplayInputTriggerStatus+0xfc>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	88b8      	ldrh	r0, [r7, #4]
 8000fb2:	88f9      	ldrh	r1, [r7, #6]
 8000fb4:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 8000fb8:	9201      	str	r2, [sp, #4]
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	481e      	ldr	r0, [pc, #120]	; (800103c <DM_DisplayInputTriggerStatus+0x104>)
 8000fc2:	f00f fe1d 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8000fc6:	e031      	b.n	800102c <DM_DisplayInputTriggerStatus+0xf4>
				ILI9341_Draw_Text("T:COMP", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 8000fc8:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <DM_DisplayInputTriggerStatus+0xfc>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	88b8      	ldrh	r0, [r7, #4]
 8000fd0:	88f9      	ldrh	r1, [r7, #6]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	9201      	str	r2, [sp, #4]
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8000fdc:	4602      	mov	r2, r0
 8000fde:	4817      	ldr	r0, [pc, #92]	; (800103c <DM_DisplayInputTriggerStatus+0x104>)
 8000fe0:	f00f fe0e 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8000fe4:	e022      	b.n	800102c <DM_DisplayInputTriggerStatus+0xf4>
			if(IT_GetTriggerStatus())
 8000fe6:	f005 fd09 	bl	80069fc <IT_GetTriggerStatus>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d00e      	beq.n	800100e <DM_DisplayInputTriggerStatus+0xd6>
				ILI9341_Draw_Text("T:ADC ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_FGCOLOUR , text_size, HIGHLIGHT_TEXT_BGCOLOUR);
 8000ff0:	4b10      	ldr	r3, [pc, #64]	; (8001034 <DM_DisplayInputTriggerStatus+0xfc>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	88b8      	ldrh	r0, [r7, #4]
 8000ff8:	88f9      	ldrh	r1, [r7, #6]
 8000ffa:	f644 42f6 	movw	r2, #19702	; 0x4cf6
 8000ffe:	9201      	str	r2, [sp, #4]
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2300      	movs	r3, #0
 8001004:	4602      	mov	r2, r0
 8001006:	480e      	ldr	r0, [pc, #56]	; (8001040 <DM_DisplayInputTriggerStatus+0x108>)
 8001008:	f00f fdfa 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 800100c:	e00d      	b.n	800102a <DM_DisplayInputTriggerStatus+0xf2>
				ILI9341_Draw_Text("T:ADC ", text_x_pos, text_y_pos, HIGHLIGHT_TEXT_BGCOLOUR , text_size, HIGHLIGHT_TEXT_FGCOLOUR);
 800100e:	4b09      	ldr	r3, [pc, #36]	; (8001034 <DM_DisplayInputTriggerStatus+0xfc>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b29b      	uxth	r3, r3
 8001014:	88b8      	ldrh	r0, [r7, #4]
 8001016:	88f9      	ldrh	r1, [r7, #6]
 8001018:	2200      	movs	r2, #0
 800101a:	9201      	str	r2, [sp, #4]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001022:	4602      	mov	r2, r0
 8001024:	4806      	ldr	r0, [pc, #24]	; (8001040 <DM_DisplayInputTriggerStatus+0x108>)
 8001026:	f00f fdeb 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 800102a:	bf00      	nop
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000000 	.word	0x20000000
 8001038:	08015b2c 	.word	0x08015b2c
 800103c:	08015b34 	.word	0x08015b34
 8001040:	08015b3c 	.word	0x08015b3c

08001044 <DM_DisplayInputTriggerTimerHertz>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayInputTriggerTimerHertz(uint16_t xpos, uint16_t ypos)
{
 8001044:	b590      	push	{r4, r7, lr}
 8001046:	b095      	sub	sp, #84	; 0x54
 8001048:	af02      	add	r7, sp, #8
 800104a:	4603      	mov	r3, r0
 800104c:	460a      	mov	r2, r1
 800104e:	80fb      	strh	r3, [r7, #6]
 8001050:	4613      	mov	r3, r2
 8001052:	80bb      	strh	r3, [r7, #4]
	if(IT_GetTriggerStatus())
 8001054:	f005 fcd2 	bl	80069fc <IT_GetTriggerStatus>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 80d0 	beq.w	8001200 <DM_DisplayInputTriggerTimerHertz+0x1bc>
	{
		if(IT_GetAverageFreqCountHertz() < 1000)
 8001060:	f005 fca2 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 8001064:	eeb0 7a40 	vmov.f32	s14, s0
 8001068:	eddf 7a6e 	vldr	s15, [pc, #440]	; 8001224 <DM_DisplayInputTriggerTimerHertz+0x1e0>
 800106c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001074:	d527      	bpl.n	80010c6 <DM_DisplayInputTriggerTimerHertz+0x82>
		{
			char avg_freq_count_hertz[13] = {};
 8001076:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	731a      	strb	r2, [r3, #12]
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%7.1f Hz", IT_GetAverageFreqCountHertz());
 8001084:	f005 fc90 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 8001088:	ee10 3a10 	vmov	r3, s0
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fa83 	bl	8000598 <__aeabi_f2d>
 8001092:	4603      	mov	r3, r0
 8001094:	460c      	mov	r4, r1
 8001096:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800109a:	e9cd 3400 	strd	r3, r4, [sp]
 800109e:	4a62      	ldr	r2, [pc, #392]	; (8001228 <DM_DisplayInputTriggerTimerHertz+0x1e4>)
 80010a0:	210d      	movs	r1, #13
 80010a2:	f011 f969 	bl	8012378 <sniprintf>
			ILI9341_Draw_Text(avg_freq_count_hertz, xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 80010a6:	4b61      	ldr	r3, [pc, #388]	; (800122c <DM_DisplayInputTriggerTimerHertz+0x1e8>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	88bc      	ldrh	r4, [r7, #4]
 80010ae:	88f9      	ldrh	r1, [r7, #6]
 80010b0:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80010b4:	2200      	movs	r2, #0
 80010b6:	9201      	str	r2, [sp, #4]
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010be:	4622      	mov	r2, r4
 80010c0:	f00f fd9e 	bl	8010c00 <ILI9341_Draw_Text>
	}
	else
	{
		ILI9341_Draw_Text("                   ", xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
	}
}
 80010c4:	e0aa      	b.n	800121c <DM_DisplayInputTriggerTimerHertz+0x1d8>
		else if(IT_GetAverageFreqCountHertz() < 10000)
 80010c6:	f005 fc6f 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 80010ca:	eeb0 7a40 	vmov.f32	s14, s0
 80010ce:	eddf 7a58 	vldr	s15, [pc, #352]	; 8001230 <DM_DisplayInputTriggerTimerHertz+0x1ec>
 80010d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010da:	d52c      	bpl.n	8001136 <DM_DisplayInputTriggerTimerHertz+0xf2>
			char avg_freq_count_hertz[13] = {};
 80010dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	731a      	strb	r2, [r3, #12]
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%6.1f KHz", IT_GetAverageFreqCountHertz() / 1000);
 80010ea:	f005 fc5d 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 80010ee:	eeb0 7a40 	vmov.f32	s14, s0
 80010f2:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8001224 <DM_DisplayInputTriggerTimerHertz+0x1e0>
 80010f6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010fa:	ee16 0a90 	vmov	r0, s13
 80010fe:	f7ff fa4b 	bl	8000598 <__aeabi_f2d>
 8001102:	4603      	mov	r3, r0
 8001104:	460c      	mov	r4, r1
 8001106:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800110a:	e9cd 3400 	strd	r3, r4, [sp]
 800110e:	4a49      	ldr	r2, [pc, #292]	; (8001234 <DM_DisplayInputTriggerTimerHertz+0x1f0>)
 8001110:	210d      	movs	r1, #13
 8001112:	f011 f931 	bl	8012378 <sniprintf>
			ILI9341_Draw_Text(avg_freq_count_hertz, xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 8001116:	4b45      	ldr	r3, [pc, #276]	; (800122c <DM_DisplayInputTriggerTimerHertz+0x1e8>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	b29b      	uxth	r3, r3
 800111c:	88bc      	ldrh	r4, [r7, #4]
 800111e:	88f9      	ldrh	r1, [r7, #6]
 8001120:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001124:	2200      	movs	r2, #0
 8001126:	9201      	str	r2, [sp, #4]
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800112e:	4622      	mov	r2, r4
 8001130:	f00f fd66 	bl	8010c00 <ILI9341_Draw_Text>
}
 8001134:	e072      	b.n	800121c <DM_DisplayInputTriggerTimerHertz+0x1d8>
		else if(IT_GetAverageFreqCountHertz() < 100000)
 8001136:	f005 fc37 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 800113a:	eeb0 7a40 	vmov.f32	s14, s0
 800113e:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8001238 <DM_DisplayInputTriggerTimerHertz+0x1f4>
 8001142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114a:	d52c      	bpl.n	80011a6 <DM_DisplayInputTriggerTimerHertz+0x162>
			char avg_freq_count_hertz[13] = {};
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	731a      	strb	r2, [r3, #12]
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%6.1f KHz", IT_GetAverageFreqCountHertz()  / 1000);
 800115a:	f005 fc25 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 800115e:	eeb0 7a40 	vmov.f32	s14, s0
 8001162:	eddf 7a30 	vldr	s15, [pc, #192]	; 8001224 <DM_DisplayInputTriggerTimerHertz+0x1e0>
 8001166:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800116a:	ee16 0a90 	vmov	r0, s13
 800116e:	f7ff fa13 	bl	8000598 <__aeabi_f2d>
 8001172:	4603      	mov	r3, r0
 8001174:	460c      	mov	r4, r1
 8001176:	f107 0018 	add.w	r0, r7, #24
 800117a:	e9cd 3400 	strd	r3, r4, [sp]
 800117e:	4a2d      	ldr	r2, [pc, #180]	; (8001234 <DM_DisplayInputTriggerTimerHertz+0x1f0>)
 8001180:	210d      	movs	r1, #13
 8001182:	f011 f8f9 	bl	8012378 <sniprintf>
			ILI9341_Draw_Text(avg_freq_count_hertz, xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 8001186:	4b29      	ldr	r3, [pc, #164]	; (800122c <DM_DisplayInputTriggerTimerHertz+0x1e8>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	b29b      	uxth	r3, r3
 800118c:	88bc      	ldrh	r4, [r7, #4]
 800118e:	88f9      	ldrh	r1, [r7, #6]
 8001190:	f107 0018 	add.w	r0, r7, #24
 8001194:	2200      	movs	r2, #0
 8001196:	9201      	str	r2, [sp, #4]
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800119e:	4622      	mov	r2, r4
 80011a0:	f00f fd2e 	bl	8010c00 <ILI9341_Draw_Text>
}
 80011a4:	e03a      	b.n	800121c <DM_DisplayInputTriggerTimerHertz+0x1d8>
			char avg_freq_count_hertz[13] = {};
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	731a      	strb	r2, [r3, #12]
			snprintf(avg_freq_count_hertz, sizeof(avg_freq_count_hertz), "%6.1f KHz", IT_GetAverageFreqCountHertz()  / 1000);
 80011b4:	f005 fbf8 	bl	80069a8 <IT_GetAverageFreqCountHertz>
 80011b8:	eeb0 7a40 	vmov.f32	s14, s0
 80011bc:	eddf 7a19 	vldr	s15, [pc, #100]	; 8001224 <DM_DisplayInputTriggerTimerHertz+0x1e0>
 80011c0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011c4:	ee16 0a90 	vmov	r0, s13
 80011c8:	f7ff f9e6 	bl	8000598 <__aeabi_f2d>
 80011cc:	4603      	mov	r3, r0
 80011ce:	460c      	mov	r4, r1
 80011d0:	f107 0008 	add.w	r0, r7, #8
 80011d4:	e9cd 3400 	strd	r3, r4, [sp]
 80011d8:	4a16      	ldr	r2, [pc, #88]	; (8001234 <DM_DisplayInputTriggerTimerHertz+0x1f0>)
 80011da:	210d      	movs	r1, #13
 80011dc:	f011 f8cc 	bl	8012378 <sniprintf>
			ILI9341_Draw_Text(avg_freq_count_hertz, xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <DM_DisplayInputTriggerTimerHertz+0x1e8>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	88bc      	ldrh	r4, [r7, #4]
 80011e8:	88f9      	ldrh	r1, [r7, #6]
 80011ea:	f107 0008 	add.w	r0, r7, #8
 80011ee:	2200      	movs	r2, #0
 80011f0:	9201      	str	r2, [sp, #4]
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011f8:	4622      	mov	r2, r4
 80011fa:	f00f fd01 	bl	8010c00 <ILI9341_Draw_Text>
}
 80011fe:	e00d      	b.n	800121c <DM_DisplayInputTriggerTimerHertz+0x1d8>
		ILI9341_Draw_Text("                   ", xpos, ypos, NORMAL_TEXT_FGCOLOUR , text_size, NORMAL_TEXT_BGCOLOUR);
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <DM_DisplayInputTriggerTimerHertz+0x1e8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b29b      	uxth	r3, r3
 8001206:	88b8      	ldrh	r0, [r7, #4]
 8001208:	88f9      	ldrh	r1, [r7, #6]
 800120a:	2200      	movs	r2, #0
 800120c:	9201      	str	r2, [sp, #4]
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001214:	4602      	mov	r2, r0
 8001216:	4809      	ldr	r0, [pc, #36]	; (800123c <DM_DisplayInputTriggerTimerHertz+0x1f8>)
 8001218:	f00f fcf2 	bl	8010c00 <ILI9341_Draw_Text>
}
 800121c:	bf00      	nop
 800121e:	374c      	adds	r7, #76	; 0x4c
 8001220:	46bd      	mov	sp, r7
 8001222:	bd90      	pop	{r4, r7, pc}
 8001224:	447a0000 	.word	0x447a0000
 8001228:	08015b44 	.word	0x08015b44
 800122c:	20000000 	.word	0x20000000
 8001230:	461c4000 	.word	0x461c4000
 8001234:	08015b50 	.word	0x08015b50
 8001238:	47c35000 	.word	0x47c35000
 800123c:	08015b5c 	.word	0x08015b5c

08001240 <_DisplayOutputSignalHertz>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalHertz(uint16_t xpos, uint16_t ypos)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b08b      	sub	sp, #44	; 0x2c
 8001244:	af02      	add	r7, sp, #8
 8001246:	4603      	mov	r3, r0
 8001248:	460a      	mov	r2, r1
 800124a:	80fb      	strh	r3, [r7, #6]
 800124c:	4613      	mov	r3, r2
 800124e:	80bb      	strh	r3, [r7, #4]
	char out_hertz[15] = "";
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = xpos;
 8001262:	88fb      	ldrh	r3, [r7, #6]
 8001264:	77fb      	strb	r3, [r7, #31]
	uint8_t out_hertz_y = ypos;
 8001266:	88bb      	ldrh	r3, [r7, #4]
 8001268:	77bb      	strb	r3, [r7, #30]

	// draw row header
	ILI9341_Draw_Text("FREQ   ....", 2, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800126a:	7fbb      	ldrb	r3, [r7, #30]
 800126c:	b299      	uxth	r1, r3
 800126e:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <_DisplayOutputSignalHertz+0x94>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	b29b      	uxth	r3, r3
 8001274:	2200      	movs	r2, #0
 8001276:	9201      	str	r2, [sp, #4]
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800127e:	460a      	mov	r2, r1
 8001280:	2102      	movs	r1, #2
 8001282:	4815      	ldr	r0, [pc, #84]	; (80012d8 <_DisplayOutputSignalHertz+0x98>)
 8001284:	f00f fcbc 	bl	8010c00 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8001288:	f005 ff80 	bl	800718c <SM_GetOutputInHertz>
 800128c:	ee10 3a10 	vmov	r3, s0
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f981 	bl	8000598 <__aeabi_f2d>
 8001296:	4603      	mov	r3, r0
 8001298:	460c      	mov	r4, r1
 800129a:	f107 000c 	add.w	r0, r7, #12
 800129e:	e9cd 3400 	strd	r3, r4, [sp]
 80012a2:	4a0e      	ldr	r2, [pc, #56]	; (80012dc <_DisplayOutputSignalHertz+0x9c>)
 80012a4:	210f      	movs	r1, #15
 80012a6:	f011 f867 	bl	8012378 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80012aa:	7ffb      	ldrb	r3, [r7, #31]
 80012ac:	b299      	uxth	r1, r3
 80012ae:	7fbb      	ldrb	r3, [r7, #30]
 80012b0:	b29c      	uxth	r4, r3
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <_DisplayOutputSignalHertz+0x94>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	f107 000c 	add.w	r0, r7, #12
 80012bc:	2200      	movs	r2, #0
 80012be:	9201      	str	r2, [sp, #4]
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80012c6:	4622      	mov	r2, r4
 80012c8:	f00f fc9a 	bl	8010c00 <ILI9341_Draw_Text>
}
 80012cc:	bf00      	nop
 80012ce:	3724      	adds	r7, #36	; 0x24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	20000000 	.word	0x20000000
 80012d8:	08015b70 	.word	0x08015b70
 80012dc:	08015b7c 	.word	0x08015b7c

080012e0 <_DisplayOutputSignalVpp>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalVpp(uint16_t xpos, uint16_t ypos)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b08d      	sub	sp, #52	; 0x34
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	4603      	mov	r3, r0
 80012e8:	460a      	mov	r2, r1
 80012ea:	80fb      	strh	r3, [r7, #6]
 80012ec:	4613      	mov	r3, r2
 80012ee:	80bb      	strh	r3, [r7, #4]
	char out_vpp[18] = "";
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = xpos;
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_vpp_y = ypos;
 8001308:	88bb      	ldrh	r3, [r7, #4]
 800130a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	// draw row header
	ILI9341_Draw_Text("VPP    ....", 2, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800130e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001312:	b299      	uxth	r1, r3
 8001314:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <_DisplayOutputSignalVpp+0xb0>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	b29b      	uxth	r3, r3
 800131a:	2200      	movs	r2, #0
 800131c:	9201      	str	r2, [sp, #4]
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001324:	460a      	mov	r2, r1
 8001326:	2102      	movs	r1, #2
 8001328:	481a      	ldr	r0, [pc, #104]	; (8001394 <_DisplayOutputSignalVpp+0xb4>)
 800132a:	f00f fc69 	bl	8010c00 <ILI9341_Draw_Text>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 800132e:	2000      	movs	r0, #0
 8001330:	f005 fc94 	bl	8006c5c <SM_GetOutputChannel>
 8001334:	4603      	mov	r3, r0
 8001336:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800133a:	623b      	str	r3, [r7, #32]

	if(pTmpVppPreset)
 800133c:	6a3b      	ldr	r3, [r7, #32]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00e      	beq.n	8001360 <_DisplayOutputSignalVpp+0x80>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 8001342:	6a3b      	ldr	r3, [r7, #32]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f926 	bl	8000598 <__aeabi_f2d>
 800134c:	4603      	mov	r3, r0
 800134e:	460c      	mov	r4, r1
 8001350:	f107 000c 	add.w	r0, r7, #12
 8001354:	e9cd 3400 	strd	r3, r4, [sp]
 8001358:	4a0f      	ldr	r2, [pc, #60]	; (8001398 <_DisplayOutputSignalVpp+0xb8>)
 800135a:	2112      	movs	r1, #18
 800135c:	f011 f80c 	bl	8012378 <sniprintf>
	}

	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001360:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001364:	b299      	uxth	r1, r3
 8001366:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800136a:	b29c      	uxth	r4, r3
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <_DisplayOutputSignalVpp+0xb0>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b29b      	uxth	r3, r3
 8001372:	f107 000c 	add.w	r0, r7, #12
 8001376:	2200      	movs	r2, #0
 8001378:	9201      	str	r2, [sp, #4]
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001380:	4622      	mov	r2, r4
 8001382:	f00f fc3d 	bl	8010c00 <ILI9341_Draw_Text>
}
 8001386:	bf00      	nop
 8001388:	372c      	adds	r7, #44	; 0x2c
 800138a:	46bd      	mov	sp, r7
 800138c:	bd90      	pop	{r4, r7, pc}
 800138e:	bf00      	nop
 8001390:	20000000 	.word	0x20000000
 8001394:	08015b8c 	.word	0x08015b8c
 8001398:	08015b98 	.word	0x08015b98

0800139c <_DisplayOutputSignalDecibels>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalDecibels(uint16_t xpos, uint16_t ypos)
{
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b08d      	sub	sp, #52	; 0x34
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	4603      	mov	r3, r0
 80013a4:	460a      	mov	r2, r1
 80013a6:	80fb      	strh	r3, [r7, #6]
 80013a8:	4613      	mov	r3, r2
 80013aa:	80bb      	strh	r3, [r7, #4]
	char out_decibels[20] = "";
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = xpos;
 80013be:	88fb      	ldrh	r3, [r7, #6]
 80013c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_decibels_y = ypos;
 80013c4:	88bb      	ldrh	r3, [r7, #4]
 80013c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	// draw row header
	ILI9341_Draw_Text("GAIN   ....", 2, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80013ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013ce:	b299      	uxth	r1, r3
 80013d0:	4b28      	ldr	r3, [pc, #160]	; (8001474 <_DisplayOutputSignalDecibels+0xd8>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	2200      	movs	r2, #0
 80013d8:	9201      	str	r2, [sp, #4]
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80013e0:	460a      	mov	r2, r1
 80013e2:	2102      	movs	r1, #2
 80013e4:	4824      	ldr	r0, [pc, #144]	; (8001478 <_DisplayOutputSignalDecibels+0xdc>)
 80013e6:	f00f fc0b 	bl	8010c00 <ILI9341_Draw_Text>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80013ea:	2000      	movs	r0, #0
 80013ec:	f005 fc36 	bl	8006c5c <SM_GetOutputChannel>
 80013f0:	4603      	mov	r3, r0
 80013f2:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80013f6:	623b      	str	r3, [r7, #32]
	if(pTmpVppPreset)
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00e      	beq.n	800141c <_DisplayOutputSignalDecibels+0x80>
	{
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	68db      	ldr	r3, [r3, #12]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff f8c8 	bl	8000598 <__aeabi_f2d>
 8001408:	4603      	mov	r3, r0
 800140a:	460c      	mov	r4, r1
 800140c:	f107 000c 	add.w	r0, r7, #12
 8001410:	e9cd 3400 	strd	r3, r4, [sp]
 8001414:	4a19      	ldr	r2, [pc, #100]	; (800147c <_DisplayOutputSignalDecibels+0xe0>)
 8001416:	2114      	movs	r1, #20
 8001418:	f010 ffae 	bl	8012378 <sniprintf>
	}

	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800141c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001420:	b299      	uxth	r1, r3
 8001422:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001426:	b29c      	uxth	r4, r3
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <_DisplayOutputSignalDecibels+0xd8>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	b29b      	uxth	r3, r3
 800142e:	f107 000c 	add.w	r0, r7, #12
 8001432:	2200      	movs	r2, #0
 8001434:	9201      	str	r2, [sp, #4]
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800143c:	4622      	mov	r2, r4
 800143e:	f00f fbdf 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001442:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001446:	b29b      	uxth	r3, r3
 8001448:	3380      	adds	r3, #128	; 0x80
 800144a:	b299      	uxth	r1, r3
 800144c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001450:	b298      	uxth	r0, r3
 8001452:	4b08      	ldr	r3, [pc, #32]	; (8001474 <_DisplayOutputSignalDecibels+0xd8>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	b29b      	uxth	r3, r3
 8001458:	2200      	movs	r2, #0
 800145a:	9201      	str	r2, [sp, #4]
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001462:	4602      	mov	r2, r0
 8001464:	4806      	ldr	r0, [pc, #24]	; (8001480 <_DisplayOutputSignalDecibels+0xe4>)
 8001466:	f00f fbcb 	bl	8010c00 <ILI9341_Draw_Text>

}
 800146a:	bf00      	nop
 800146c:	372c      	adds	r7, #44	; 0x2c
 800146e:	46bd      	mov	sp, r7
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	bf00      	nop
 8001474:	20000000 	.word	0x20000000
 8001478:	08015ba4 	.word	0x08015ba4
 800147c:	08015bb0 	.word	0x08015bb0
 8001480:	08015bbc 	.word	0x08015bbc

08001484 <_DisplayOutputSignalOffset>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputSignalOffset(uint16_t xpos, uint16_t ypos)
{
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b08d      	sub	sp, #52	; 0x34
 8001488:	af02      	add	r7, sp, #8
 800148a:	4603      	mov	r3, r0
 800148c:	460a      	mov	r2, r1
 800148e:	80fb      	strh	r3, [r7, #6]
 8001490:	4613      	mov	r3, r2
 8001492:	80bb      	strh	r3, [r7, #4]
	float volts_per_thou = 0.00075;
 8001494:	4b45      	ldr	r3, [pc, #276]	; (80015ac <_DisplayOutputSignalOffset+0x128>)
 8001496:	623b      	str	r3, [r7, #32]
	char out_dcvolts[12] = "";
 8001498:	2300      	movs	r3, #0
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = xpos;
 80014a6:	88fb      	ldrh	r3, [r7, #6]
 80014a8:	77fb      	strb	r3, [r7, #31]
	uint8_t out_dcvolts_y = ypos;
 80014aa:	88bb      	ldrh	r3, [r7, #4]
 80014ac:	77bb      	strb	r3, [r7, #30]

	ILI9341_Draw_Text("OFFSET ....", 2, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80014ae:	7fbb      	ldrb	r3, [r7, #30]
 80014b0:	b299      	uxth	r1, r3
 80014b2:	4b3f      	ldr	r3, [pc, #252]	; (80015b0 <_DisplayOutputSignalOffset+0x12c>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	2200      	movs	r2, #0
 80014ba:	9201      	str	r2, [sp, #4]
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80014c2:	460a      	mov	r2, r1
 80014c4:	2102      	movs	r1, #2
 80014c6:	483b      	ldr	r0, [pc, #236]	; (80015b4 <_DisplayOutputSignalOffset+0x130>)
 80014c8:	f00f fb9a 	bl	8010c00 <ILI9341_Draw_Text>

	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 80014cc:	f004 fa2a 	bl	8005924 <BO_GetOutputBias>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d103      	bne.n	80014de <_DisplayOutputSignalOffset+0x5a>
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	627b      	str	r3, [r7, #36]	; 0x24
 80014dc:	e00b      	b.n	80014f6 <_DisplayOutputSignalOffset+0x72>
 80014de:	f004 fa21 	bl	8005924 <BO_GetOutputBias>
 80014e2:	ee07 0a90 	vmov	s15, r0
 80014e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80014ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 80014f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014f8:	f7ff f84e 	bl	8000598 <__aeabi_f2d>
 80014fc:	4603      	mov	r3, r0
 80014fe:	460c      	mov	r4, r1
 8001500:	f107 0010 	add.w	r0, r7, #16
 8001504:	e9cd 3400 	strd	r3, r4, [sp]
 8001508:	4a2b      	ldr	r2, [pc, #172]	; (80015b8 <_DisplayOutputSignalOffset+0x134>)
 800150a:	210c      	movs	r1, #12
 800150c:	f010 ff34 	bl	8012378 <sniprintf>
	if(BO_GetBiasPolarity())
 8001510:	f004 f9a8 	bl	8005864 <BO_GetBiasPolarity>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d022      	beq.n	8001560 <_DisplayOutputSignalOffset+0xdc>
	{
		char symbol[3] = "+\0";
 800151a:	4a28      	ldr	r2, [pc, #160]	; (80015bc <_DisplayOutputSignalOffset+0x138>)
 800151c:	f107 030c 	add.w	r3, r7, #12
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	4611      	mov	r1, r2
 8001524:	8019      	strh	r1, [r3, #0]
 8001526:	3302      	adds	r3, #2
 8001528:	0c12      	lsrs	r2, r2, #16
 800152a:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800152c:	f107 0210 	add.w	r2, r7, #16
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	4611      	mov	r1, r2
 8001536:	4618      	mov	r0, r3
 8001538:	f010 ff52 	bl	80123e0 <strcat>
 800153c:	4604      	mov	r4, r0
 800153e:	7ffb      	ldrb	r3, [r7, #31]
 8001540:	b299      	uxth	r1, r3
 8001542:	7fbb      	ldrb	r3, [r7, #30]
 8001544:	b298      	uxth	r0, r3
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <_DisplayOutputSignalOffset+0x12c>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	b29b      	uxth	r3, r3
 800154c:	2200      	movs	r2, #0
 800154e:	9201      	str	r2, [sp, #4]
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001556:	4602      	mov	r2, r0
 8001558:	4620      	mov	r0, r4
 800155a:	f00f fb51 	bl	8010c00 <ILI9341_Draw_Text>
	{
		char symbol[3] = "-\0";
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
	}

}
 800155e:	e021      	b.n	80015a4 <_DisplayOutputSignalOffset+0x120>
		char symbol[3] = "-\0";
 8001560:	4a17      	ldr	r2, [pc, #92]	; (80015c0 <_DisplayOutputSignalOffset+0x13c>)
 8001562:	f107 0308 	add.w	r3, r7, #8
 8001566:	6812      	ldr	r2, [r2, #0]
 8001568:	4611      	mov	r1, r2
 800156a:	8019      	strh	r1, [r3, #0]
 800156c:	3302      	adds	r3, #2
 800156e:	0c12      	lsrs	r2, r2, #16
 8001570:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001572:	f107 0210 	add.w	r2, r7, #16
 8001576:	f107 0308 	add.w	r3, r7, #8
 800157a:	4611      	mov	r1, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f010 ff2f 	bl	80123e0 <strcat>
 8001582:	4604      	mov	r4, r0
 8001584:	7ffb      	ldrb	r3, [r7, #31]
 8001586:	b299      	uxth	r1, r3
 8001588:	7fbb      	ldrb	r3, [r7, #30]
 800158a:	b298      	uxth	r0, r3
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <_DisplayOutputSignalOffset+0x12c>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b29b      	uxth	r3, r3
 8001592:	2200      	movs	r2, #0
 8001594:	9201      	str	r2, [sp, #4]
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800159c:	4602      	mov	r2, r0
 800159e:	4620      	mov	r0, r4
 80015a0:	f00f fb2e 	bl	8010c00 <ILI9341_Draw_Text>
}
 80015a4:	bf00      	nop
 80015a6:	372c      	adds	r7, #44	; 0x2c
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd90      	pop	{r4, r7, pc}
 80015ac:	3a449ba6 	.word	0x3a449ba6
 80015b0:	20000000 	.word	0x20000000
 80015b4:	08015bc4 	.word	0x08015bc4
 80015b8:	08015bd0 	.word	0x08015bd0
 80015bc:	08015bdc 	.word	0x08015bdc
 80015c0:	08015be0 	.word	0x08015be0

080015c4 <_DisplayOutputWaveformIcons>:
 *	@param None
 *	@retval None
 *
 */
void _DisplayOutputWaveformIcons(uint16_t main_xpos, uint16_t main_ypos, uint16_t aux_xpos, uint16_t aux_ypos)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b089      	sub	sp, #36	; 0x24
 80015c8:	af04      	add	r7, sp, #16
 80015ca:	4604      	mov	r4, r0
 80015cc:	4608      	mov	r0, r1
 80015ce:	4611      	mov	r1, r2
 80015d0:	461a      	mov	r2, r3
 80015d2:	4623      	mov	r3, r4
 80015d4:	80fb      	strh	r3, [r7, #6]
 80015d6:	4603      	mov	r3, r0
 80015d8:	80bb      	strh	r3, [r7, #4]
 80015da:	460b      	mov	r3, r1
 80015dc:	807b      	strh	r3, [r7, #2]
 80015de:	4613      	mov	r3, r2
 80015e0:	803b      	strh	r3, [r7, #0]

	ILI9341_Draw_Text(" OUT:", 1, main_ypos+10, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80015e2:	88bb      	ldrh	r3, [r7, #4]
 80015e4:	330a      	adds	r3, #10
 80015e6:	b299      	uxth	r1, r3
 80015e8:	4b94      	ldr	r3, [pc, #592]	; (800183c <_DisplayOutputWaveformIcons+0x278>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	2200      	movs	r2, #0
 80015f0:	9201      	str	r2, [sp, #4]
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80015f8:	460a      	mov	r2, r1
 80015fa:	2101      	movs	r1, #1
 80015fc:	4890      	ldr	r0, [pc, #576]	; (8001840 <_DisplayOutputWaveformIcons+0x27c>)
 80015fe:	f00f faff 	bl	8010c00 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8001602:	2000      	movs	r0, #0
 8001604:	f005 fb2a 	bl	8006c5c <SM_GetOutputChannel>
 8001608:	4603      	mov	r3, r0
 800160a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	73fb      	strb	r3, [r7, #15]
	switch(signal_output_func)
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	2b06      	cmp	r3, #6
 8001616:	d878      	bhi.n	800170a <_DisplayOutputWaveformIcons+0x146>
 8001618:	a201      	add	r2, pc, #4	; (adr r2, 8001620 <_DisplayOutputWaveformIcons+0x5c>)
 800161a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161e:	bf00      	nop
 8001620:	0800163d 	.word	0x0800163d
 8001624:	0800165d 	.word	0x0800165d
 8001628:	08001679 	.word	0x08001679
 800162c:	08001695 	.word	0x08001695
 8001630:	080016b1 	.word	0x080016b1
 8001634:	080016cd 	.word	0x080016cd
 8001638:	080016e9 	.word	0x080016e9
	{
		case SINE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos-20, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 800163c:	88bb      	ldrh	r3, [r7, #4]
 800163e:	3b14      	subs	r3, #20
 8001640:	b299      	uxth	r1, r3
 8001642:	88f8      	ldrh	r0, [r7, #6]
 8001644:	233c      	movs	r3, #60	; 0x3c
 8001646:	9302      	str	r3, [sp, #8]
 8001648:	4b7e      	ldr	r3, [pc, #504]	; (8001844 <_DisplayOutputWaveformIcons+0x280>)
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	2364      	movs	r3, #100	; 0x64
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001654:	2203      	movs	r2, #3
 8001656:	f00f f92f 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 800165a:	e056      	b.n	800170a <_DisplayOutputWaveformIcons+0x146>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 800165c:	88b9      	ldrh	r1, [r7, #4]
 800165e:	88f8      	ldrh	r0, [r7, #6]
 8001660:	233c      	movs	r3, #60	; 0x3c
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	4b78      	ldr	r3, [pc, #480]	; (8001848 <_DisplayOutputWaveformIcons+0x284>)
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	23c8      	movs	r3, #200	; 0xc8
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001670:	2203      	movs	r2, #3
 8001672:	f00f f921 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 8001676:	e048      	b.n	800170a <_DisplayOutputWaveformIcons+0x146>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 8001678:	88b9      	ldrh	r1, [r7, #4]
 800167a:	88f8      	ldrh	r0, [r7, #6]
 800167c:	233c      	movs	r3, #60	; 0x3c
 800167e:	9302      	str	r3, [sp, #8]
 8001680:	4b72      	ldr	r3, [pc, #456]	; (800184c <_DisplayOutputWaveformIcons+0x288>)
 8001682:	9301      	str	r3, [sp, #4]
 8001684:	23c8      	movs	r3, #200	; 0xc8
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	f240 23fd 	movw	r3, #765	; 0x2fd
 800168c:	2203      	movs	r2, #3
 800168e:	f00f f913 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 8001692:	e03a      	b.n	800170a <_DisplayOutputWaveformIcons+0x146>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001694:	88b9      	ldrh	r1, [r7, #4]
 8001696:	88f8      	ldrh	r0, [r7, #6]
 8001698:	233c      	movs	r3, #60	; 0x3c
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	4b6c      	ldr	r3, [pc, #432]	; (8001850 <_DisplayOutputWaveformIcons+0x28c>)
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	23c8      	movs	r3, #200	; 0xc8
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	f240 23fd 	movw	r3, #765	; 0x2fd
 80016a8:	2203      	movs	r2, #3
 80016aa:	f00f f905 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 80016ae:	e02c      	b.n	800170a <_DisplayOutputWaveformIcons+0x146>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80016b0:	88b9      	ldrh	r1, [r7, #4]
 80016b2:	88f8      	ldrh	r0, [r7, #6]
 80016b4:	233c      	movs	r3, #60	; 0x3c
 80016b6:	9302      	str	r3, [sp, #8]
 80016b8:	4b66      	ldr	r3, [pc, #408]	; (8001854 <_DisplayOutputWaveformIcons+0x290>)
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	23c8      	movs	r3, #200	; 0xc8
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80016c4:	2203      	movs	r2, #3
 80016c6:	f00f f8f7 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 80016ca:	e01e      	b.n	800170a <_DisplayOutputWaveformIcons+0x146>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(main_xpos, main_ypos, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80016cc:	88b9      	ldrh	r1, [r7, #4]
 80016ce:	88f8      	ldrh	r0, [r7, #6]
 80016d0:	233c      	movs	r3, #60	; 0x3c
 80016d2:	9302      	str	r3, [sp, #8]
 80016d4:	4b5f      	ldr	r3, [pc, #380]	; (8001854 <_DisplayOutputWaveformIcons+0x290>)
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	23c8      	movs	r3, #200	; 0xc8
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	f240 23fd 	movw	r3, #765	; 0x2fd
 80016e0:	2203      	movs	r2, #3
 80016e2:	f00f f8e9 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 80016e6:	e010      	b.n	800170a <_DisplayOutputWaveformIcons+0x146>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", main_xpos, main_ypos+10, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 80016e8:	88bb      	ldrh	r3, [r7, #4]
 80016ea:	330a      	adds	r3, #10
 80016ec:	b298      	uxth	r0, r3
 80016ee:	4b53      	ldr	r3, [pc, #332]	; (800183c <_DisplayOutputWaveformIcons+0x278>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	88f9      	ldrh	r1, [r7, #6]
 80016f6:	2200      	movs	r2, #0
 80016f8:	9201      	str	r2, [sp, #4]
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001700:	4602      	mov	r2, r0
 8001702:	4855      	ldr	r0, [pc, #340]	; (8001858 <_DisplayOutputWaveformIcons+0x294>)
 8001704:	f00f fa7c 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8001708:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 170, aux_ypos+10, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800170a:	883b      	ldrh	r3, [r7, #0]
 800170c:	330a      	adds	r3, #10
 800170e:	b299      	uxth	r1, r3
 8001710:	4b4a      	ldr	r3, [pc, #296]	; (800183c <_DisplayOutputWaveformIcons+0x278>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	b29b      	uxth	r3, r3
 8001716:	2200      	movs	r2, #0
 8001718:	9201      	str	r2, [sp, #4]
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001720:	460a      	mov	r2, r1
 8001722:	21aa      	movs	r1, #170	; 0xaa
 8001724:	484d      	ldr	r0, [pc, #308]	; (800185c <_DisplayOutputWaveformIcons+0x298>)
 8001726:	f00f fa6b 	bl	8010c00 <ILI9341_Draw_Text>
	eOutput_mode Aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 800172a:	2001      	movs	r0, #1
 800172c:	f005 fa96 	bl	8006c5c <SM_GetOutputChannel>
 8001730:	4603      	mov	r3, r0
 8001732:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	73bb      	strb	r3, [r7, #14]
	switch(Aux_output_func)
 800173a:	7bbb      	ldrb	r3, [r7, #14]
 800173c:	2b06      	cmp	r3, #6
 800173e:	d878      	bhi.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
 8001740:	a201      	add	r2, pc, #4	; (adr r2, 8001748 <_DisplayOutputWaveformIcons+0x184>)
 8001742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001746:	bf00      	nop
 8001748:	08001765 	.word	0x08001765
 800174c:	08001785 	.word	0x08001785
 8001750:	080017a1 	.word	0x080017a1
 8001754:	080017bd 	.word	0x080017bd
 8001758:	080017d9 	.word	0x080017d9
 800175c:	080017f5 	.word	0x080017f5
 8001760:	08001811 	.word	0x08001811
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(aux_xpos, aux_ypos-20, 3, Aux_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 8001764:	883b      	ldrh	r3, [r7, #0]
 8001766:	3b14      	subs	r3, #20
 8001768:	b299      	uxth	r1, r3
 800176a:	8878      	ldrh	r0, [r7, #2]
 800176c:	233c      	movs	r3, #60	; 0x3c
 800176e:	9302      	str	r3, [sp, #8]
 8001770:	4b34      	ldr	r3, [pc, #208]	; (8001844 <_DisplayOutputWaveformIcons+0x280>)
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	2364      	movs	r3, #100	; 0x64
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800177c:	2203      	movs	r2, #3
 800177e:	f00f f89b 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 8001782:	e056      	b.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001784:	8839      	ldrh	r1, [r7, #0]
 8001786:	8878      	ldrh	r0, [r7, #2]
 8001788:	233c      	movs	r3, #60	; 0x3c
 800178a:	9302      	str	r3, [sp, #8]
 800178c:	4b2e      	ldr	r3, [pc, #184]	; (8001848 <_DisplayOutputWaveformIcons+0x284>)
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	23c8      	movs	r3, #200	; 0xc8
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001798:	2203      	movs	r2, #3
 800179a:	f00f f88d 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 800179e:	e048      	b.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80017a0:	8839      	ldrh	r1, [r7, #0]
 80017a2:	8878      	ldrh	r0, [r7, #2]
 80017a4:	233c      	movs	r3, #60	; 0x3c
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	4b28      	ldr	r3, [pc, #160]	; (800184c <_DisplayOutputWaveformIcons+0x288>)
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	23c8      	movs	r3, #200	; 0xc8
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80017b4:	2203      	movs	r2, #3
 80017b6:	f00f f87f 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 80017ba:	e03a      	b.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80017bc:	8839      	ldrh	r1, [r7, #0]
 80017be:	8878      	ldrh	r0, [r7, #2]
 80017c0:	233c      	movs	r3, #60	; 0x3c
 80017c2:	9302      	str	r3, [sp, #8]
 80017c4:	4b22      	ldr	r3, [pc, #136]	; (8001850 <_DisplayOutputWaveformIcons+0x28c>)
 80017c6:	9301      	str	r3, [sp, #4]
 80017c8:	23c8      	movs	r3, #200	; 0xc8
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80017d0:	2203      	movs	r2, #3
 80017d2:	f00f f871 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 80017d6:	e02c      	b.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80017d8:	8839      	ldrh	r1, [r7, #0]
 80017da:	8878      	ldrh	r0, [r7, #2]
 80017dc:	233c      	movs	r3, #60	; 0x3c
 80017de:	9302      	str	r3, [sp, #8]
 80017e0:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <_DisplayOutputWaveformIcons+0x290>)
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	23c8      	movs	r3, #200	; 0xc8
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80017ec:	2203      	movs	r2, #3
 80017ee:	f00f f863 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 80017f2:	e01e      	b.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(aux_xpos, aux_ypos, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 80017f4:	8839      	ldrh	r1, [r7, #0]
 80017f6:	8878      	ldrh	r0, [r7, #2]
 80017f8:	233c      	movs	r3, #60	; 0x3c
 80017fa:	9302      	str	r3, [sp, #8]
 80017fc:	4b15      	ldr	r3, [pc, #84]	; (8001854 <_DisplayOutputWaveformIcons+0x290>)
 80017fe:	9301      	str	r3, [sp, #4]
 8001800:	23c8      	movs	r3, #200	; 0xc8
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001808:	2203      	movs	r2, #3
 800180a:	f00f f855 	bl	80108b8 <ILI9341_Draw_Wave>
			break;
 800180e:	e010      	b.n	8001832 <_DisplayOutputWaveformIcons+0x26e>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", aux_xpos, aux_ypos+10, Aux_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001810:	883b      	ldrh	r3, [r7, #0]
 8001812:	330a      	adds	r3, #10
 8001814:	b298      	uxth	r0, r3
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <_DisplayOutputWaveformIcons+0x278>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	b29b      	uxth	r3, r3
 800181c:	8879      	ldrh	r1, [r7, #2]
 800181e:	2200      	movs	r2, #0
 8001820:	9201      	str	r2, [sp, #4]
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001828:	4602      	mov	r2, r0
 800182a:	480b      	ldr	r0, [pc, #44]	; (8001858 <_DisplayOutputWaveformIcons+0x294>)
 800182c:	f00f f9e8 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8001830:	bf00      	nop
	}
}
 8001832:	bf00      	nop
 8001834:	3714      	adds	r7, #20
 8001836:	46bd      	mov	sp, r7
 8001838:	bd90      	pop	{r4, r7, pc}
 800183a:	bf00      	nop
 800183c:	20000000 	.word	0x20000000
 8001840:	08015be4 	.word	0x08015be4
 8001844:	200010a8 	.word	0x200010a8
 8001848:	20001198 	.word	0x20001198
 800184c:	20000ec8 	.word	0x20000ec8
 8001850:	20000fb8 	.word	0x20000fb8
 8001854:	20001288 	.word	0x20001288
 8001858:	08015bec 	.word	0x08015bec
 800185c:	08015bf0 	.word	0x08015bf0

08001860 <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 8001866:	4820      	ldr	r0, [pc, #128]	; (80018e8 <DM_RefreshScreen+0x88>)
 8001868:	f00c f9b0 	bl	800dbcc <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 800186c:	2000      	movs	r0, #0
 800186e:	f00f fc47 	bl	8011100 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 8001872:	2300      	movs	r3, #0
 8001874:	9302      	str	r3, [sp, #8]
 8001876:	2302      	movs	r3, #2
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	f240 23fd 	movw	r3, #765	; 0x2fd
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2328      	movs	r3, #40	; 0x28
 8001882:	2250      	movs	r2, #80	; 0x50
 8001884:	21c8      	movs	r1, #200	; 0xc8
 8001886:	2000      	movs	r0, #0
 8001888:	f00f f857 	bl	801093a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 800188c:	2300      	movs	r3, #0
 800188e:	9302      	str	r3, [sp, #8]
 8001890:	2302      	movs	r3, #2
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	2328      	movs	r3, #40	; 0x28
 800189c:	2250      	movs	r2, #80	; 0x50
 800189e:	21c8      	movs	r1, #200	; 0xc8
 80018a0:	2050      	movs	r0, #80	; 0x50
 80018a2:	f00f f84a 	bl	801093a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80018a6:	2300      	movs	r3, #0
 80018a8:	9302      	str	r3, [sp, #8]
 80018aa:	2302      	movs	r3, #2
 80018ac:	9301      	str	r3, [sp, #4]
 80018ae:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2328      	movs	r3, #40	; 0x28
 80018b6:	2250      	movs	r2, #80	; 0x50
 80018b8:	21c8      	movs	r1, #200	; 0xc8
 80018ba:	20a0      	movs	r0, #160	; 0xa0
 80018bc:	f00f f83d 	bl	801093a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 80018c0:	2300      	movs	r3, #0
 80018c2:	9302      	str	r3, [sp, #8]
 80018c4:	2302      	movs	r3, #2
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2328      	movs	r3, #40	; 0x28
 80018d0:	2250      	movs	r2, #80	; 0x50
 80018d2:	21c8      	movs	r1, #200	; 0xc8
 80018d4:	20f0      	movs	r0, #240	; 0xf0
 80018d6:	f00f f830 	bl	801093a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 80018da:	4803      	ldr	r0, [pc, #12]	; (80018e8 <DM_RefreshScreen+0x88>)
 80018dc:	f00c f940 	bl	800db60 <HAL_TIM_Base_Start_IT>


}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20002ab8 	.word	0x20002ab8

080018ec <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af02      	add	r7, sp, #8
 80018f2:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <DM_SetErrorDebugMsg+0x34>)
 80018f8:	212d      	movs	r1, #45	; 0x2d
 80018fa:	480a      	ldr	r0, [pc, #40]	; (8001924 <DM_SetErrorDebugMsg+0x38>)
 80018fc:	f010 fd3c 	bl	8012378 <sniprintf>
	ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8001900:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	2301      	movs	r3, #1
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	2300      	movs	r3, #0
 800190c:	22be      	movs	r2, #190	; 0xbe
 800190e:	210a      	movs	r1, #10
 8001910:	4804      	ldr	r0, [pc, #16]	; (8001924 <DM_SetErrorDebugMsg+0x38>)
 8001912:	f00f f975 	bl	8010c00 <ILI9341_Draw_Text>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	08015c74 	.word	0x08015c74
 8001924:	200020a8 	.word	0x200020a8

08001928 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	3b01      	subs	r3, #1
 8001936:	2b04      	cmp	r3, #4
 8001938:	d81b      	bhi.n	8001972 <FreqMenu_DrawMenu+0x4a>
 800193a:	a201      	add	r2, pc, #4	; (adr r2, 8001940 <FreqMenu_DrawMenu+0x18>)
 800193c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001940:	08001955 	.word	0x08001955
 8001944:	0800195b 	.word	0x0800195b
 8001948:	08001961 	.word	0x08001961
 800194c:	08001967 	.word	0x08001967
 8001950:	0800196d 	.word	0x0800196d
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 8001954:	f000 f812 	bl	800197c <FreqMenu_DrawMainMenu>
			break;
 8001958:	e00c      	b.n	8001974 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 800195a:	f000 f859 	bl	8001a10 <FreqMenu_DrawPresetMenu>
			break;
 800195e:	e009      	b.n	8001974 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 8001960:	f001 fb06 	bl	8002f70 <FreqMenu_DrawAdjustMenu>
			break;
 8001964:	e006      	b.n	8001974 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 8001966:	f001 fb19 	bl	8002f9c <FreqMenu_DrawSweepMenu>
			break;
 800196a:	e003      	b.n	8001974 <FreqMenu_DrawMenu+0x4c>
		case ENABLE_FREQ_PRESCALER_MENU:
			FreqMenu_DrawPrescalerMenu();
 800196c:	f001 fd48 	bl	8003400 <FreqMenu_DrawPrescalerMenu>
			break;
 8001970:	e000      	b.n	8001974 <FreqMenu_DrawMenu+0x4c>
		default:
			break;
 8001972:	bf00      	nop

	}
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8001982:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	2302      	movs	r3, #2
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2300      	movs	r3, #0
 800198e:	220a      	movs	r2, #10
 8001990:	2105      	movs	r1, #5
 8001992:	481a      	ldr	r0, [pc, #104]	; (80019fc <FreqMenu_DrawMainMenu+0x80>)
 8001994:	f00f f934 	bl	8010c00 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 8001998:	f7ff faae 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("COARSE", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800199c:	f240 23fd 	movw	r3, #765	; 0x2fd
 80019a0:	9301      	str	r3, [sp, #4]
 80019a2:	2302      	movs	r3, #2
 80019a4:	9300      	str	r3, [sp, #0]
 80019a6:	2300      	movs	r3, #0
 80019a8:	22d2      	movs	r2, #210	; 0xd2
 80019aa:	2105      	movs	r1, #5
 80019ac:	4814      	ldr	r0, [pc, #80]	; (8001a00 <FreqMenu_DrawMainMenu+0x84>)
 80019ae:	f00f f927 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FINE", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80019b2:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80019b6:	9301      	str	r3, [sp, #4]
 80019b8:	2302      	movs	r3, #2
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	2300      	movs	r3, #0
 80019be:	22d2      	movs	r2, #210	; 0xd2
 80019c0:	2161      	movs	r1, #97	; 0x61
 80019c2:	4810      	ldr	r0, [pc, #64]	; (8001a04 <FreqMenu_DrawMainMenu+0x88>)
 80019c4:	f00f f91c 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  172, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80019c8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80019cc:	9301      	str	r3, [sp, #4]
 80019ce:	2302      	movs	r3, #2
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	2300      	movs	r3, #0
 80019d4:	22d2      	movs	r2, #210	; 0xd2
 80019d6:	21ac      	movs	r1, #172	; 0xac
 80019d8:	480b      	ldr	r0, [pc, #44]	; (8001a08 <FreqMenu_DrawMainMenu+0x8c>)
 80019da:	f00f f911 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("PSC", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80019de:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	2302      	movs	r3, #2
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2300      	movs	r3, #0
 80019ea:	22d2      	movs	r2, #210	; 0xd2
 80019ec:	f44f 7182 	mov.w	r1, #260	; 0x104
 80019f0:	4806      	ldr	r0, [pc, #24]	; (8001a0c <FreqMenu_DrawMainMenu+0x90>)
 80019f2:	f00f f905 	bl	8010c00 <ILI9341_Draw_Text>
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	08015c78 	.word	0x08015c78
 8001a00:	08015c84 	.word	0x08015c84
 8001a04:	08015c8c 	.word	0x08015c8c
 8001a08:	08015c94 	.word	0x08015c94
 8001a0c:	08015c9c 	.word	0x08015c9c

08001a10 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af02      	add	r7, sp, #8



	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8001a16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2300      	movs	r3, #0
 8001a22:	220a      	movs	r2, #10
 8001a24:	2105      	movs	r1, #5
 8001a26:	4887      	ldr	r0, [pc, #540]	; (8001c44 <FreqMenu_DrawPresetMenu+0x234>)
 8001a28:	f00f f8ea 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayInputTriggerStatus();
 8001a2c:	f7ff fa84 	bl	8000f38 <DM_DisplayInputTriggerStatus>

	uint8_t menu_pos_y1 = 40;
 8001a30:	2328      	movs	r3, #40	; 0x28
 8001a32:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 8001a34:	233c      	movs	r3, #60	; 0x3c
 8001a36:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 8001a38:	2350      	movs	r3, #80	; 0x50
 8001a3a:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001a3c:	2364      	movs	r3, #100	; 0x64
 8001a3e:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001a40:	2378      	movs	r3, #120	; 0x78
 8001a42:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001a44:	238c      	movs	r3, #140	; 0x8c
 8001a46:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 8001a48:	23a0      	movs	r3, #160	; 0xa0
 8001a4a:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001a4c:	f004 f91a 	bl	8005c84 <FreqO_GetFPresetObject>
 8001a50:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f001 825d 	beq.w	8002f14 <FreqMenu_DrawPresetMenu+0x1504>
	{
		switch(pFreqPresetTmp->hertz)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001a62:	4293      	cmp	r3, r2
 8001a64:	f000 849a 	beq.w	800239c <FreqMenu_DrawPresetMenu+0x98c>
 8001a68:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d817      	bhi.n	8001aa0 <FreqMenu_DrawPresetMenu+0x90>
 8001a70:	2b32      	cmp	r3, #50	; 0x32
 8001a72:	f000 81b3 	beq.w	8001ddc <FreqMenu_DrawPresetMenu+0x3cc>
 8001a76:	2b32      	cmp	r3, #50	; 0x32
 8001a78:	d806      	bhi.n	8001a88 <FreqMenu_DrawPresetMenu+0x78>
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d038      	beq.n	8001af0 <FreqMenu_DrawPresetMenu+0xe0>
 8001a7e:	2b0a      	cmp	r3, #10
 8001a80:	f000 8102 	beq.w	8001c88 <FreqMenu_DrawPresetMenu+0x278>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 8001a84:	f001 ba52 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001a88:	2bfa      	cmp	r3, #250	; 0xfa
 8001a8a:	f000 8317 	beq.w	80020bc <FreqMenu_DrawPresetMenu+0x6ac>
 8001a8e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a92:	f000 83d9 	beq.w	8002248 <FreqMenu_DrawPresetMenu+0x838>
 8001a96:	2b64      	cmp	r3, #100	; 0x64
 8001a98:	f000 8266 	beq.w	8001f68 <FreqMenu_DrawPresetMenu+0x558>
}
 8001a9c:	f001 ba46 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001aa0:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	f000 8758 	beq.w	800295a <FreqMenu_DrawPresetMenu+0xf4a>
 8001aaa:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d80f      	bhi.n	8001ad2 <FreqMenu_DrawPresetMenu+0xc2>
 8001ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	f000 85e0 	beq.w	800267c <FreqMenu_DrawPresetMenu+0xc6c>
 8001abc:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	f000 86a1 	beq.w	8002808 <FreqMenu_DrawPresetMenu+0xdf8>
 8001ac6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001aca:	f000 852d 	beq.w	8002528 <FreqMenu_DrawPresetMenu+0xb18>
}
 8001ace:	f001 ba2d 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
		switch(pFreqPresetTmp->hertz)
 8001ad2:	4a5d      	ldr	r2, [pc, #372]	; (8001c48 <FreqMenu_DrawPresetMenu+0x238>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	f001 80ae 	beq.w	8002c36 <FreqMenu_DrawPresetMenu+0x1226>
 8001ada:	4a5c      	ldr	r2, [pc, #368]	; (8001c4c <FreqMenu_DrawPresetMenu+0x23c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	f001 816f 	beq.w	8002dc0 <FreqMenu_DrawPresetMenu+0x13b0>
 8001ae2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	f000 87fc 	beq.w	8002ae4 <FreqMenu_DrawPresetMenu+0x10d4>
}
 8001aec:	f001 ba1e 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	2302      	movs	r3, #2
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	2300      	movs	r3, #0
 8001b00:	2105      	movs	r1, #5
 8001b02:	4853      	ldr	r0, [pc, #332]	; (8001c50 <FreqMenu_DrawPresetMenu+0x240>)
 8001b04:	f00f f87c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b08:	7bbb      	ldrb	r3, [r7, #14]
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	2302      	movs	r3, #2
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b18:	2105      	movs	r1, #5
 8001b1a:	484e      	ldr	r0, [pc, #312]	; (8001c54 <FreqMenu_DrawPresetMenu+0x244>)
 8001b1c:	f00f f870 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b20:	7b7b      	ldrb	r3, [r7, #13]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	9301      	str	r3, [sp, #4]
 8001b28:	2302      	movs	r3, #2
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b30:	2105      	movs	r1, #5
 8001b32:	4849      	ldr	r0, [pc, #292]	; (8001c58 <FreqMenu_DrawPresetMenu+0x248>)
 8001b34:	f00f f864 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b38:	7b3b      	ldrb	r3, [r7, #12]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	2302      	movs	r3, #2
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b48:	2105      	movs	r1, #5
 8001b4a:	4844      	ldr	r0, [pc, #272]	; (8001c5c <FreqMenu_DrawPresetMenu+0x24c>)
 8001b4c:	f00f f858 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b50:	7afb      	ldrb	r3, [r7, #11]
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	2300      	movs	r3, #0
 8001b56:	9301      	str	r3, [sp, #4]
 8001b58:	2302      	movs	r3, #2
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b60:	2105      	movs	r1, #5
 8001b62:	483f      	ldr	r0, [pc, #252]	; (8001c60 <FreqMenu_DrawPresetMenu+0x250>)
 8001b64:	f00f f84c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b68:	7abb      	ldrb	r3, [r7, #10]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	9301      	str	r3, [sp, #4]
 8001b70:	2302      	movs	r3, #2
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b78:	2105      	movs	r1, #5
 8001b7a:	483a      	ldr	r0, [pc, #232]	; (8001c64 <FreqMenu_DrawPresetMenu+0x254>)
 8001b7c:	f00f f840 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b80:	7a7b      	ldrb	r3, [r7, #9]
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	2300      	movs	r3, #0
 8001b86:	9301      	str	r3, [sp, #4]
 8001b88:	2302      	movs	r3, #2
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b90:	2105      	movs	r1, #5
 8001b92:	4835      	ldr	r0, [pc, #212]	; (8001c68 <FreqMenu_DrawPresetMenu+0x258>)
 8001b94:	f00f f834 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ba8:	2178      	movs	r1, #120	; 0x78
 8001baa:	4830      	ldr	r0, [pc, #192]	; (8001c6c <FreqMenu_DrawPresetMenu+0x25c>)
 8001bac:	f00f f828 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bb0:	7bbb      	ldrb	r3, [r7, #14]
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	9301      	str	r3, [sp, #4]
 8001bb8:	2302      	movs	r3, #2
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bc0:	2178      	movs	r1, #120	; 0x78
 8001bc2:	482b      	ldr	r0, [pc, #172]	; (8001c70 <FreqMenu_DrawPresetMenu+0x260>)
 8001bc4:	f00f f81c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bc8:	7b7b      	ldrb	r3, [r7, #13]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	2300      	movs	r3, #0
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	9300      	str	r3, [sp, #0]
 8001bd4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bd8:	2178      	movs	r1, #120	; 0x78
 8001bda:	4826      	ldr	r0, [pc, #152]	; (8001c74 <FreqMenu_DrawPresetMenu+0x264>)
 8001bdc:	f00f f810 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001be0:	7b3b      	ldrb	r3, [r7, #12]
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	2300      	movs	r3, #0
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	2302      	movs	r3, #2
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bf0:	2178      	movs	r1, #120	; 0x78
 8001bf2:	4821      	ldr	r0, [pc, #132]	; (8001c78 <FreqMenu_DrawPresetMenu+0x268>)
 8001bf4:	f00f f804 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bf8:	7afb      	ldrb	r3, [r7, #11]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	9301      	str	r3, [sp, #4]
 8001c00:	2302      	movs	r3, #2
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c08:	2178      	movs	r1, #120	; 0x78
 8001c0a:	481c      	ldr	r0, [pc, #112]	; (8001c7c <FreqMenu_DrawPresetMenu+0x26c>)
 8001c0c:	f00e fff8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c10:	7abb      	ldrb	r3, [r7, #10]
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	2300      	movs	r3, #0
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	2302      	movs	r3, #2
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c20:	2178      	movs	r1, #120	; 0x78
 8001c22:	4817      	ldr	r0, [pc, #92]	; (8001c80 <FreqMenu_DrawPresetMenu+0x270>)
 8001c24:	f00e ffec 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c28:	7a7b      	ldrb	r3, [r7, #9]
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	9301      	str	r3, [sp, #4]
 8001c30:	2302      	movs	r3, #2
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c38:	2178      	movs	r1, #120	; 0x78
 8001c3a:	4812      	ldr	r0, [pc, #72]	; (8001c84 <FreqMenu_DrawPresetMenu+0x274>)
 8001c3c:	f00e ffe0 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8001c40:	f001 b974 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 8001c44:	08015ca0 	.word	0x08015ca0
 8001c48:	000124f8 	.word	0x000124f8
 8001c4c:	000186a0 	.word	0x000186a0
 8001c50:	08015cb4 	.word	0x08015cb4
 8001c54:	08015cbc 	.word	0x08015cbc
 8001c58:	08015cc4 	.word	0x08015cc4
 8001c5c:	08015ccc 	.word	0x08015ccc
 8001c60:	08015cd4 	.word	0x08015cd4
 8001c64:	08015cdc 	.word	0x08015cdc
 8001c68:	08015ce4 	.word	0x08015ce4
 8001c6c:	08015cec 	.word	0x08015cec
 8001c70:	08015cf4 	.word	0x08015cf4
 8001c74:	08015cfc 	.word	0x08015cfc
 8001c78:	08015d04 	.word	0x08015d04
 8001c7c:	08015d0c 	.word	0x08015d0c
 8001c80:	08015d14 	.word	0x08015d14
 8001c84:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9301      	str	r3, [sp, #4]
 8001c90:	2302      	movs	r3, #2
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c98:	2105      	movs	r1, #5
 8001c9a:	48a5      	ldr	r0, [pc, #660]	; (8001f30 <FreqMenu_DrawPresetMenu+0x520>)
 8001c9c:	f00e ffb0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001ca0:	7bbb      	ldrb	r3, [r7, #14]
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001ca8:	9301      	str	r3, [sp, #4]
 8001caa:	2302      	movs	r3, #2
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	2300      	movs	r3, #0
 8001cb0:	2105      	movs	r1, #5
 8001cb2:	48a0      	ldr	r0, [pc, #640]	; (8001f34 <FreqMenu_DrawPresetMenu+0x524>)
 8001cb4:	f00e ffa4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cb8:	7b7b      	ldrb	r3, [r7, #13]
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	9301      	str	r3, [sp, #4]
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cc8:	2105      	movs	r1, #5
 8001cca:	489b      	ldr	r0, [pc, #620]	; (8001f38 <FreqMenu_DrawPresetMenu+0x528>)
 8001ccc:	f00e ff98 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cd0:	7b3b      	ldrb	r3, [r7, #12]
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	2302      	movs	r3, #2
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ce0:	2105      	movs	r1, #5
 8001ce2:	4896      	ldr	r0, [pc, #600]	; (8001f3c <FreqMenu_DrawPresetMenu+0x52c>)
 8001ce4:	f00e ff8c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ce8:	7afb      	ldrb	r3, [r7, #11]
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	2300      	movs	r3, #0
 8001cee:	9301      	str	r3, [sp, #4]
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	4891      	ldr	r0, [pc, #580]	; (8001f40 <FreqMenu_DrawPresetMenu+0x530>)
 8001cfc:	f00e ff80 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d00:	7abb      	ldrb	r3, [r7, #10]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	2302      	movs	r3, #2
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d10:	2105      	movs	r1, #5
 8001d12:	488c      	ldr	r0, [pc, #560]	; (8001f44 <FreqMenu_DrawPresetMenu+0x534>)
 8001d14:	f00e ff74 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d18:	7a7b      	ldrb	r3, [r7, #9]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	2302      	movs	r3, #2
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d28:	2105      	movs	r1, #5
 8001d2a:	4887      	ldr	r0, [pc, #540]	; (8001f48 <FreqMenu_DrawPresetMenu+0x538>)
 8001d2c:	f00e ff68 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	2300      	movs	r3, #0
 8001d36:	9301      	str	r3, [sp, #4]
 8001d38:	2302      	movs	r3, #2
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d40:	2178      	movs	r1, #120	; 0x78
 8001d42:	4882      	ldr	r0, [pc, #520]	; (8001f4c <FreqMenu_DrawPresetMenu+0x53c>)
 8001d44:	f00e ff5c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d48:	7bbb      	ldrb	r3, [r7, #14]
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2302      	movs	r3, #2
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d58:	2178      	movs	r1, #120	; 0x78
 8001d5a:	487d      	ldr	r0, [pc, #500]	; (8001f50 <FreqMenu_DrawPresetMenu+0x540>)
 8001d5c:	f00e ff50 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d60:	7b7b      	ldrb	r3, [r7, #13]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	2300      	movs	r3, #0
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	2302      	movs	r3, #2
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d70:	2178      	movs	r1, #120	; 0x78
 8001d72:	4878      	ldr	r0, [pc, #480]	; (8001f54 <FreqMenu_DrawPresetMenu+0x544>)
 8001d74:	f00e ff44 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d78:	7b3b      	ldrb	r3, [r7, #12]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	2302      	movs	r3, #2
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d88:	2178      	movs	r1, #120	; 0x78
 8001d8a:	4873      	ldr	r0, [pc, #460]	; (8001f58 <FreqMenu_DrawPresetMenu+0x548>)
 8001d8c:	f00e ff38 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d90:	7afb      	ldrb	r3, [r7, #11]
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	2300      	movs	r3, #0
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	2302      	movs	r3, #2
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001da0:	2178      	movs	r1, #120	; 0x78
 8001da2:	486e      	ldr	r0, [pc, #440]	; (8001f5c <FreqMenu_DrawPresetMenu+0x54c>)
 8001da4:	f00e ff2c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001da8:	7abb      	ldrb	r3, [r7, #10]
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	2300      	movs	r3, #0
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	2302      	movs	r3, #2
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001db8:	2178      	movs	r1, #120	; 0x78
 8001dba:	4869      	ldr	r0, [pc, #420]	; (8001f60 <FreqMenu_DrawPresetMenu+0x550>)
 8001dbc:	f00e ff20 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dc0:	7a7b      	ldrb	r3, [r7, #9]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	2302      	movs	r3, #2
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dd0:	2178      	movs	r1, #120	; 0x78
 8001dd2:	4864      	ldr	r0, [pc, #400]	; (8001f64 <FreqMenu_DrawPresetMenu+0x554>)
 8001dd4:	f00e ff14 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8001dd8:	f001 b8a8 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	2300      	movs	r3, #0
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	2302      	movs	r3, #2
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dec:	2105      	movs	r1, #5
 8001dee:	4850      	ldr	r0, [pc, #320]	; (8001f30 <FreqMenu_DrawPresetMenu+0x520>)
 8001df0:	f00e ff06 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001df4:	7bbb      	ldrb	r3, [r7, #14]
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	2300      	movs	r3, #0
 8001dfa:	9301      	str	r3, [sp, #4]
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e04:	2105      	movs	r1, #5
 8001e06:	484b      	ldr	r0, [pc, #300]	; (8001f34 <FreqMenu_DrawPresetMenu+0x524>)
 8001e08:	f00e fefa 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001e0c:	7b7b      	ldrb	r3, [r7, #13]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001e14:	9301      	str	r3, [sp, #4]
 8001e16:	2302      	movs	r3, #2
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	2105      	movs	r1, #5
 8001e1e:	4846      	ldr	r0, [pc, #280]	; (8001f38 <FreqMenu_DrawPresetMenu+0x528>)
 8001e20:	f00e feee 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e24:	7b3b      	ldrb	r3, [r7, #12]
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	2300      	movs	r3, #0
 8001e2a:	9301      	str	r3, [sp, #4]
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e34:	2105      	movs	r1, #5
 8001e36:	4841      	ldr	r0, [pc, #260]	; (8001f3c <FreqMenu_DrawPresetMenu+0x52c>)
 8001e38:	f00e fee2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e3c:	7afb      	ldrb	r3, [r7, #11]
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	2300      	movs	r3, #0
 8001e42:	9301      	str	r3, [sp, #4]
 8001e44:	2302      	movs	r3, #2
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e4c:	2105      	movs	r1, #5
 8001e4e:	483c      	ldr	r0, [pc, #240]	; (8001f40 <FreqMenu_DrawPresetMenu+0x530>)
 8001e50:	f00e fed6 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e54:	7abb      	ldrb	r3, [r7, #10]
 8001e56:	b29a      	uxth	r2, r3
 8001e58:	2300      	movs	r3, #0
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e64:	2105      	movs	r1, #5
 8001e66:	4837      	ldr	r0, [pc, #220]	; (8001f44 <FreqMenu_DrawPresetMenu+0x534>)
 8001e68:	f00e feca 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e6c:	7a7b      	ldrb	r3, [r7, #9]
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	2300      	movs	r3, #0
 8001e72:	9301      	str	r3, [sp, #4]
 8001e74:	2302      	movs	r3, #2
 8001e76:	9300      	str	r3, [sp, #0]
 8001e78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e7c:	2105      	movs	r1, #5
 8001e7e:	4832      	ldr	r0, [pc, #200]	; (8001f48 <FreqMenu_DrawPresetMenu+0x538>)
 8001e80:	f00e febe 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	2300      	movs	r3, #0
 8001e8a:	9301      	str	r3, [sp, #4]
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	9300      	str	r3, [sp, #0]
 8001e90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e94:	2178      	movs	r1, #120	; 0x78
 8001e96:	482d      	ldr	r0, [pc, #180]	; (8001f4c <FreqMenu_DrawPresetMenu+0x53c>)
 8001e98:	f00e feb2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e9c:	7bbb      	ldrb	r3, [r7, #14]
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	9301      	str	r3, [sp, #4]
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eac:	2178      	movs	r1, #120	; 0x78
 8001eae:	4828      	ldr	r0, [pc, #160]	; (8001f50 <FreqMenu_DrawPresetMenu+0x540>)
 8001eb0:	f00e fea6 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eb4:	7b7b      	ldrb	r3, [r7, #13]
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	2300      	movs	r3, #0
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ec4:	2178      	movs	r1, #120	; 0x78
 8001ec6:	4823      	ldr	r0, [pc, #140]	; (8001f54 <FreqMenu_DrawPresetMenu+0x544>)
 8001ec8:	f00e fe9a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ecc:	7b3b      	ldrb	r3, [r7, #12]
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001edc:	2178      	movs	r1, #120	; 0x78
 8001ede:	481e      	ldr	r0, [pc, #120]	; (8001f58 <FreqMenu_DrawPresetMenu+0x548>)
 8001ee0:	f00e fe8e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ee4:	7afb      	ldrb	r3, [r7, #11]
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	2300      	movs	r3, #0
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	2302      	movs	r3, #2
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ef4:	2178      	movs	r1, #120	; 0x78
 8001ef6:	4819      	ldr	r0, [pc, #100]	; (8001f5c <FreqMenu_DrawPresetMenu+0x54c>)
 8001ef8:	f00e fe82 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001efc:	7abb      	ldrb	r3, [r7, #10]
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	2300      	movs	r3, #0
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	2302      	movs	r3, #2
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f0c:	2178      	movs	r1, #120	; 0x78
 8001f0e:	4814      	ldr	r0, [pc, #80]	; (8001f60 <FreqMenu_DrawPresetMenu+0x550>)
 8001f10:	f00e fe76 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f14:	7a7b      	ldrb	r3, [r7, #9]
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f24:	2178      	movs	r1, #120	; 0x78
 8001f26:	480f      	ldr	r0, [pc, #60]	; (8001f64 <FreqMenu_DrawPresetMenu+0x554>)
 8001f28:	f00e fe6a 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8001f2c:	f000 bffe 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 8001f30:	08015cb4 	.word	0x08015cb4
 8001f34:	08015cbc 	.word	0x08015cbc
 8001f38:	08015cc4 	.word	0x08015cc4
 8001f3c:	08015ccc 	.word	0x08015ccc
 8001f40:	08015cd4 	.word	0x08015cd4
 8001f44:	08015cdc 	.word	0x08015cdc
 8001f48:	08015ce4 	.word	0x08015ce4
 8001f4c:	08015cec 	.word	0x08015cec
 8001f50:	08015cf4 	.word	0x08015cf4
 8001f54:	08015cfc 	.word	0x08015cfc
 8001f58:	08015d04 	.word	0x08015d04
 8001f5c:	08015d0c 	.word	0x08015d0c
 8001f60:	08015d14 	.word	0x08015d14
 8001f64:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	2302      	movs	r3, #2
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f78:	2105      	movs	r1, #5
 8001f7a:	48a5      	ldr	r0, [pc, #660]	; (8002210 <FreqMenu_DrawPresetMenu+0x800>)
 8001f7c:	f00e fe40 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f80:	7bbb      	ldrb	r3, [r7, #14]
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	2300      	movs	r3, #0
 8001f86:	9301      	str	r3, [sp, #4]
 8001f88:	2302      	movs	r3, #2
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f90:	2105      	movs	r1, #5
 8001f92:	48a0      	ldr	r0, [pc, #640]	; (8002214 <FreqMenu_DrawPresetMenu+0x804>)
 8001f94:	f00e fe34 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f98:	7b7b      	ldrb	r3, [r7, #13]
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	9301      	str	r3, [sp, #4]
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fa8:	2105      	movs	r1, #5
 8001faa:	489b      	ldr	r0, [pc, #620]	; (8002218 <FreqMenu_DrawPresetMenu+0x808>)
 8001fac:	f00e fe28 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001fb0:	7b3b      	ldrb	r3, [r7, #12]
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001fb8:	9301      	str	r3, [sp, #4]
 8001fba:	2302      	movs	r3, #2
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	2105      	movs	r1, #5
 8001fc2:	4896      	ldr	r0, [pc, #600]	; (800221c <FreqMenu_DrawPresetMenu+0x80c>)
 8001fc4:	f00e fe1c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fc8:	7afb      	ldrb	r3, [r7, #11]
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	2300      	movs	r3, #0
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fd8:	2105      	movs	r1, #5
 8001fda:	4891      	ldr	r0, [pc, #580]	; (8002220 <FreqMenu_DrawPresetMenu+0x810>)
 8001fdc:	f00e fe10 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fe0:	7abb      	ldrb	r3, [r7, #10]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	2302      	movs	r3, #2
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	488c      	ldr	r0, [pc, #560]	; (8002224 <FreqMenu_DrawPresetMenu+0x814>)
 8001ff4:	f00e fe04 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ff8:	7a7b      	ldrb	r3, [r7, #9]
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	2302      	movs	r3, #2
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002008:	2105      	movs	r1, #5
 800200a:	4887      	ldr	r0, [pc, #540]	; (8002228 <FreqMenu_DrawPresetMenu+0x818>)
 800200c:	f00e fdf8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	b29a      	uxth	r2, r3
 8002014:	2300      	movs	r3, #0
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	2302      	movs	r3, #2
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002020:	2178      	movs	r1, #120	; 0x78
 8002022:	4882      	ldr	r0, [pc, #520]	; (800222c <FreqMenu_DrawPresetMenu+0x81c>)
 8002024:	f00e fdec 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002028:	7bbb      	ldrb	r3, [r7, #14]
 800202a:	b29a      	uxth	r2, r3
 800202c:	2300      	movs	r3, #0
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2302      	movs	r3, #2
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002038:	2178      	movs	r1, #120	; 0x78
 800203a:	487d      	ldr	r0, [pc, #500]	; (8002230 <FreqMenu_DrawPresetMenu+0x820>)
 800203c:	f00e fde0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002040:	7b7b      	ldrb	r3, [r7, #13]
 8002042:	b29a      	uxth	r2, r3
 8002044:	2300      	movs	r3, #0
 8002046:	9301      	str	r3, [sp, #4]
 8002048:	2302      	movs	r3, #2
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002050:	2178      	movs	r1, #120	; 0x78
 8002052:	4878      	ldr	r0, [pc, #480]	; (8002234 <FreqMenu_DrawPresetMenu+0x824>)
 8002054:	f00e fdd4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002058:	7b3b      	ldrb	r3, [r7, #12]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2300      	movs	r3, #0
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	2302      	movs	r3, #2
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002068:	2178      	movs	r1, #120	; 0x78
 800206a:	4873      	ldr	r0, [pc, #460]	; (8002238 <FreqMenu_DrawPresetMenu+0x828>)
 800206c:	f00e fdc8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002070:	7afb      	ldrb	r3, [r7, #11]
 8002072:	b29a      	uxth	r2, r3
 8002074:	2300      	movs	r3, #0
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	2302      	movs	r3, #2
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002080:	2178      	movs	r1, #120	; 0x78
 8002082:	486e      	ldr	r0, [pc, #440]	; (800223c <FreqMenu_DrawPresetMenu+0x82c>)
 8002084:	f00e fdbc 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002088:	7abb      	ldrb	r3, [r7, #10]
 800208a:	b29a      	uxth	r2, r3
 800208c:	2300      	movs	r3, #0
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	2302      	movs	r3, #2
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002098:	2178      	movs	r1, #120	; 0x78
 800209a:	4869      	ldr	r0, [pc, #420]	; (8002240 <FreqMenu_DrawPresetMenu+0x830>)
 800209c:	f00e fdb0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020a0:	7a7b      	ldrb	r3, [r7, #9]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	2300      	movs	r3, #0
 80020a6:	9301      	str	r3, [sp, #4]
 80020a8:	2302      	movs	r3, #2
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020b0:	2178      	movs	r1, #120	; 0x78
 80020b2:	4864      	ldr	r0, [pc, #400]	; (8002244 <FreqMenu_DrawPresetMenu+0x834>)
 80020b4:	f00e fda4 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 80020b8:	f000 bf38 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	b29a      	uxth	r2, r3
 80020c0:	2300      	movs	r3, #0
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	2302      	movs	r3, #2
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020cc:	2105      	movs	r1, #5
 80020ce:	4850      	ldr	r0, [pc, #320]	; (8002210 <FreqMenu_DrawPresetMenu+0x800>)
 80020d0:	f00e fd96 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020d4:	7bbb      	ldrb	r3, [r7, #14]
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	2300      	movs	r3, #0
 80020da:	9301      	str	r3, [sp, #4]
 80020dc:	2302      	movs	r3, #2
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020e4:	2105      	movs	r1, #5
 80020e6:	484b      	ldr	r0, [pc, #300]	; (8002214 <FreqMenu_DrawPresetMenu+0x804>)
 80020e8:	f00e fd8a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020ec:	7b7b      	ldrb	r3, [r7, #13]
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	2300      	movs	r3, #0
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	2302      	movs	r3, #2
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020fc:	2105      	movs	r1, #5
 80020fe:	4846      	ldr	r0, [pc, #280]	; (8002218 <FreqMenu_DrawPresetMenu+0x808>)
 8002100:	f00e fd7e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002104:	7b3b      	ldrb	r3, [r7, #12]
 8002106:	b29a      	uxth	r2, r3
 8002108:	2300      	movs	r3, #0
 800210a:	9301      	str	r3, [sp, #4]
 800210c:	2302      	movs	r3, #2
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002114:	2105      	movs	r1, #5
 8002116:	4841      	ldr	r0, [pc, #260]	; (800221c <FreqMenu_DrawPresetMenu+0x80c>)
 8002118:	f00e fd72 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800211c:	7afb      	ldrb	r3, [r7, #11]
 800211e:	b29a      	uxth	r2, r3
 8002120:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002124:	9301      	str	r3, [sp, #4]
 8002126:	2302      	movs	r3, #2
 8002128:	9300      	str	r3, [sp, #0]
 800212a:	2300      	movs	r3, #0
 800212c:	2105      	movs	r1, #5
 800212e:	483c      	ldr	r0, [pc, #240]	; (8002220 <FreqMenu_DrawPresetMenu+0x810>)
 8002130:	f00e fd66 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002134:	7abb      	ldrb	r3, [r7, #10]
 8002136:	b29a      	uxth	r2, r3
 8002138:	2300      	movs	r3, #0
 800213a:	9301      	str	r3, [sp, #4]
 800213c:	2302      	movs	r3, #2
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002144:	2105      	movs	r1, #5
 8002146:	4837      	ldr	r0, [pc, #220]	; (8002224 <FreqMenu_DrawPresetMenu+0x814>)
 8002148:	f00e fd5a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800214c:	7a7b      	ldrb	r3, [r7, #9]
 800214e:	b29a      	uxth	r2, r3
 8002150:	2300      	movs	r3, #0
 8002152:	9301      	str	r3, [sp, #4]
 8002154:	2302      	movs	r3, #2
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800215c:	2105      	movs	r1, #5
 800215e:	4832      	ldr	r0, [pc, #200]	; (8002228 <FreqMenu_DrawPresetMenu+0x818>)
 8002160:	f00e fd4e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	b29a      	uxth	r2, r3
 8002168:	2300      	movs	r3, #0
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	2302      	movs	r3, #2
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002174:	2178      	movs	r1, #120	; 0x78
 8002176:	482d      	ldr	r0, [pc, #180]	; (800222c <FreqMenu_DrawPresetMenu+0x81c>)
 8002178:	f00e fd42 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800217c:	7bbb      	ldrb	r3, [r7, #14]
 800217e:	b29a      	uxth	r2, r3
 8002180:	2300      	movs	r3, #0
 8002182:	9301      	str	r3, [sp, #4]
 8002184:	2302      	movs	r3, #2
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800218c:	2178      	movs	r1, #120	; 0x78
 800218e:	4828      	ldr	r0, [pc, #160]	; (8002230 <FreqMenu_DrawPresetMenu+0x820>)
 8002190:	f00e fd36 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002194:	7b7b      	ldrb	r3, [r7, #13]
 8002196:	b29a      	uxth	r2, r3
 8002198:	2300      	movs	r3, #0
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	2302      	movs	r3, #2
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021a4:	2178      	movs	r1, #120	; 0x78
 80021a6:	4823      	ldr	r0, [pc, #140]	; (8002234 <FreqMenu_DrawPresetMenu+0x824>)
 80021a8:	f00e fd2a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021ac:	7b3b      	ldrb	r3, [r7, #12]
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	2300      	movs	r3, #0
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	2302      	movs	r3, #2
 80021b6:	9300      	str	r3, [sp, #0]
 80021b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021bc:	2178      	movs	r1, #120	; 0x78
 80021be:	481e      	ldr	r0, [pc, #120]	; (8002238 <FreqMenu_DrawPresetMenu+0x828>)
 80021c0:	f00e fd1e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021c4:	7afb      	ldrb	r3, [r7, #11]
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	2300      	movs	r3, #0
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	2302      	movs	r3, #2
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021d4:	2178      	movs	r1, #120	; 0x78
 80021d6:	4819      	ldr	r0, [pc, #100]	; (800223c <FreqMenu_DrawPresetMenu+0x82c>)
 80021d8:	f00e fd12 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021dc:	7abb      	ldrb	r3, [r7, #10]
 80021de:	b29a      	uxth	r2, r3
 80021e0:	2300      	movs	r3, #0
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	2302      	movs	r3, #2
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021ec:	2178      	movs	r1, #120	; 0x78
 80021ee:	4814      	ldr	r0, [pc, #80]	; (8002240 <FreqMenu_DrawPresetMenu+0x830>)
 80021f0:	f00e fd06 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021f4:	7a7b      	ldrb	r3, [r7, #9]
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	2300      	movs	r3, #0
 80021fa:	9301      	str	r3, [sp, #4]
 80021fc:	2302      	movs	r3, #2
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002204:	2178      	movs	r1, #120	; 0x78
 8002206:	480f      	ldr	r0, [pc, #60]	; (8002244 <FreqMenu_DrawPresetMenu+0x834>)
 8002208:	f00e fcfa 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 800220c:	f000 be8e 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 8002210:	08015cb4 	.word	0x08015cb4
 8002214:	08015cbc 	.word	0x08015cbc
 8002218:	08015cc4 	.word	0x08015cc4
 800221c:	08015ccc 	.word	0x08015ccc
 8002220:	08015cd4 	.word	0x08015cd4
 8002224:	08015cdc 	.word	0x08015cdc
 8002228:	08015ce4 	.word	0x08015ce4
 800222c:	08015cec 	.word	0x08015cec
 8002230:	08015cf4 	.word	0x08015cf4
 8002234:	08015cfc 	.word	0x08015cfc
 8002238:	08015d04 	.word	0x08015d04
 800223c:	08015d0c 	.word	0x08015d0c
 8002240:	08015d14 	.word	0x08015d14
 8002244:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	b29a      	uxth	r2, r3
 800224c:	2300      	movs	r3, #0
 800224e:	9301      	str	r3, [sp, #4]
 8002250:	2302      	movs	r3, #2
 8002252:	9300      	str	r3, [sp, #0]
 8002254:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002258:	2105      	movs	r1, #5
 800225a:	48a5      	ldr	r0, [pc, #660]	; (80024f0 <FreqMenu_DrawPresetMenu+0xae0>)
 800225c:	f00e fcd0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	b29a      	uxth	r2, r3
 8002264:	2300      	movs	r3, #0
 8002266:	9301      	str	r3, [sp, #4]
 8002268:	2302      	movs	r3, #2
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002270:	2105      	movs	r1, #5
 8002272:	48a0      	ldr	r0, [pc, #640]	; (80024f4 <FreqMenu_DrawPresetMenu+0xae4>)
 8002274:	f00e fcc4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002278:	7b7b      	ldrb	r3, [r7, #13]
 800227a:	b29a      	uxth	r2, r3
 800227c:	2300      	movs	r3, #0
 800227e:	9301      	str	r3, [sp, #4]
 8002280:	2302      	movs	r3, #2
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002288:	2105      	movs	r1, #5
 800228a:	489b      	ldr	r0, [pc, #620]	; (80024f8 <FreqMenu_DrawPresetMenu+0xae8>)
 800228c:	f00e fcb8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002290:	7b3b      	ldrb	r3, [r7, #12]
 8002292:	b29a      	uxth	r2, r3
 8002294:	2300      	movs	r3, #0
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	2302      	movs	r3, #2
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022a0:	2105      	movs	r1, #5
 80022a2:	4896      	ldr	r0, [pc, #600]	; (80024fc <FreqMenu_DrawPresetMenu+0xaec>)
 80022a4:	f00e fcac 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022a8:	7afb      	ldrb	r3, [r7, #11]
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	2300      	movs	r3, #0
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	2302      	movs	r3, #2
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022b8:	2105      	movs	r1, #5
 80022ba:	4891      	ldr	r0, [pc, #580]	; (8002500 <FreqMenu_DrawPresetMenu+0xaf0>)
 80022bc:	f00e fca0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80022c0:	7abb      	ldrb	r3, [r7, #10]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80022c8:	9301      	str	r3, [sp, #4]
 80022ca:	2302      	movs	r3, #2
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	2300      	movs	r3, #0
 80022d0:	2105      	movs	r1, #5
 80022d2:	488c      	ldr	r0, [pc, #560]	; (8002504 <FreqMenu_DrawPresetMenu+0xaf4>)
 80022d4:	f00e fc94 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022d8:	7a7b      	ldrb	r3, [r7, #9]
 80022da:	b29a      	uxth	r2, r3
 80022dc:	2300      	movs	r3, #0
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	2302      	movs	r3, #2
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022e8:	2105      	movs	r1, #5
 80022ea:	4887      	ldr	r0, [pc, #540]	; (8002508 <FreqMenu_DrawPresetMenu+0xaf8>)
 80022ec:	f00e fc88 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022f0:	7bfb      	ldrb	r3, [r7, #15]
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	2300      	movs	r3, #0
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	2302      	movs	r3, #2
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002300:	2178      	movs	r1, #120	; 0x78
 8002302:	4882      	ldr	r0, [pc, #520]	; (800250c <FreqMenu_DrawPresetMenu+0xafc>)
 8002304:	f00e fc7c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002308:	7bbb      	ldrb	r3, [r7, #14]
 800230a:	b29a      	uxth	r2, r3
 800230c:	2300      	movs	r3, #0
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	2302      	movs	r3, #2
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002318:	2178      	movs	r1, #120	; 0x78
 800231a:	487d      	ldr	r0, [pc, #500]	; (8002510 <FreqMenu_DrawPresetMenu+0xb00>)
 800231c:	f00e fc70 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002320:	7b7b      	ldrb	r3, [r7, #13]
 8002322:	b29a      	uxth	r2, r3
 8002324:	2300      	movs	r3, #0
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	2302      	movs	r3, #2
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002330:	2178      	movs	r1, #120	; 0x78
 8002332:	4878      	ldr	r0, [pc, #480]	; (8002514 <FreqMenu_DrawPresetMenu+0xb04>)
 8002334:	f00e fc64 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002338:	7b3b      	ldrb	r3, [r7, #12]
 800233a:	b29a      	uxth	r2, r3
 800233c:	2300      	movs	r3, #0
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	2302      	movs	r3, #2
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002348:	2178      	movs	r1, #120	; 0x78
 800234a:	4873      	ldr	r0, [pc, #460]	; (8002518 <FreqMenu_DrawPresetMenu+0xb08>)
 800234c:	f00e fc58 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002350:	7afb      	ldrb	r3, [r7, #11]
 8002352:	b29a      	uxth	r2, r3
 8002354:	2300      	movs	r3, #0
 8002356:	9301      	str	r3, [sp, #4]
 8002358:	2302      	movs	r3, #2
 800235a:	9300      	str	r3, [sp, #0]
 800235c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002360:	2178      	movs	r1, #120	; 0x78
 8002362:	486e      	ldr	r0, [pc, #440]	; (800251c <FreqMenu_DrawPresetMenu+0xb0c>)
 8002364:	f00e fc4c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002368:	7abb      	ldrb	r3, [r7, #10]
 800236a:	b29a      	uxth	r2, r3
 800236c:	2300      	movs	r3, #0
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	2302      	movs	r3, #2
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002378:	2178      	movs	r1, #120	; 0x78
 800237a:	4869      	ldr	r0, [pc, #420]	; (8002520 <FreqMenu_DrawPresetMenu+0xb10>)
 800237c:	f00e fc40 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002380:	7a7b      	ldrb	r3, [r7, #9]
 8002382:	b29a      	uxth	r2, r3
 8002384:	2300      	movs	r3, #0
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	2302      	movs	r3, #2
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002390:	2178      	movs	r1, #120	; 0x78
 8002392:	4864      	ldr	r0, [pc, #400]	; (8002524 <FreqMenu_DrawPresetMenu+0xb14>)
 8002394:	f00e fc34 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8002398:	f000 bdc8 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800239c:	7bfb      	ldrb	r3, [r7, #15]
 800239e:	b29a      	uxth	r2, r3
 80023a0:	2300      	movs	r3, #0
 80023a2:	9301      	str	r3, [sp, #4]
 80023a4:	2302      	movs	r3, #2
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023ac:	2105      	movs	r1, #5
 80023ae:	4850      	ldr	r0, [pc, #320]	; (80024f0 <FreqMenu_DrawPresetMenu+0xae0>)
 80023b0:	f00e fc26 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023b4:	7bbb      	ldrb	r3, [r7, #14]
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	2300      	movs	r3, #0
 80023ba:	9301      	str	r3, [sp, #4]
 80023bc:	2302      	movs	r3, #2
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023c4:	2105      	movs	r1, #5
 80023c6:	484b      	ldr	r0, [pc, #300]	; (80024f4 <FreqMenu_DrawPresetMenu+0xae4>)
 80023c8:	f00e fc1a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023cc:	7b7b      	ldrb	r3, [r7, #13]
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	2300      	movs	r3, #0
 80023d2:	9301      	str	r3, [sp, #4]
 80023d4:	2302      	movs	r3, #2
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023dc:	2105      	movs	r1, #5
 80023de:	4846      	ldr	r0, [pc, #280]	; (80024f8 <FreqMenu_DrawPresetMenu+0xae8>)
 80023e0:	f00e fc0e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023e4:	7b3b      	ldrb	r3, [r7, #12]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	2300      	movs	r3, #0
 80023ea:	9301      	str	r3, [sp, #4]
 80023ec:	2302      	movs	r3, #2
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023f4:	2105      	movs	r1, #5
 80023f6:	4841      	ldr	r0, [pc, #260]	; (80024fc <FreqMenu_DrawPresetMenu+0xaec>)
 80023f8:	f00e fc02 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023fc:	7afb      	ldrb	r3, [r7, #11]
 80023fe:	b29a      	uxth	r2, r3
 8002400:	2300      	movs	r3, #0
 8002402:	9301      	str	r3, [sp, #4]
 8002404:	2302      	movs	r3, #2
 8002406:	9300      	str	r3, [sp, #0]
 8002408:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800240c:	2105      	movs	r1, #5
 800240e:	483c      	ldr	r0, [pc, #240]	; (8002500 <FreqMenu_DrawPresetMenu+0xaf0>)
 8002410:	f00e fbf6 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002414:	7abb      	ldrb	r3, [r7, #10]
 8002416:	b29a      	uxth	r2, r3
 8002418:	2300      	movs	r3, #0
 800241a:	9301      	str	r3, [sp, #4]
 800241c:	2302      	movs	r3, #2
 800241e:	9300      	str	r3, [sp, #0]
 8002420:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002424:	2105      	movs	r1, #5
 8002426:	4837      	ldr	r0, [pc, #220]	; (8002504 <FreqMenu_DrawPresetMenu+0xaf4>)
 8002428:	f00e fbea 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800242c:	7a7b      	ldrb	r3, [r7, #9]
 800242e:	b29a      	uxth	r2, r3
 8002430:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	2302      	movs	r3, #2
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2300      	movs	r3, #0
 800243c:	2105      	movs	r1, #5
 800243e:	4832      	ldr	r0, [pc, #200]	; (8002508 <FreqMenu_DrawPresetMenu+0xaf8>)
 8002440:	f00e fbde 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	b29a      	uxth	r2, r3
 8002448:	2300      	movs	r3, #0
 800244a:	9301      	str	r3, [sp, #4]
 800244c:	2302      	movs	r3, #2
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002454:	2178      	movs	r1, #120	; 0x78
 8002456:	482d      	ldr	r0, [pc, #180]	; (800250c <FreqMenu_DrawPresetMenu+0xafc>)
 8002458:	f00e fbd2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800245c:	7bbb      	ldrb	r3, [r7, #14]
 800245e:	b29a      	uxth	r2, r3
 8002460:	2300      	movs	r3, #0
 8002462:	9301      	str	r3, [sp, #4]
 8002464:	2302      	movs	r3, #2
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800246c:	2178      	movs	r1, #120	; 0x78
 800246e:	4828      	ldr	r0, [pc, #160]	; (8002510 <FreqMenu_DrawPresetMenu+0xb00>)
 8002470:	f00e fbc6 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002474:	7b7b      	ldrb	r3, [r7, #13]
 8002476:	b29a      	uxth	r2, r3
 8002478:	2300      	movs	r3, #0
 800247a:	9301      	str	r3, [sp, #4]
 800247c:	2302      	movs	r3, #2
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002484:	2178      	movs	r1, #120	; 0x78
 8002486:	4823      	ldr	r0, [pc, #140]	; (8002514 <FreqMenu_DrawPresetMenu+0xb04>)
 8002488:	f00e fbba 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800248c:	7b3b      	ldrb	r3, [r7, #12]
 800248e:	b29a      	uxth	r2, r3
 8002490:	2300      	movs	r3, #0
 8002492:	9301      	str	r3, [sp, #4]
 8002494:	2302      	movs	r3, #2
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800249c:	2178      	movs	r1, #120	; 0x78
 800249e:	481e      	ldr	r0, [pc, #120]	; (8002518 <FreqMenu_DrawPresetMenu+0xb08>)
 80024a0:	f00e fbae 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024a4:	7afb      	ldrb	r3, [r7, #11]
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	2300      	movs	r3, #0
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	2302      	movs	r3, #2
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024b4:	2178      	movs	r1, #120	; 0x78
 80024b6:	4819      	ldr	r0, [pc, #100]	; (800251c <FreqMenu_DrawPresetMenu+0xb0c>)
 80024b8:	f00e fba2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024bc:	7abb      	ldrb	r3, [r7, #10]
 80024be:	b29a      	uxth	r2, r3
 80024c0:	2300      	movs	r3, #0
 80024c2:	9301      	str	r3, [sp, #4]
 80024c4:	2302      	movs	r3, #2
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024cc:	2178      	movs	r1, #120	; 0x78
 80024ce:	4814      	ldr	r0, [pc, #80]	; (8002520 <FreqMenu_DrawPresetMenu+0xb10>)
 80024d0:	f00e fb96 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024d4:	7a7b      	ldrb	r3, [r7, #9]
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	2300      	movs	r3, #0
 80024da:	9301      	str	r3, [sp, #4]
 80024dc:	2302      	movs	r3, #2
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024e4:	2178      	movs	r1, #120	; 0x78
 80024e6:	480f      	ldr	r0, [pc, #60]	; (8002524 <FreqMenu_DrawPresetMenu+0xb14>)
 80024e8:	f00e fb8a 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 80024ec:	f000 bd1e 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 80024f0:	08015cb4 	.word	0x08015cb4
 80024f4:	08015cbc 	.word	0x08015cbc
 80024f8:	08015cc4 	.word	0x08015cc4
 80024fc:	08015ccc 	.word	0x08015ccc
 8002500:	08015cd4 	.word	0x08015cd4
 8002504:	08015cdc 	.word	0x08015cdc
 8002508:	08015ce4 	.word	0x08015ce4
 800250c:	08015cec 	.word	0x08015cec
 8002510:	08015cf4 	.word	0x08015cf4
 8002514:	08015cfc 	.word	0x08015cfc
 8002518:	08015d04 	.word	0x08015d04
 800251c:	08015d0c 	.word	0x08015d0c
 8002520:	08015d14 	.word	0x08015d14
 8002524:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	b29a      	uxth	r2, r3
 800252c:	2300      	movs	r3, #0
 800252e:	9301      	str	r3, [sp, #4]
 8002530:	2302      	movs	r3, #2
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002538:	2105      	movs	r1, #5
 800253a:	48a5      	ldr	r0, [pc, #660]	; (80027d0 <FreqMenu_DrawPresetMenu+0xdc0>)
 800253c:	f00e fb60 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002540:	7bbb      	ldrb	r3, [r7, #14]
 8002542:	b29a      	uxth	r2, r3
 8002544:	2300      	movs	r3, #0
 8002546:	9301      	str	r3, [sp, #4]
 8002548:	2302      	movs	r3, #2
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002550:	2105      	movs	r1, #5
 8002552:	48a0      	ldr	r0, [pc, #640]	; (80027d4 <FreqMenu_DrawPresetMenu+0xdc4>)
 8002554:	f00e fb54 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002558:	7b7b      	ldrb	r3, [r7, #13]
 800255a:	b29a      	uxth	r2, r3
 800255c:	2300      	movs	r3, #0
 800255e:	9301      	str	r3, [sp, #4]
 8002560:	2302      	movs	r3, #2
 8002562:	9300      	str	r3, [sp, #0]
 8002564:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002568:	2105      	movs	r1, #5
 800256a:	489b      	ldr	r0, [pc, #620]	; (80027d8 <FreqMenu_DrawPresetMenu+0xdc8>)
 800256c:	f00e fb48 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002570:	7b3b      	ldrb	r3, [r7, #12]
 8002572:	b29a      	uxth	r2, r3
 8002574:	2300      	movs	r3, #0
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	2302      	movs	r3, #2
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002580:	2105      	movs	r1, #5
 8002582:	4896      	ldr	r0, [pc, #600]	; (80027dc <FreqMenu_DrawPresetMenu+0xdcc>)
 8002584:	f00e fb3c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002588:	7afb      	ldrb	r3, [r7, #11]
 800258a:	b29a      	uxth	r2, r3
 800258c:	2300      	movs	r3, #0
 800258e:	9301      	str	r3, [sp, #4]
 8002590:	2302      	movs	r3, #2
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002598:	2105      	movs	r1, #5
 800259a:	4891      	ldr	r0, [pc, #580]	; (80027e0 <FreqMenu_DrawPresetMenu+0xdd0>)
 800259c:	f00e fb30 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025a0:	7abb      	ldrb	r3, [r7, #10]
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	2300      	movs	r3, #0
 80025a6:	9301      	str	r3, [sp, #4]
 80025a8:	2302      	movs	r3, #2
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025b0:	2105      	movs	r1, #5
 80025b2:	488c      	ldr	r0, [pc, #560]	; (80027e4 <FreqMenu_DrawPresetMenu+0xdd4>)
 80025b4:	f00e fb24 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025b8:	7a7b      	ldrb	r3, [r7, #9]
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	2300      	movs	r3, #0
 80025be:	9301      	str	r3, [sp, #4]
 80025c0:	2302      	movs	r3, #2
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025c8:	2105      	movs	r1, #5
 80025ca:	4887      	ldr	r0, [pc, #540]	; (80027e8 <FreqMenu_DrawPresetMenu+0xdd8>)
 80025cc:	f00e fb18 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	2302      	movs	r3, #2
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	2300      	movs	r3, #0
 80025e0:	2178      	movs	r1, #120	; 0x78
 80025e2:	4882      	ldr	r0, [pc, #520]	; (80027ec <FreqMenu_DrawPresetMenu+0xddc>)
 80025e4:	f00e fb0c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025e8:	7bbb      	ldrb	r3, [r7, #14]
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	2300      	movs	r3, #0
 80025ee:	9301      	str	r3, [sp, #4]
 80025f0:	2302      	movs	r3, #2
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025f8:	2178      	movs	r1, #120	; 0x78
 80025fa:	487d      	ldr	r0, [pc, #500]	; (80027f0 <FreqMenu_DrawPresetMenu+0xde0>)
 80025fc:	f00e fb00 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002600:	7b7b      	ldrb	r3, [r7, #13]
 8002602:	b29a      	uxth	r2, r3
 8002604:	2300      	movs	r3, #0
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	2302      	movs	r3, #2
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002610:	2178      	movs	r1, #120	; 0x78
 8002612:	4878      	ldr	r0, [pc, #480]	; (80027f4 <FreqMenu_DrawPresetMenu+0xde4>)
 8002614:	f00e faf4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002618:	7b3b      	ldrb	r3, [r7, #12]
 800261a:	b29a      	uxth	r2, r3
 800261c:	2300      	movs	r3, #0
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	2302      	movs	r3, #2
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002628:	2178      	movs	r1, #120	; 0x78
 800262a:	4873      	ldr	r0, [pc, #460]	; (80027f8 <FreqMenu_DrawPresetMenu+0xde8>)
 800262c:	f00e fae8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002630:	7afb      	ldrb	r3, [r7, #11]
 8002632:	b29a      	uxth	r2, r3
 8002634:	2300      	movs	r3, #0
 8002636:	9301      	str	r3, [sp, #4]
 8002638:	2302      	movs	r3, #2
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002640:	2178      	movs	r1, #120	; 0x78
 8002642:	486e      	ldr	r0, [pc, #440]	; (80027fc <FreqMenu_DrawPresetMenu+0xdec>)
 8002644:	f00e fadc 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002648:	7abb      	ldrb	r3, [r7, #10]
 800264a:	b29a      	uxth	r2, r3
 800264c:	2300      	movs	r3, #0
 800264e:	9301      	str	r3, [sp, #4]
 8002650:	2302      	movs	r3, #2
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002658:	2178      	movs	r1, #120	; 0x78
 800265a:	4869      	ldr	r0, [pc, #420]	; (8002800 <FreqMenu_DrawPresetMenu+0xdf0>)
 800265c:	f00e fad0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002660:	7a7b      	ldrb	r3, [r7, #9]
 8002662:	b29a      	uxth	r2, r3
 8002664:	2300      	movs	r3, #0
 8002666:	9301      	str	r3, [sp, #4]
 8002668:	2302      	movs	r3, #2
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002670:	2178      	movs	r1, #120	; 0x78
 8002672:	4864      	ldr	r0, [pc, #400]	; (8002804 <FreqMenu_DrawPresetMenu+0xdf4>)
 8002674:	f00e fac4 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8002678:	f000 bc58 	b.w	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800267c:	7bfb      	ldrb	r3, [r7, #15]
 800267e:	b29a      	uxth	r2, r3
 8002680:	2300      	movs	r3, #0
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	2302      	movs	r3, #2
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800268c:	2105      	movs	r1, #5
 800268e:	4850      	ldr	r0, [pc, #320]	; (80027d0 <FreqMenu_DrawPresetMenu+0xdc0>)
 8002690:	f00e fab6 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002694:	7bbb      	ldrb	r3, [r7, #14]
 8002696:	b29a      	uxth	r2, r3
 8002698:	2300      	movs	r3, #0
 800269a:	9301      	str	r3, [sp, #4]
 800269c:	2302      	movs	r3, #2
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026a4:	2105      	movs	r1, #5
 80026a6:	484b      	ldr	r0, [pc, #300]	; (80027d4 <FreqMenu_DrawPresetMenu+0xdc4>)
 80026a8:	f00e faaa 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026ac:	7b7b      	ldrb	r3, [r7, #13]
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	2300      	movs	r3, #0
 80026b2:	9301      	str	r3, [sp, #4]
 80026b4:	2302      	movs	r3, #2
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026bc:	2105      	movs	r1, #5
 80026be:	4846      	ldr	r0, [pc, #280]	; (80027d8 <FreqMenu_DrawPresetMenu+0xdc8>)
 80026c0:	f00e fa9e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026c4:	7b3b      	ldrb	r3, [r7, #12]
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	2300      	movs	r3, #0
 80026ca:	9301      	str	r3, [sp, #4]
 80026cc:	2302      	movs	r3, #2
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026d4:	2105      	movs	r1, #5
 80026d6:	4841      	ldr	r0, [pc, #260]	; (80027dc <FreqMenu_DrawPresetMenu+0xdcc>)
 80026d8:	f00e fa92 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026dc:	7afb      	ldrb	r3, [r7, #11]
 80026de:	b29a      	uxth	r2, r3
 80026e0:	2300      	movs	r3, #0
 80026e2:	9301      	str	r3, [sp, #4]
 80026e4:	2302      	movs	r3, #2
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026ec:	2105      	movs	r1, #5
 80026ee:	483c      	ldr	r0, [pc, #240]	; (80027e0 <FreqMenu_DrawPresetMenu+0xdd0>)
 80026f0:	f00e fa86 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026f4:	7abb      	ldrb	r3, [r7, #10]
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	2300      	movs	r3, #0
 80026fa:	9301      	str	r3, [sp, #4]
 80026fc:	2302      	movs	r3, #2
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002704:	2105      	movs	r1, #5
 8002706:	4837      	ldr	r0, [pc, #220]	; (80027e4 <FreqMenu_DrawPresetMenu+0xdd4>)
 8002708:	f00e fa7a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800270c:	7a7b      	ldrb	r3, [r7, #9]
 800270e:	b29a      	uxth	r2, r3
 8002710:	2300      	movs	r3, #0
 8002712:	9301      	str	r3, [sp, #4]
 8002714:	2302      	movs	r3, #2
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800271c:	2105      	movs	r1, #5
 800271e:	4832      	ldr	r0, [pc, #200]	; (80027e8 <FreqMenu_DrawPresetMenu+0xdd8>)
 8002720:	f00e fa6e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	b29a      	uxth	r2, r3
 8002728:	2300      	movs	r3, #0
 800272a:	9301      	str	r3, [sp, #4]
 800272c:	2302      	movs	r3, #2
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002734:	2178      	movs	r1, #120	; 0x78
 8002736:	482d      	ldr	r0, [pc, #180]	; (80027ec <FreqMenu_DrawPresetMenu+0xddc>)
 8002738:	f00e fa62 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800273c:	7bbb      	ldrb	r3, [r7, #14]
 800273e:	b29a      	uxth	r2, r3
 8002740:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002744:	9301      	str	r3, [sp, #4]
 8002746:	2302      	movs	r3, #2
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2300      	movs	r3, #0
 800274c:	2178      	movs	r1, #120	; 0x78
 800274e:	4828      	ldr	r0, [pc, #160]	; (80027f0 <FreqMenu_DrawPresetMenu+0xde0>)
 8002750:	f00e fa56 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002754:	7b7b      	ldrb	r3, [r7, #13]
 8002756:	b29a      	uxth	r2, r3
 8002758:	2300      	movs	r3, #0
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	2302      	movs	r3, #2
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002764:	2178      	movs	r1, #120	; 0x78
 8002766:	4823      	ldr	r0, [pc, #140]	; (80027f4 <FreqMenu_DrawPresetMenu+0xde4>)
 8002768:	f00e fa4a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800276c:	7b3b      	ldrb	r3, [r7, #12]
 800276e:	b29a      	uxth	r2, r3
 8002770:	2300      	movs	r3, #0
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	2302      	movs	r3, #2
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800277c:	2178      	movs	r1, #120	; 0x78
 800277e:	481e      	ldr	r0, [pc, #120]	; (80027f8 <FreqMenu_DrawPresetMenu+0xde8>)
 8002780:	f00e fa3e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002784:	7afb      	ldrb	r3, [r7, #11]
 8002786:	b29a      	uxth	r2, r3
 8002788:	2300      	movs	r3, #0
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	2302      	movs	r3, #2
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002794:	2178      	movs	r1, #120	; 0x78
 8002796:	4819      	ldr	r0, [pc, #100]	; (80027fc <FreqMenu_DrawPresetMenu+0xdec>)
 8002798:	f00e fa32 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800279c:	7abb      	ldrb	r3, [r7, #10]
 800279e:	b29a      	uxth	r2, r3
 80027a0:	2300      	movs	r3, #0
 80027a2:	9301      	str	r3, [sp, #4]
 80027a4:	2302      	movs	r3, #2
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027ac:	2178      	movs	r1, #120	; 0x78
 80027ae:	4814      	ldr	r0, [pc, #80]	; (8002800 <FreqMenu_DrawPresetMenu+0xdf0>)
 80027b0:	f00e fa26 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027b4:	7a7b      	ldrb	r3, [r7, #9]
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	2300      	movs	r3, #0
 80027ba:	9301      	str	r3, [sp, #4]
 80027bc:	2302      	movs	r3, #2
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027c4:	2178      	movs	r1, #120	; 0x78
 80027c6:	480f      	ldr	r0, [pc, #60]	; (8002804 <FreqMenu_DrawPresetMenu+0xdf4>)
 80027c8:	f00e fa1a 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 80027cc:	e3ae      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 80027ce:	bf00      	nop
 80027d0:	08015cb4 	.word	0x08015cb4
 80027d4:	08015cbc 	.word	0x08015cbc
 80027d8:	08015cc4 	.word	0x08015cc4
 80027dc:	08015ccc 	.word	0x08015ccc
 80027e0:	08015cd4 	.word	0x08015cd4
 80027e4:	08015cdc 	.word	0x08015cdc
 80027e8:	08015ce4 	.word	0x08015ce4
 80027ec:	08015cec 	.word	0x08015cec
 80027f0:	08015cf4 	.word	0x08015cf4
 80027f4:	08015cfc 	.word	0x08015cfc
 80027f8:	08015d04 	.word	0x08015d04
 80027fc:	08015d0c 	.word	0x08015d0c
 8002800:	08015d14 	.word	0x08015d14
 8002804:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	b29a      	uxth	r2, r3
 800280c:	2300      	movs	r3, #0
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2302      	movs	r3, #2
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002818:	2105      	movs	r1, #5
 800281a:	48a4      	ldr	r0, [pc, #656]	; (8002aac <FreqMenu_DrawPresetMenu+0x109c>)
 800281c:	f00e f9f0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002820:	7bbb      	ldrb	r3, [r7, #14]
 8002822:	b29a      	uxth	r2, r3
 8002824:	2300      	movs	r3, #0
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	2302      	movs	r3, #2
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002830:	2105      	movs	r1, #5
 8002832:	489f      	ldr	r0, [pc, #636]	; (8002ab0 <FreqMenu_DrawPresetMenu+0x10a0>)
 8002834:	f00e f9e4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002838:	7b7b      	ldrb	r3, [r7, #13]
 800283a:	b29a      	uxth	r2, r3
 800283c:	2300      	movs	r3, #0
 800283e:	9301      	str	r3, [sp, #4]
 8002840:	2302      	movs	r3, #2
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002848:	2105      	movs	r1, #5
 800284a:	489a      	ldr	r0, [pc, #616]	; (8002ab4 <FreqMenu_DrawPresetMenu+0x10a4>)
 800284c:	f00e f9d8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002850:	7b3b      	ldrb	r3, [r7, #12]
 8002852:	b29a      	uxth	r2, r3
 8002854:	2300      	movs	r3, #0
 8002856:	9301      	str	r3, [sp, #4]
 8002858:	2302      	movs	r3, #2
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002860:	2105      	movs	r1, #5
 8002862:	4895      	ldr	r0, [pc, #596]	; (8002ab8 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002864:	f00e f9cc 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002868:	7afb      	ldrb	r3, [r7, #11]
 800286a:	b29a      	uxth	r2, r3
 800286c:	2300      	movs	r3, #0
 800286e:	9301      	str	r3, [sp, #4]
 8002870:	2302      	movs	r3, #2
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002878:	2105      	movs	r1, #5
 800287a:	4890      	ldr	r0, [pc, #576]	; (8002abc <FreqMenu_DrawPresetMenu+0x10ac>)
 800287c:	f00e f9c0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002880:	7abb      	ldrb	r3, [r7, #10]
 8002882:	b29a      	uxth	r2, r3
 8002884:	2300      	movs	r3, #0
 8002886:	9301      	str	r3, [sp, #4]
 8002888:	2302      	movs	r3, #2
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002890:	2105      	movs	r1, #5
 8002892:	488b      	ldr	r0, [pc, #556]	; (8002ac0 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002894:	f00e f9b4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002898:	7a7b      	ldrb	r3, [r7, #9]
 800289a:	b29a      	uxth	r2, r3
 800289c:	2300      	movs	r3, #0
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	2302      	movs	r3, #2
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028a8:	2105      	movs	r1, #5
 80028aa:	4886      	ldr	r0, [pc, #536]	; (8002ac4 <FreqMenu_DrawPresetMenu+0x10b4>)
 80028ac:	f00e f9a8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028b0:	7bfb      	ldrb	r3, [r7, #15]
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	2300      	movs	r3, #0
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	2302      	movs	r3, #2
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028c0:	2178      	movs	r1, #120	; 0x78
 80028c2:	4881      	ldr	r0, [pc, #516]	; (8002ac8 <FreqMenu_DrawPresetMenu+0x10b8>)
 80028c4:	f00e f99c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028c8:	7bbb      	ldrb	r3, [r7, #14]
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	2300      	movs	r3, #0
 80028ce:	9301      	str	r3, [sp, #4]
 80028d0:	2302      	movs	r3, #2
 80028d2:	9300      	str	r3, [sp, #0]
 80028d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028d8:	2178      	movs	r1, #120	; 0x78
 80028da:	487c      	ldr	r0, [pc, #496]	; (8002acc <FreqMenu_DrawPresetMenu+0x10bc>)
 80028dc:	f00e f990 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80028e0:	7b7b      	ldrb	r3, [r7, #13]
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80028e8:	9301      	str	r3, [sp, #4]
 80028ea:	2302      	movs	r3, #2
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	2300      	movs	r3, #0
 80028f0:	2178      	movs	r1, #120	; 0x78
 80028f2:	4877      	ldr	r0, [pc, #476]	; (8002ad0 <FreqMenu_DrawPresetMenu+0x10c0>)
 80028f4:	f00e f984 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028f8:	7b3b      	ldrb	r3, [r7, #12]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	2300      	movs	r3, #0
 80028fe:	9301      	str	r3, [sp, #4]
 8002900:	2302      	movs	r3, #2
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002908:	2178      	movs	r1, #120	; 0x78
 800290a:	4872      	ldr	r0, [pc, #456]	; (8002ad4 <FreqMenu_DrawPresetMenu+0x10c4>)
 800290c:	f00e f978 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002910:	7afb      	ldrb	r3, [r7, #11]
 8002912:	b29a      	uxth	r2, r3
 8002914:	2300      	movs	r3, #0
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	2302      	movs	r3, #2
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002920:	2178      	movs	r1, #120	; 0x78
 8002922:	486d      	ldr	r0, [pc, #436]	; (8002ad8 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002924:	f00e f96c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002928:	7abb      	ldrb	r3, [r7, #10]
 800292a:	b29a      	uxth	r2, r3
 800292c:	2300      	movs	r3, #0
 800292e:	9301      	str	r3, [sp, #4]
 8002930:	2302      	movs	r3, #2
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002938:	2178      	movs	r1, #120	; 0x78
 800293a:	4868      	ldr	r0, [pc, #416]	; (8002adc <FreqMenu_DrawPresetMenu+0x10cc>)
 800293c:	f00e f960 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002940:	7a7b      	ldrb	r3, [r7, #9]
 8002942:	b29a      	uxth	r2, r3
 8002944:	2300      	movs	r3, #0
 8002946:	9301      	str	r3, [sp, #4]
 8002948:	2302      	movs	r3, #2
 800294a:	9300      	str	r3, [sp, #0]
 800294c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002950:	2178      	movs	r1, #120	; 0x78
 8002952:	4863      	ldr	r0, [pc, #396]	; (8002ae0 <FreqMenu_DrawPresetMenu+0x10d0>)
 8002954:	f00e f954 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8002958:	e2e8      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800295a:	7bfb      	ldrb	r3, [r7, #15]
 800295c:	b29a      	uxth	r2, r3
 800295e:	2300      	movs	r3, #0
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	2302      	movs	r3, #2
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800296a:	2105      	movs	r1, #5
 800296c:	484f      	ldr	r0, [pc, #316]	; (8002aac <FreqMenu_DrawPresetMenu+0x109c>)
 800296e:	f00e f947 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002972:	7bbb      	ldrb	r3, [r7, #14]
 8002974:	b29a      	uxth	r2, r3
 8002976:	2300      	movs	r3, #0
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	2302      	movs	r3, #2
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002982:	2105      	movs	r1, #5
 8002984:	484a      	ldr	r0, [pc, #296]	; (8002ab0 <FreqMenu_DrawPresetMenu+0x10a0>)
 8002986:	f00e f93b 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800298a:	7b7b      	ldrb	r3, [r7, #13]
 800298c:	b29a      	uxth	r2, r3
 800298e:	2300      	movs	r3, #0
 8002990:	9301      	str	r3, [sp, #4]
 8002992:	2302      	movs	r3, #2
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800299a:	2105      	movs	r1, #5
 800299c:	4845      	ldr	r0, [pc, #276]	; (8002ab4 <FreqMenu_DrawPresetMenu+0x10a4>)
 800299e:	f00e f92f 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029a2:	7b3b      	ldrb	r3, [r7, #12]
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	2300      	movs	r3, #0
 80029a8:	9301      	str	r3, [sp, #4]
 80029aa:	2302      	movs	r3, #2
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029b2:	2105      	movs	r1, #5
 80029b4:	4840      	ldr	r0, [pc, #256]	; (8002ab8 <FreqMenu_DrawPresetMenu+0x10a8>)
 80029b6:	f00e f923 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ba:	7afb      	ldrb	r3, [r7, #11]
 80029bc:	b29a      	uxth	r2, r3
 80029be:	2300      	movs	r3, #0
 80029c0:	9301      	str	r3, [sp, #4]
 80029c2:	2302      	movs	r3, #2
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029ca:	2105      	movs	r1, #5
 80029cc:	483b      	ldr	r0, [pc, #236]	; (8002abc <FreqMenu_DrawPresetMenu+0x10ac>)
 80029ce:	f00e f917 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029d2:	7abb      	ldrb	r3, [r7, #10]
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	2300      	movs	r3, #0
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	2302      	movs	r3, #2
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029e2:	2105      	movs	r1, #5
 80029e4:	4836      	ldr	r0, [pc, #216]	; (8002ac0 <FreqMenu_DrawPresetMenu+0x10b0>)
 80029e6:	f00e f90b 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ea:	7a7b      	ldrb	r3, [r7, #9]
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	2300      	movs	r3, #0
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	2302      	movs	r3, #2
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029fa:	2105      	movs	r1, #5
 80029fc:	4831      	ldr	r0, [pc, #196]	; (8002ac4 <FreqMenu_DrawPresetMenu+0x10b4>)
 80029fe:	f00e f8ff 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a02:	7bfb      	ldrb	r3, [r7, #15]
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	2300      	movs	r3, #0
 8002a08:	9301      	str	r3, [sp, #4]
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a12:	2178      	movs	r1, #120	; 0x78
 8002a14:	482c      	ldr	r0, [pc, #176]	; (8002ac8 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002a16:	f00e f8f3 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a1a:	7bbb      	ldrb	r3, [r7, #14]
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	2300      	movs	r3, #0
 8002a20:	9301      	str	r3, [sp, #4]
 8002a22:	2302      	movs	r3, #2
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a2a:	2178      	movs	r1, #120	; 0x78
 8002a2c:	4827      	ldr	r0, [pc, #156]	; (8002acc <FreqMenu_DrawPresetMenu+0x10bc>)
 8002a2e:	f00e f8e7 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a32:	7b7b      	ldrb	r3, [r7, #13]
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	2300      	movs	r3, #0
 8002a38:	9301      	str	r3, [sp, #4]
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a42:	2178      	movs	r1, #120	; 0x78
 8002a44:	4822      	ldr	r0, [pc, #136]	; (8002ad0 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002a46:	f00e f8db 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002a4a:	7b3b      	ldrb	r3, [r7, #12]
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	2302      	movs	r3, #2
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	2178      	movs	r1, #120	; 0x78
 8002a5c:	481d      	ldr	r0, [pc, #116]	; (8002ad4 <FreqMenu_DrawPresetMenu+0x10c4>)
 8002a5e:	f00e f8cf 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a62:	7afb      	ldrb	r3, [r7, #11]
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	2300      	movs	r3, #0
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a72:	2178      	movs	r1, #120	; 0x78
 8002a74:	4818      	ldr	r0, [pc, #96]	; (8002ad8 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002a76:	f00e f8c3 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a7a:	7abb      	ldrb	r3, [r7, #10]
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	2300      	movs	r3, #0
 8002a80:	9301      	str	r3, [sp, #4]
 8002a82:	2302      	movs	r3, #2
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a8a:	2178      	movs	r1, #120	; 0x78
 8002a8c:	4813      	ldr	r0, [pc, #76]	; (8002adc <FreqMenu_DrawPresetMenu+0x10cc>)
 8002a8e:	f00e f8b7 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a92:	7a7b      	ldrb	r3, [r7, #9]
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	2300      	movs	r3, #0
 8002a98:	9301      	str	r3, [sp, #4]
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aa2:	2178      	movs	r1, #120	; 0x78
 8002aa4:	480e      	ldr	r0, [pc, #56]	; (8002ae0 <FreqMenu_DrawPresetMenu+0x10d0>)
 8002aa6:	f00e f8ab 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8002aaa:	e23f      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 8002aac:	08015cb4 	.word	0x08015cb4
 8002ab0:	08015cbc 	.word	0x08015cbc
 8002ab4:	08015cc4 	.word	0x08015cc4
 8002ab8:	08015ccc 	.word	0x08015ccc
 8002abc:	08015cd4 	.word	0x08015cd4
 8002ac0:	08015cdc 	.word	0x08015cdc
 8002ac4:	08015ce4 	.word	0x08015ce4
 8002ac8:	08015cec 	.word	0x08015cec
 8002acc:	08015cf4 	.word	0x08015cf4
 8002ad0:	08015cfc 	.word	0x08015cfc
 8002ad4:	08015d04 	.word	0x08015d04
 8002ad8:	08015d0c 	.word	0x08015d0c
 8002adc:	08015d14 	.word	0x08015d14
 8002ae0:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	2300      	movs	r3, #0
 8002aea:	9301      	str	r3, [sp, #4]
 8002aec:	2302      	movs	r3, #2
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002af4:	2105      	movs	r1, #5
 8002af6:	48a4      	ldr	r0, [pc, #656]	; (8002d88 <FreqMenu_DrawPresetMenu+0x1378>)
 8002af8:	f00e f882 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002afc:	7bbb      	ldrb	r3, [r7, #14]
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	2300      	movs	r3, #0
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	2302      	movs	r3, #2
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b0c:	2105      	movs	r1, #5
 8002b0e:	489f      	ldr	r0, [pc, #636]	; (8002d8c <FreqMenu_DrawPresetMenu+0x137c>)
 8002b10:	f00e f876 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b14:	7b7b      	ldrb	r3, [r7, #13]
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	2300      	movs	r3, #0
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b24:	2105      	movs	r1, #5
 8002b26:	489a      	ldr	r0, [pc, #616]	; (8002d90 <FreqMenu_DrawPresetMenu+0x1380>)
 8002b28:	f00e f86a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b2c:	7b3b      	ldrb	r3, [r7, #12]
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	2300      	movs	r3, #0
 8002b32:	9301      	str	r3, [sp, #4]
 8002b34:	2302      	movs	r3, #2
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b3c:	2105      	movs	r1, #5
 8002b3e:	4895      	ldr	r0, [pc, #596]	; (8002d94 <FreqMenu_DrawPresetMenu+0x1384>)
 8002b40:	f00e f85e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b44:	7afb      	ldrb	r3, [r7, #11]
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	2300      	movs	r3, #0
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b54:	2105      	movs	r1, #5
 8002b56:	4890      	ldr	r0, [pc, #576]	; (8002d98 <FreqMenu_DrawPresetMenu+0x1388>)
 8002b58:	f00e f852 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b5c:	7abb      	ldrb	r3, [r7, #10]
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	2300      	movs	r3, #0
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	2302      	movs	r3, #2
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b6c:	2105      	movs	r1, #5
 8002b6e:	488b      	ldr	r0, [pc, #556]	; (8002d9c <FreqMenu_DrawPresetMenu+0x138c>)
 8002b70:	f00e f846 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b74:	7a7b      	ldrb	r3, [r7, #9]
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	2300      	movs	r3, #0
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b84:	2105      	movs	r1, #5
 8002b86:	4886      	ldr	r0, [pc, #536]	; (8002da0 <FreqMenu_DrawPresetMenu+0x1390>)
 8002b88:	f00e f83a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	2300      	movs	r3, #0
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	2302      	movs	r3, #2
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b9c:	2178      	movs	r1, #120	; 0x78
 8002b9e:	4881      	ldr	r0, [pc, #516]	; (8002da4 <FreqMenu_DrawPresetMenu+0x1394>)
 8002ba0:	f00e f82e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ba4:	7bbb      	ldrb	r3, [r7, #14]
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	2300      	movs	r3, #0
 8002baa:	9301      	str	r3, [sp, #4]
 8002bac:	2302      	movs	r3, #2
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bb4:	2178      	movs	r1, #120	; 0x78
 8002bb6:	487c      	ldr	r0, [pc, #496]	; (8002da8 <FreqMenu_DrawPresetMenu+0x1398>)
 8002bb8:	f00e f822 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bbc:	7b7b      	ldrb	r3, [r7, #13]
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	9301      	str	r3, [sp, #4]
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002bcc:	2178      	movs	r1, #120	; 0x78
 8002bce:	4877      	ldr	r0, [pc, #476]	; (8002dac <FreqMenu_DrawPresetMenu+0x139c>)
 8002bd0:	f00e f816 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002bd4:	7b3b      	ldrb	r3, [r7, #12]
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9301      	str	r3, [sp, #4]
 8002bdc:	2302      	movs	r3, #2
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002be4:	2178      	movs	r1, #120	; 0x78
 8002be6:	4872      	ldr	r0, [pc, #456]	; (8002db0 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002be8:	f00e f80a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002bec:	7afb      	ldrb	r3, [r7, #11]
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002bf4:	9301      	str	r3, [sp, #4]
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	2178      	movs	r1, #120	; 0x78
 8002bfe:	486d      	ldr	r0, [pc, #436]	; (8002db4 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002c00:	f00d fffe 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c04:	7abb      	ldrb	r3, [r7, #10]
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	2300      	movs	r3, #0
 8002c0a:	9301      	str	r3, [sp, #4]
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c14:	2178      	movs	r1, #120	; 0x78
 8002c16:	4868      	ldr	r0, [pc, #416]	; (8002db8 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002c18:	f00d fff2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c1c:	7a7b      	ldrb	r3, [r7, #9]
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	2300      	movs	r3, #0
 8002c22:	9301      	str	r3, [sp, #4]
 8002c24:	2302      	movs	r3, #2
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c2c:	2178      	movs	r1, #120	; 0x78
 8002c2e:	4863      	ldr	r0, [pc, #396]	; (8002dbc <FreqMenu_DrawPresetMenu+0x13ac>)
 8002c30:	f00d ffe6 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8002c34:	e17a      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	9301      	str	r3, [sp, #4]
 8002c3e:	2302      	movs	r3, #2
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c46:	2105      	movs	r1, #5
 8002c48:	484f      	ldr	r0, [pc, #316]	; (8002d88 <FreqMenu_DrawPresetMenu+0x1378>)
 8002c4a:	f00d ffd9 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c4e:	7bbb      	ldrb	r3, [r7, #14]
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	2300      	movs	r3, #0
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	2302      	movs	r3, #2
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c5e:	2105      	movs	r1, #5
 8002c60:	484a      	ldr	r0, [pc, #296]	; (8002d8c <FreqMenu_DrawPresetMenu+0x137c>)
 8002c62:	f00d ffcd 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c66:	7b7b      	ldrb	r3, [r7, #13]
 8002c68:	b29a      	uxth	r2, r3
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	9301      	str	r3, [sp, #4]
 8002c6e:	2302      	movs	r3, #2
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c76:	2105      	movs	r1, #5
 8002c78:	4845      	ldr	r0, [pc, #276]	; (8002d90 <FreqMenu_DrawPresetMenu+0x1380>)
 8002c7a:	f00d ffc1 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c7e:	7b3b      	ldrb	r3, [r7, #12]
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	2300      	movs	r3, #0
 8002c84:	9301      	str	r3, [sp, #4]
 8002c86:	2302      	movs	r3, #2
 8002c88:	9300      	str	r3, [sp, #0]
 8002c8a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c8e:	2105      	movs	r1, #5
 8002c90:	4840      	ldr	r0, [pc, #256]	; (8002d94 <FreqMenu_DrawPresetMenu+0x1384>)
 8002c92:	f00d ffb5 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c96:	7afb      	ldrb	r3, [r7, #11]
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	9301      	str	r3, [sp, #4]
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ca6:	2105      	movs	r1, #5
 8002ca8:	483b      	ldr	r0, [pc, #236]	; (8002d98 <FreqMenu_DrawPresetMenu+0x1388>)
 8002caa:	f00d ffa9 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cae:	7abb      	ldrb	r3, [r7, #10]
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	9301      	str	r3, [sp, #4]
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cbe:	2105      	movs	r1, #5
 8002cc0:	4836      	ldr	r0, [pc, #216]	; (8002d9c <FreqMenu_DrawPresetMenu+0x138c>)
 8002cc2:	f00d ff9d 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cc6:	7a7b      	ldrb	r3, [r7, #9]
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	2300      	movs	r3, #0
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2302      	movs	r3, #2
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cd6:	2105      	movs	r1, #5
 8002cd8:	4831      	ldr	r0, [pc, #196]	; (8002da0 <FreqMenu_DrawPresetMenu+0x1390>)
 8002cda:	f00d ff91 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cde:	7bfb      	ldrb	r3, [r7, #15]
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	9301      	str	r3, [sp, #4]
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	9300      	str	r3, [sp, #0]
 8002cea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cee:	2178      	movs	r1, #120	; 0x78
 8002cf0:	482c      	ldr	r0, [pc, #176]	; (8002da4 <FreqMenu_DrawPresetMenu+0x1394>)
 8002cf2:	f00d ff85 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cf6:	7bbb      	ldrb	r3, [r7, #14]
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	9301      	str	r3, [sp, #4]
 8002cfe:	2302      	movs	r3, #2
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d06:	2178      	movs	r1, #120	; 0x78
 8002d08:	4827      	ldr	r0, [pc, #156]	; (8002da8 <FreqMenu_DrawPresetMenu+0x1398>)
 8002d0a:	f00d ff79 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d0e:	7b7b      	ldrb	r3, [r7, #13]
 8002d10:	b29a      	uxth	r2, r3
 8002d12:	2300      	movs	r3, #0
 8002d14:	9301      	str	r3, [sp, #4]
 8002d16:	2302      	movs	r3, #2
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d1e:	2178      	movs	r1, #120	; 0x78
 8002d20:	4822      	ldr	r0, [pc, #136]	; (8002dac <FreqMenu_DrawPresetMenu+0x139c>)
 8002d22:	f00d ff6d 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d26:	7b3b      	ldrb	r3, [r7, #12]
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	2302      	movs	r3, #2
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d36:	2178      	movs	r1, #120	; 0x78
 8002d38:	481d      	ldr	r0, [pc, #116]	; (8002db0 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002d3a:	f00d ff61 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d3e:	7afb      	ldrb	r3, [r7, #11]
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	2300      	movs	r3, #0
 8002d44:	9301      	str	r3, [sp, #4]
 8002d46:	2302      	movs	r3, #2
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d4e:	2178      	movs	r1, #120	; 0x78
 8002d50:	4818      	ldr	r0, [pc, #96]	; (8002db4 <FreqMenu_DrawPresetMenu+0x13a4>)
 8002d52:	f00d ff55 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d56:	7abb      	ldrb	r3, [r7, #10]
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d5e:	9301      	str	r3, [sp, #4]
 8002d60:	2302      	movs	r3, #2
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	2300      	movs	r3, #0
 8002d66:	2178      	movs	r1, #120	; 0x78
 8002d68:	4813      	ldr	r0, [pc, #76]	; (8002db8 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002d6a:	f00d ff49 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d6e:	7a7b      	ldrb	r3, [r7, #9]
 8002d70:	b29a      	uxth	r2, r3
 8002d72:	2300      	movs	r3, #0
 8002d74:	9301      	str	r3, [sp, #4]
 8002d76:	2302      	movs	r3, #2
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d7e:	2178      	movs	r1, #120	; 0x78
 8002d80:	480e      	ldr	r0, [pc, #56]	; (8002dbc <FreqMenu_DrawPresetMenu+0x13ac>)
 8002d82:	f00d ff3d 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8002d86:	e0d1      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 8002d88:	08015cb4 	.word	0x08015cb4
 8002d8c:	08015cbc 	.word	0x08015cbc
 8002d90:	08015cc4 	.word	0x08015cc4
 8002d94:	08015ccc 	.word	0x08015ccc
 8002d98:	08015cd4 	.word	0x08015cd4
 8002d9c:	08015cdc 	.word	0x08015cdc
 8002da0:	08015ce4 	.word	0x08015ce4
 8002da4:	08015cec 	.word	0x08015cec
 8002da8:	08015cf4 	.word	0x08015cf4
 8002dac:	08015cfc 	.word	0x08015cfc
 8002db0:	08015d04 	.word	0x08015d04
 8002db4:	08015d0c 	.word	0x08015d0c
 8002db8:	08015d14 	.word	0x08015d14
 8002dbc:	08015d1c 	.word	0x08015d1c
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	9301      	str	r3, [sp, #4]
 8002dc8:	2302      	movs	r3, #2
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dd0:	2105      	movs	r1, #5
 8002dd2:	4858      	ldr	r0, [pc, #352]	; (8002f34 <FreqMenu_DrawPresetMenu+0x1524>)
 8002dd4:	f00d ff14 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002dd8:	7bbb      	ldrb	r3, [r7, #14]
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	2300      	movs	r3, #0
 8002dde:	9301      	str	r3, [sp, #4]
 8002de0:	2302      	movs	r3, #2
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002de8:	2105      	movs	r1, #5
 8002dea:	4853      	ldr	r0, [pc, #332]	; (8002f38 <FreqMenu_DrawPresetMenu+0x1528>)
 8002dec:	f00d ff08 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002df0:	7b7b      	ldrb	r3, [r7, #13]
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	2300      	movs	r3, #0
 8002df6:	9301      	str	r3, [sp, #4]
 8002df8:	2302      	movs	r3, #2
 8002dfa:	9300      	str	r3, [sp, #0]
 8002dfc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e00:	2105      	movs	r1, #5
 8002e02:	484e      	ldr	r0, [pc, #312]	; (8002f3c <FreqMenu_DrawPresetMenu+0x152c>)
 8002e04:	f00d fefc 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e08:	7b3b      	ldrb	r3, [r7, #12]
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	9301      	str	r3, [sp, #4]
 8002e10:	2302      	movs	r3, #2
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e18:	2105      	movs	r1, #5
 8002e1a:	4849      	ldr	r0, [pc, #292]	; (8002f40 <FreqMenu_DrawPresetMenu+0x1530>)
 8002e1c:	f00d fef0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e20:	7afb      	ldrb	r3, [r7, #11]
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	2300      	movs	r3, #0
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	2302      	movs	r3, #2
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e30:	2105      	movs	r1, #5
 8002e32:	4844      	ldr	r0, [pc, #272]	; (8002f44 <FreqMenu_DrawPresetMenu+0x1534>)
 8002e34:	f00d fee4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e38:	7abb      	ldrb	r3, [r7, #10]
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9301      	str	r3, [sp, #4]
 8002e40:	2302      	movs	r3, #2
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e48:	2105      	movs	r1, #5
 8002e4a:	483f      	ldr	r0, [pc, #252]	; (8002f48 <FreqMenu_DrawPresetMenu+0x1538>)
 8002e4c:	f00d fed8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e50:	7a7b      	ldrb	r3, [r7, #9]
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	2300      	movs	r3, #0
 8002e56:	9301      	str	r3, [sp, #4]
 8002e58:	2302      	movs	r3, #2
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e60:	2105      	movs	r1, #5
 8002e62:	483a      	ldr	r0, [pc, #232]	; (8002f4c <FreqMenu_DrawPresetMenu+0x153c>)
 8002e64:	f00d fecc 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e68:	7bfb      	ldrb	r3, [r7, #15]
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	2302      	movs	r3, #2
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e78:	2178      	movs	r1, #120	; 0x78
 8002e7a:	4835      	ldr	r0, [pc, #212]	; (8002f50 <FreqMenu_DrawPresetMenu+0x1540>)
 8002e7c:	f00d fec0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e80:	7bbb      	ldrb	r3, [r7, #14]
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	2300      	movs	r3, #0
 8002e86:	9301      	str	r3, [sp, #4]
 8002e88:	2302      	movs	r3, #2
 8002e8a:	9300      	str	r3, [sp, #0]
 8002e8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e90:	2178      	movs	r1, #120	; 0x78
 8002e92:	4830      	ldr	r0, [pc, #192]	; (8002f54 <FreqMenu_DrawPresetMenu+0x1544>)
 8002e94:	f00d feb4 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e98:	7b7b      	ldrb	r3, [r7, #13]
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	9301      	str	r3, [sp, #4]
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ea8:	2178      	movs	r1, #120	; 0x78
 8002eaa:	482b      	ldr	r0, [pc, #172]	; (8002f58 <FreqMenu_DrawPresetMenu+0x1548>)
 8002eac:	f00d fea8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002eb0:	7b3b      	ldrb	r3, [r7, #12]
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	2302      	movs	r3, #2
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ec0:	2178      	movs	r1, #120	; 0x78
 8002ec2:	4826      	ldr	r0, [pc, #152]	; (8002f5c <FreqMenu_DrawPresetMenu+0x154c>)
 8002ec4:	f00d fe9c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ec8:	7afb      	ldrb	r3, [r7, #11]
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	2300      	movs	r3, #0
 8002ece:	9301      	str	r3, [sp, #4]
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ed8:	2178      	movs	r1, #120	; 0x78
 8002eda:	4821      	ldr	r0, [pc, #132]	; (8002f60 <FreqMenu_DrawPresetMenu+0x1550>)
 8002edc:	f00d fe90 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ee0:	7abb      	ldrb	r3, [r7, #10]
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	2302      	movs	r3, #2
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ef0:	2178      	movs	r1, #120	; 0x78
 8002ef2:	481c      	ldr	r0, [pc, #112]	; (8002f64 <FreqMenu_DrawPresetMenu+0x1554>)
 8002ef4:	f00d fe84 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ef8:	7a7b      	ldrb	r3, [r7, #9]
 8002efa:	b29a      	uxth	r2, r3
 8002efc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002f00:	9301      	str	r3, [sp, #4]
 8002f02:	2302      	movs	r3, #2
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	2300      	movs	r3, #0
 8002f08:	2178      	movs	r1, #120	; 0x78
 8002f0a:	4817      	ldr	r0, [pc, #92]	; (8002f68 <FreqMenu_DrawPresetMenu+0x1558>)
 8002f0c:	f00d fe78 	bl	8010c00 <ILI9341_Draw_Text>
			break;
 8002f10:	bf00      	nop
 8002f12:	e00b      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002f14:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002f18:	9301      	str	r3, [sp, #4]
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	9300      	str	r3, [sp, #0]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	22b4      	movs	r2, #180	; 0xb4
 8002f22:	2105      	movs	r1, #5
 8002f24:	4811      	ldr	r0, [pc, #68]	; (8002f6c <FreqMenu_DrawPresetMenu+0x155c>)
 8002f26:	f00d fe6b 	bl	8010c00 <ILI9341_Draw_Text>
}
 8002f2a:	e7ff      	b.n	8002f2c <FreqMenu_DrawPresetMenu+0x151c>
 8002f2c:	bf00      	nop
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	08015cb4 	.word	0x08015cb4
 8002f38:	08015cbc 	.word	0x08015cbc
 8002f3c:	08015cc4 	.word	0x08015cc4
 8002f40:	08015ccc 	.word	0x08015ccc
 8002f44:	08015cd4 	.word	0x08015cd4
 8002f48:	08015cdc 	.word	0x08015cdc
 8002f4c:	08015ce4 	.word	0x08015ce4
 8002f50:	08015cec 	.word	0x08015cec
 8002f54:	08015cf4 	.word	0x08015cf4
 8002f58:	08015cfc 	.word	0x08015cfc
 8002f5c:	08015d04 	.word	0x08015d04
 8002f60:	08015d0c 	.word	0x08015d0c
 8002f64:	08015d14 	.word	0x08015d14
 8002f68:	08015d1c 	.word	0x08015d1c
 8002f6c:	08015d28 	.word	0x08015d28

08002f70 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002f76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f7a:	9301      	str	r3, [sp, #4]
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	2300      	movs	r3, #0
 8002f82:	220a      	movs	r2, #10
 8002f84:	2105      	movs	r1, #5
 8002f86:	4804      	ldr	r0, [pc, #16]	; (8002f98 <FreqMenu_DrawAdjustMenu+0x28>)
 8002f88:	f00d fe3a 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002f8c:	f7fd ffb4 	bl	8000ef8 <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002f90:	bf00      	nop
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	08015d58 	.word	0x08015d58

08002f9c <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002f9c:	b5b0      	push	{r4, r5, r7, lr}
 8002f9e:	b0a0      	sub	sp, #128	; 0x80
 8002fa0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002fa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	2302      	movs	r3, #2
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	2300      	movs	r3, #0
 8002fae:	220a      	movs	r2, #10
 8002fb0:	2105      	movs	r1, #5
 8002fb2:	48a2      	ldr	r0, [pc, #648]	; (800323c <FreqMenu_DrawSweepMenu+0x2a0>)
 8002fb4:	f00d fe24 	bl	8010c00 <ILI9341_Draw_Text>
	DM_DisplayInputTriggerStatus();
 8002fb8:	f7fd ffbe 	bl	8000f38 <DM_DisplayInputTriggerStatus>

	// draw enabled status


	char enabled_text[20] = "";
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	667b      	str	r3, [r7, #100]	; 0x64
 8002fc0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	609a      	str	r2, [r3, #8]
 8002fcc:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002fce:	4b9c      	ldr	r3, [pc, #624]	; (8003240 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d109      	bne.n	8002fee <FreqMenu_DrawSweepMenu+0x52>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002fda:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002fde:	4a99      	ldr	r2, [pc, #612]	; (8003244 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002fe0:	461c      	mov	r4, r3
 8002fe2:	4615      	mov	r5, r2
 8002fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	7023      	strb	r3, [r4, #0]
 8002fec:	e008      	b.n	8003000 <FreqMenu_DrawSweepMenu+0x64>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002fee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ff2:	4a95      	ldr	r2, [pc, #596]	; (8003248 <FreqMenu_DrawSweepMenu+0x2ac>)
 8002ff4:	461c      	mov	r4, r3
 8002ff6:	4615      	mov	r5, r2
 8002ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ffc:	682b      	ldr	r3, [r5, #0]
 8002ffe:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003000:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8003004:	2300      	movs	r3, #0
 8003006:	9301      	str	r3, [sp, #4]
 8003008:	2302      	movs	r3, #2
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003010:	2228      	movs	r2, #40	; 0x28
 8003012:	2105      	movs	r1, #5
 8003014:	f00d fdf4 	bl	8010c00 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8003018:	2300      	movs	r3, #0
 800301a:	64bb      	str	r3, [r7, #72]	; 0x48
 800301c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	605a      	str	r2, [r3, #4]
 8003026:	609a      	str	r2, [r3, #8]
 8003028:	60da      	str	r2, [r3, #12]
 800302a:	611a      	str	r2, [r3, #16]
 800302c:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 800302e:	f004 f8ad 	bl	800718c <SM_GetOutputInHertz>
 8003032:	ee10 3a10 	vmov	r3, s0
 8003036:	4618      	mov	r0, r3
 8003038:	f7fd faae 	bl	8000598 <__aeabi_f2d>
 800303c:	4603      	mov	r3, r0
 800303e:	460c      	mov	r4, r1
 8003040:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8003044:	e9cd 3400 	strd	r3, r4, [sp]
 8003048:	4a80      	ldr	r2, [pc, #512]	; (800324c <FreqMenu_DrawSweepMenu+0x2b0>)
 800304a:	2119      	movs	r1, #25
 800304c:	f00f f994 	bl	8012378 <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003050:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8003054:	2300      	movs	r3, #0
 8003056:	9301      	str	r3, [sp, #4]
 8003058:	2302      	movs	r3, #2
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003060:	223c      	movs	r2, #60	; 0x3c
 8003062:	2105      	movs	r1, #5
 8003064:	f00d fdcc 	bl	8010c00 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003068:	2300      	movs	r3, #0
 800306a:	9301      	str	r3, [sp, #4]
 800306c:	2302      	movs	r3, #2
 800306e:	9300      	str	r3, [sp, #0]
 8003070:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003074:	2264      	movs	r2, #100	; 0x64
 8003076:	2105      	movs	r1, #5
 8003078:	4875      	ldr	r0, [pc, #468]	; (8003250 <FreqMenu_DrawSweepMenu+0x2b4>)
 800307a:	f00d fdc1 	bl	8010c00 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 800307e:	4b70      	ldr	r3, [pc, #448]	; (8003240 <FreqMenu_DrawSweepMenu+0x2a4>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0310 	and.w	r3, r3, #16
 8003086:	2b10      	cmp	r3, #16
 8003088:	d117      	bne.n	80030ba <FreqMenu_DrawSweepMenu+0x11e>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800308a:	2300      	movs	r3, #0
 800308c:	9301      	str	r3, [sp, #4]
 800308e:	2302      	movs	r3, #2
 8003090:	9300      	str	r3, [sp, #0]
 8003092:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003096:	2264      	movs	r2, #100	; 0x64
 8003098:	21eb      	movs	r1, #235	; 0xeb
 800309a:	486e      	ldr	r0, [pc, #440]	; (8003254 <FreqMenu_DrawSweepMenu+0x2b8>)
 800309c:	f00d fdb0 	bl	8010c00 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80030a0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	2302      	movs	r3, #2
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	2300      	movs	r3, #0
 80030ac:	2264      	movs	r2, #100	; 0x64
 80030ae:	f240 1109 	movw	r1, #265	; 0x109
 80030b2:	4869      	ldr	r0, [pc, #420]	; (8003258 <FreqMenu_DrawSweepMenu+0x2bc>)
 80030b4:	f00d fda4 	bl	8010c00 <ILI9341_Draw_Text>
 80030b8:	e016      	b.n	80030e8 <FreqMenu_DrawSweepMenu+0x14c>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80030ba:	2300      	movs	r3, #0
 80030bc:	9301      	str	r3, [sp, #4]
 80030be:	2302      	movs	r3, #2
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80030c6:	2264      	movs	r2, #100	; 0x64
 80030c8:	f240 1109 	movw	r1, #265	; 0x109
 80030cc:	4862      	ldr	r0, [pc, #392]	; (8003258 <FreqMenu_DrawSweepMenu+0x2bc>)
 80030ce:	f00d fd97 	bl	8010c00 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80030d2:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80030d6:	9301      	str	r3, [sp, #4]
 80030d8:	2302      	movs	r3, #2
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	2300      	movs	r3, #0
 80030de:	2264      	movs	r2, #100	; 0x64
 80030e0:	21eb      	movs	r1, #235	; 0xeb
 80030e2:	485c      	ldr	r0, [pc, #368]	; (8003254 <FreqMenu_DrawSweepMenu+0x2b8>)
 80030e4:	f00d fd8c 	bl	8010c00 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 80030e8:	4b5c      	ldr	r3, [pc, #368]	; (800325c <FreqMenu_DrawSweepMenu+0x2c0>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10b      	bne.n	8003108 <FreqMenu_DrawSweepMenu+0x16c>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80030f0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80030f4:	9301      	str	r3, [sp, #4]
 80030f6:	2302      	movs	r3, #2
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	2300      	movs	r3, #0
 80030fc:	2278      	movs	r2, #120	; 0x78
 80030fe:	2105      	movs	r1, #5
 8003100:	4857      	ldr	r0, [pc, #348]	; (8003260 <FreqMenu_DrawSweepMenu+0x2c4>)
 8003102:	f00d fd7d 	bl	8010c00 <ILI9341_Draw_Text>
 8003106:	e00a      	b.n	800311e <FreqMenu_DrawSweepMenu+0x182>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003108:	2300      	movs	r3, #0
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	2302      	movs	r3, #2
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003114:	2278      	movs	r2, #120	; 0x78
 8003116:	2105      	movs	r1, #5
 8003118:	4851      	ldr	r0, [pc, #324]	; (8003260 <FreqMenu_DrawSweepMenu+0x2c4>)
 800311a:	f00d fd71 	bl	8010c00 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 800311e:	2300      	movs	r3, #0
 8003120:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003122:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	605a      	str	r2, [r3, #4]
 800312c:	609a      	str	r2, [r3, #8]
 800312e:	60da      	str	r2, [r3, #12]
 8003130:	611a      	str	r2, [r3, #16]
 8003132:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8003134:	4b4b      	ldr	r3, [pc, #300]	; (8003264 <FreqMenu_DrawSweepMenu+0x2c8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f7fd fa2d 	bl	8000598 <__aeabi_f2d>
 800313e:	4603      	mov	r3, r0
 8003140:	460c      	mov	r4, r1
 8003142:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003146:	e9cd 3400 	strd	r3, r4, [sp]
 800314a:	4a47      	ldr	r2, [pc, #284]	; (8003268 <FreqMenu_DrawSweepMenu+0x2cc>)
 800314c:	2119      	movs	r1, #25
 800314e:	f00f f913 	bl	8012378 <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003152:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8003156:	2300      	movs	r3, #0
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	2302      	movs	r3, #2
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003162:	2278      	movs	r2, #120	; 0x78
 8003164:	21b6      	movs	r1, #182	; 0xb6
 8003166:	f00d fd4b 	bl	8010c00 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 800316a:	4b3c      	ldr	r3, [pc, #240]	; (800325c <FreqMenu_DrawSweepMenu+0x2c0>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d10f      	bne.n	8003192 <FreqMenu_DrawSweepMenu+0x1f6>
 8003172:	4b3e      	ldr	r3, [pc, #248]	; (800326c <FreqMenu_DrawSweepMenu+0x2d0>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10b      	bne.n	8003192 <FreqMenu_DrawSweepMenu+0x1f6>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 800317a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800317e:	9301      	str	r3, [sp, #4]
 8003180:	2302      	movs	r3, #2
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	2300      	movs	r3, #0
 8003186:	228c      	movs	r2, #140	; 0x8c
 8003188:	2105      	movs	r1, #5
 800318a:	4839      	ldr	r0, [pc, #228]	; (8003270 <FreqMenu_DrawSweepMenu+0x2d4>)
 800318c:	f00d fd38 	bl	8010c00 <ILI9341_Draw_Text>
 8003190:	e00a      	b.n	80031a8 <FreqMenu_DrawSweepMenu+0x20c>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003192:	2300      	movs	r3, #0
 8003194:	9301      	str	r3, [sp, #4]
 8003196:	2302      	movs	r3, #2
 8003198:	9300      	str	r3, [sp, #0]
 800319a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800319e:	228c      	movs	r2, #140	; 0x8c
 80031a0:	2105      	movs	r1, #5
 80031a2:	4833      	ldr	r0, [pc, #204]	; (8003270 <FreqMenu_DrawSweepMenu+0x2d4>)
 80031a4:	f00d fd2c 	bl	8010c00 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 80031a8:	2300      	movs	r3, #0
 80031aa:	61bb      	str	r3, [r7, #24]
 80031ac:	f107 031c 	add.w	r3, r7, #28
 80031b0:	2200      	movs	r2, #0
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	605a      	str	r2, [r3, #4]
 80031b6:	609a      	str	r2, [r3, #8]
 80031b8:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 80031ba:	4b2e      	ldr	r3, [pc, #184]	; (8003274 <FreqMenu_DrawSweepMenu+0x2d8>)
 80031bc:	edd3 7a00 	vldr	s15, [r3]
 80031c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031c4:	4b2c      	ldr	r3, [pc, #176]	; (8003278 <FreqMenu_DrawSweepMenu+0x2dc>)
 80031c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	4619      	mov	r1, r3
 80031cc:	ee17 0a90 	vmov	r0, s15
 80031d0:	f004 f820 	bl	8007214 <SM_ConvertPeriodToHertz>
 80031d4:	eeb0 7a40 	vmov.f32	s14, s0
 80031d8:	eddf 7a28 	vldr	s15, [pc, #160]	; 800327c <FreqMenu_DrawSweepMenu+0x2e0>
 80031dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80031e0:	ee16 0a90 	vmov	r0, s13
 80031e4:	f7fd f9d8 	bl	8000598 <__aeabi_f2d>
 80031e8:	4603      	mov	r3, r0
 80031ea:	460c      	mov	r4, r1
 80031ec:	f107 0018 	add.w	r0, r7, #24
 80031f0:	e9cd 3400 	strd	r3, r4, [sp]
 80031f4:	4a22      	ldr	r2, [pc, #136]	; (8003280 <FreqMenu_DrawSweepMenu+0x2e4>)
 80031f6:	2114      	movs	r1, #20
 80031f8:	f00f f8be 	bl	8012378 <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031fc:	f107 0018 	add.w	r0, r7, #24
 8003200:	2300      	movs	r3, #0
 8003202:	9301      	str	r3, [sp, #4]
 8003204:	2302      	movs	r3, #2
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800320c:	228c      	movs	r2, #140	; 0x8c
 800320e:	219e      	movs	r1, #158	; 0x9e
 8003210:	f00d fcf6 	bl	8010c00 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8003214:	4b11      	ldr	r3, [pc, #68]	; (800325c <FreqMenu_DrawSweepMenu+0x2c0>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d135      	bne.n	8003288 <FreqMenu_DrawSweepMenu+0x2ec>
 800321c:	4b13      	ldr	r3, [pc, #76]	; (800326c <FreqMenu_DrawSweepMenu+0x2d0>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d131      	bne.n	8003288 <FreqMenu_DrawSweepMenu+0x2ec>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8003224:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003228:	9301      	str	r3, [sp, #4]
 800322a:	2302      	movs	r3, #2
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	2300      	movs	r3, #0
 8003230:	22a0      	movs	r2, #160	; 0xa0
 8003232:	2105      	movs	r1, #5
 8003234:	4813      	ldr	r0, [pc, #76]	; (8003284 <FreqMenu_DrawSweepMenu+0x2e8>)
 8003236:	f00d fce3 	bl	8010c00 <ILI9341_Draw_Text>
 800323a:	e030      	b.n	800329e <FreqMenu_DrawSweepMenu+0x302>
 800323c:	08015d6c 	.word	0x08015d6c
 8003240:	40000c00 	.word	0x40000c00
 8003244:	08015d80 	.word	0x08015d80
 8003248:	08015d94 	.word	0x08015d94
 800324c:	08015da8 	.word	0x08015da8
 8003250:	08015dbc 	.word	0x08015dbc
 8003254:	08015dc8 	.word	0x08015dc8
 8003258:	08015dcc 	.word	0x08015dcc
 800325c:	200020d9 	.word	0x200020d9
 8003260:	08015dd4 	.word	0x08015dd4
 8003264:	20002170 	.word	0x20002170
 8003268:	08015de4 	.word	0x08015de4
 800326c:	200020d8 	.word	0x200020d8
 8003270:	08015df0 	.word	0x08015df0
 8003274:	20000124 	.word	0x20000124
 8003278:	40013400 	.word	0x40013400
 800327c:	42f00000 	.word	0x42f00000
 8003280:	08015e00 	.word	0x08015e00
 8003284:	08015e0c 	.word	0x08015e0c
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003288:	2300      	movs	r3, #0
 800328a:	9301      	str	r3, [sp, #4]
 800328c:	2302      	movs	r3, #2
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003294:	22a0      	movs	r2, #160	; 0xa0
 8003296:	2105      	movs	r1, #5
 8003298:	484d      	ldr	r0, [pc, #308]	; (80033d0 <FreqMenu_DrawSweepMenu+0x434>)
 800329a:	f00d fcb1 	bl	8010c00 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 800329e:	2300      	movs	r3, #0
 80032a0:	607b      	str	r3, [r7, #4]
 80032a2:	f107 0308 	add.w	r3, r7, #8
 80032a6:	2200      	movs	r2, #0
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	605a      	str	r2, [r3, #4]
 80032ac:	609a      	str	r2, [r3, #8]
 80032ae:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 80032b0:	4b48      	ldr	r3, [pc, #288]	; (80033d4 <FreqMenu_DrawSweepMenu+0x438>)
 80032b2:	edd3 7a00 	vldr	s15, [r3]
 80032b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032ba:	4b47      	ldr	r3, [pc, #284]	; (80033d8 <FreqMenu_DrawSweepMenu+0x43c>)
 80032bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032be:	b29b      	uxth	r3, r3
 80032c0:	4619      	mov	r1, r3
 80032c2:	ee17 0a90 	vmov	r0, s15
 80032c6:	f003 ffa5 	bl	8007214 <SM_ConvertPeriodToHertz>
 80032ca:	eeb0 7a40 	vmov.f32	s14, s0
 80032ce:	eddf 7a43 	vldr	s15, [pc, #268]	; 80033dc <FreqMenu_DrawSweepMenu+0x440>
 80032d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80032d6:	ee16 0a90 	vmov	r0, s13
 80032da:	f7fd f95d 	bl	8000598 <__aeabi_f2d>
 80032de:	4603      	mov	r3, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	1d38      	adds	r0, r7, #4
 80032e4:	e9cd 3400 	strd	r3, r4, [sp]
 80032e8:	4a3d      	ldr	r2, [pc, #244]	; (80033e0 <FreqMenu_DrawSweepMenu+0x444>)
 80032ea:	2114      	movs	r1, #20
 80032ec:	f00f f844 	bl	8012378 <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032f0:	1d38      	adds	r0, r7, #4
 80032f2:	2300      	movs	r3, #0
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	2302      	movs	r3, #2
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032fe:	22a0      	movs	r2, #160	; 0xa0
 8003300:	21aa      	movs	r1, #170	; 0xaa
 8003302:	f00d fc7d 	bl	8010c00 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8003306:	4b37      	ldr	r3, [pc, #220]	; (80033e4 <FreqMenu_DrawSweepMenu+0x448>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b01      	cmp	r3, #1
 8003310:	d10b      	bne.n	800332a <FreqMenu_DrawSweepMenu+0x38e>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003312:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003316:	9301      	str	r3, [sp, #4]
 8003318:	2302      	movs	r3, #2
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	2300      	movs	r3, #0
 800331e:	22d5      	movs	r2, #213	; 0xd5
 8003320:	2106      	movs	r1, #6
 8003322:	4831      	ldr	r0, [pc, #196]	; (80033e8 <FreqMenu_DrawSweepMenu+0x44c>)
 8003324:	f00d fc6c 	bl	8010c00 <ILI9341_Draw_Text>
 8003328:	e00a      	b.n	8003340 <FreqMenu_DrawSweepMenu+0x3a4>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800332a:	f240 23fd 	movw	r3, #765	; 0x2fd
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	2302      	movs	r3, #2
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	2300      	movs	r3, #0
 8003336:	22d5      	movs	r2, #213	; 0xd5
 8003338:	2105      	movs	r1, #5
 800333a:	482c      	ldr	r0, [pc, #176]	; (80033ec <FreqMenu_DrawSweepMenu+0x450>)
 800333c:	f00d fc60 	bl	8010c00 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003340:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003344:	9301      	str	r3, [sp, #4]
 8003346:	2302      	movs	r3, #2
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	2300      	movs	r3, #0
 800334c:	22cc      	movs	r2, #204	; 0xcc
 800334e:	2168      	movs	r1, #104	; 0x68
 8003350:	4827      	ldr	r0, [pc, #156]	; (80033f0 <FreqMenu_DrawSweepMenu+0x454>)
 8003352:	f00d fc55 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003356:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	2302      	movs	r3, #2
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	2300      	movs	r3, #0
 8003362:	22de      	movs	r2, #222	; 0xde
 8003364:	2161      	movs	r1, #97	; 0x61
 8003366:	4823      	ldr	r0, [pc, #140]	; (80033f4 <FreqMenu_DrawSweepMenu+0x458>)
 8003368:	f00d fc4a 	bl	8010c00 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 800336c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003370:	9301      	str	r3, [sp, #4]
 8003372:	2302      	movs	r3, #2
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	2300      	movs	r3, #0
 8003378:	22cc      	movs	r2, #204	; 0xcc
 800337a:	21b7      	movs	r1, #183	; 0xb7
 800337c:	481c      	ldr	r0, [pc, #112]	; (80033f0 <FreqMenu_DrawSweepMenu+0x454>)
 800337e:	f00d fc3f 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003382:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003386:	9301      	str	r3, [sp, #4]
 8003388:	2302      	movs	r3, #2
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	2300      	movs	r3, #0
 800338e:	22de      	movs	r2, #222	; 0xde
 8003390:	21ad      	movs	r1, #173	; 0xad
 8003392:	4819      	ldr	r0, [pc, #100]	; (80033f8 <FreqMenu_DrawSweepMenu+0x45c>)
 8003394:	f00d fc34 	bl	8010c00 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003398:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800339c:	9301      	str	r3, [sp, #4]
 800339e:	2302      	movs	r3, #2
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	2300      	movs	r3, #0
 80033a4:	22cc      	movs	r2, #204	; 0xcc
 80033a6:	f240 1107 	movw	r1, #263	; 0x107
 80033aa:	4811      	ldr	r0, [pc, #68]	; (80033f0 <FreqMenu_DrawSweepMenu+0x454>)
 80033ac:	f00d fc28 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80033b0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80033b4:	9301      	str	r3, [sp, #4]
 80033b6:	2302      	movs	r3, #2
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2300      	movs	r3, #0
 80033bc:	22de      	movs	r2, #222	; 0xde
 80033be:	21fc      	movs	r1, #252	; 0xfc
 80033c0:	480e      	ldr	r0, [pc, #56]	; (80033fc <FreqMenu_DrawSweepMenu+0x460>)
 80033c2:	f00d fc1d 	bl	8010c00 <ILI9341_Draw_Text>
}
 80033c6:	bf00      	nop
 80033c8:	3778      	adds	r7, #120	; 0x78
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bdb0      	pop	{r4, r5, r7, pc}
 80033ce:	bf00      	nop
 80033d0:	08015e0c 	.word	0x08015e0c
 80033d4:	20000128 	.word	0x20000128
 80033d8:	40013400 	.word	0x40013400
 80033dc:	42f00000 	.word	0x42f00000
 80033e0:	08015e1c 	.word	0x08015e1c
 80033e4:	40000c00 	.word	0x40000c00
 80033e8:	08015e28 	.word	0x08015e28
 80033ec:	08015e30 	.word	0x08015e30
 80033f0:	08015e38 	.word	0x08015e38
 80033f4:	08015e3c 	.word	0x08015e3c
 80033f8:	08015e44 	.word	0x08015e44
 80033fc:	08015e4c 	.word	0x08015e4c

08003400 <FreqMenu_DrawPrescalerMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPrescalerMenu()
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->PSC", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003406:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800340a:	9301      	str	r3, [sp, #4]
 800340c:	2302      	movs	r3, #2
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	2300      	movs	r3, #0
 8003412:	220a      	movs	r2, #10
 8003414:	2105      	movs	r1, #5
 8003416:	4804      	ldr	r0, [pc, #16]	; (8003428 <FreqMenu_DrawPrescalerMenu+0x28>)
 8003418:	f00d fbf2 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 800341c:	f7fd fd6c 	bl	8000ef8 <DM_DisplayFormattedOutput>

}
 8003420:	bf00      	nop
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	08015e54 	.word	0x08015e54

0800342c <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	2b02      	cmp	r3, #2
 800343a:	d007      	beq.n	800344c <FuncMenu_DrawMenu+0x20>
 800343c:	2b03      	cmp	r3, #3
 800343e:	d009      	beq.n	8003454 <FuncMenu_DrawMenu+0x28>
 8003440:	2b01      	cmp	r3, #1
 8003442:	d000      	beq.n	8003446 <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_AUX_MENU:
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
			break;

		default:
			break;
 8003444:	e00a      	b.n	800345c <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 8003446:	f000 f80d 	bl	8003464 <FuncMenu_DrawMainMenu>
			break;
 800344a:	e007      	b.n	800345c <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 800344c:	2000      	movs	r0, #0
 800344e:	f000 f851 	bl	80034f4 <FuncMenu_DrawOutputMenu>
			break;
 8003452:	e003      	b.n	800345c <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
 8003454:	2001      	movs	r0, #1
 8003456:	f000 f84d 	bl	80034f4 <FuncMenu_DrawOutputMenu>
			break;
 800345a:	bf00      	nop

	}
}
 800345c:	bf00      	nop
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800346a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	2302      	movs	r3, #2
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	2300      	movs	r3, #0
 8003476:	220a      	movs	r2, #10
 8003478:	210a      	movs	r1, #10
 800347a:	481a      	ldr	r0, [pc, #104]	; (80034e4 <FuncMenu_DrawMainMenu+0x80>)
 800347c:	f00d fbc0 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003480:	f7fd fd3a 	bl	8000ef8 <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003484:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003488:	9301      	str	r3, [sp, #4]
 800348a:	2302      	movs	r3, #2
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	2300      	movs	r3, #0
 8003490:	22d2      	movs	r2, #210	; 0xd2
 8003492:	2105      	movs	r1, #5
 8003494:	4814      	ldr	r0, [pc, #80]	; (80034e8 <FuncMenu_DrawMainMenu+0x84>)
 8003496:	f00d fbb3 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("AUX", 	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800349a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800349e:	9301      	str	r3, [sp, #4]
 80034a0:	2302      	movs	r3, #2
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	2300      	movs	r3, #0
 80034a6:	22d2      	movs	r2, #210	; 0xd2
 80034a8:	2164      	movs	r1, #100	; 0x64
 80034aa:	4810      	ldr	r0, [pc, #64]	; (80034ec <FuncMenu_DrawMainMenu+0x88>)
 80034ac:	f00d fba8 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80034b0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	2302      	movs	r3, #2
 80034b8:	9300      	str	r3, [sp, #0]
 80034ba:	2300      	movs	r3, #0
 80034bc:	22d2      	movs	r2, #210	; 0xd2
 80034be:	21af      	movs	r1, #175	; 0xaf
 80034c0:	480b      	ldr	r0, [pc, #44]	; (80034f0 <FuncMenu_DrawMainMenu+0x8c>)
 80034c2:	f00d fb9d 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80034c6:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80034ca:	9301      	str	r3, [sp, #4]
 80034cc:	2302      	movs	r3, #2
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	2300      	movs	r3, #0
 80034d2:	22d2      	movs	r2, #210	; 0xd2
 80034d4:	f44f 7182 	mov.w	r1, #260	; 0x104
 80034d8:	4805      	ldr	r0, [pc, #20]	; (80034f0 <FuncMenu_DrawMainMenu+0x8c>)
 80034da:	f00d fb91 	bl	8010c00 <ILI9341_Draw_Text>
}
 80034de:	bf00      	nop
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	08015e64 	.word	0x08015e64
 80034e8:	08015e70 	.word	0x08015e70
 80034ec:	08015e78 	.word	0x08015e78
 80034f0:	08015e7c 	.word	0x08015e7c

080034f4 <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 80034f4:	b590      	push	{r4, r7, lr}
 80034f6:	b089      	sub	sp, #36	; 0x24
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	4603      	mov	r3, r0
 80034fc:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00b      	beq.n	800351c <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->AUX", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003504:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003508:	9301      	str	r3, [sp, #4]
 800350a:	2302      	movs	r3, #2
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	2300      	movs	r3, #0
 8003510:	220a      	movs	r2, #10
 8003512:	210a      	movs	r1, #10
 8003514:	4896      	ldr	r0, [pc, #600]	; (8003770 <FuncMenu_DrawOutputMenu+0x27c>)
 8003516:	f00d fb73 	bl	8010c00 <ILI9341_Draw_Text>
 800351a:	e00a      	b.n	8003532 <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800351c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003520:	9301      	str	r3, [sp, #4]
 8003522:	2302      	movs	r3, #2
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	2300      	movs	r3, #0
 8003528:	220a      	movs	r2, #10
 800352a:	210a      	movs	r1, #10
 800352c:	4891      	ldr	r0, [pc, #580]	; (8003774 <FuncMenu_DrawOutputMenu+0x280>)
 800352e:	f00d fb67 	bl	8010c00 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	4618      	mov	r0, r3
 8003536:	f003 fb91 	bl	8006c5c <SM_GetOutputChannel>
 800353a:	4603      	mov	r3, r0
 800353c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003540:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 8424 	beq.w	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
	{
		switch(func_profileTmp->func)
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	2b06      	cmp	r3, #6
 8003550:	f200 841f 	bhi.w	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
 8003554:	a201      	add	r2, pc, #4	; (adr r2, 800355c <FuncMenu_DrawOutputMenu+0x68>)
 8003556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355a:	bf00      	nop
 800355c:	08003579 	.word	0x08003579
 8003560:	08003675 	.word	0x08003675
 8003564:	08003799 	.word	0x08003799
 8003568:	08003895 	.word	0x08003895
 800356c:	08003991 	.word	0x08003991
 8003570:	08003ac9 	.word	0x08003ac9
 8003574:	08003bdb 	.word	0x08003bdb
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003578:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800357c:	9301      	str	r3, [sp, #4]
 800357e:	2302      	movs	r3, #2
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	2300      	movs	r3, #0
 8003584:	2232      	movs	r2, #50	; 0x32
 8003586:	210a      	movs	r1, #10
 8003588:	487b      	ldr	r0, [pc, #492]	; (8003778 <FuncMenu_DrawOutputMenu+0x284>)
 800358a:	f00d fb39 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800358e:	2300      	movs	r3, #0
 8003590:	9301      	str	r3, [sp, #4]
 8003592:	2302      	movs	r3, #2
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800359a:	2246      	movs	r2, #70	; 0x46
 800359c:	210a      	movs	r1, #10
 800359e:	4877      	ldr	r0, [pc, #476]	; (800377c <FuncMenu_DrawOutputMenu+0x288>)
 80035a0:	f00d fb2e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035a4:	2300      	movs	r3, #0
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	2302      	movs	r3, #2
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035b0:	225a      	movs	r2, #90	; 0x5a
 80035b2:	210a      	movs	r1, #10
 80035b4:	4872      	ldr	r0, [pc, #456]	; (8003780 <FuncMenu_DrawOutputMenu+0x28c>)
 80035b6:	f00d fb23 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035ba:	2300      	movs	r3, #0
 80035bc:	9301      	str	r3, [sp, #4]
 80035be:	2302      	movs	r3, #2
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035c6:	226e      	movs	r2, #110	; 0x6e
 80035c8:	210a      	movs	r1, #10
 80035ca:	486e      	ldr	r0, [pc, #440]	; (8003784 <FuncMenu_DrawOutputMenu+0x290>)
 80035cc:	f00d fb18 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035d0:	2300      	movs	r3, #0
 80035d2:	9301      	str	r3, [sp, #4]
 80035d4:	2302      	movs	r3, #2
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035dc:	2282      	movs	r2, #130	; 0x82
 80035de:	210a      	movs	r1, #10
 80035e0:	4869      	ldr	r0, [pc, #420]	; (8003788 <FuncMenu_DrawOutputMenu+0x294>)
 80035e2:	f00d fb0d 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035e6:	2300      	movs	r3, #0
 80035e8:	9301      	str	r3, [sp, #4]
 80035ea:	2302      	movs	r3, #2
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035f2:	2296      	movs	r2, #150	; 0x96
 80035f4:	210a      	movs	r1, #10
 80035f6:	4865      	ldr	r0, [pc, #404]	; (800378c <FuncMenu_DrawOutputMenu+0x298>)
 80035f8:	f00d fb02 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00a      	beq.n	8003618 <FuncMenu_DrawOutputMenu+0x124>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003602:	2300      	movs	r3, #0
 8003604:	9301      	str	r3, [sp, #4]
 8003606:	2302      	movs	r3, #2
 8003608:	9300      	str	r3, [sp, #0]
 800360a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800360e:	22aa      	movs	r2, #170	; 0xaa
 8003610:	210a      	movs	r1, #10
 8003612:	485f      	ldr	r0, [pc, #380]	; (8003790 <FuncMenu_DrawOutputMenu+0x29c>)
 8003614:	f00d faf4 	bl	8010c00 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003618:	f240 23fd 	movw	r3, #765	; 0x2fd
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	2302      	movs	r3, #2
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	2300      	movs	r3, #0
 8003624:	22d2      	movs	r2, #210	; 0xd2
 8003626:	2105      	movs	r1, #5
 8003628:	485a      	ldr	r0, [pc, #360]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 800362a:	f00d fae9 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800362e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003632:	9301      	str	r3, [sp, #4]
 8003634:	2302      	movs	r3, #2
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	2300      	movs	r3, #0
 800363a:	22d2      	movs	r2, #210	; 0xd2
 800363c:	2161      	movs	r1, #97	; 0x61
 800363e:	4855      	ldr	r0, [pc, #340]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003640:	f00d fade 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003644:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003648:	9301      	str	r3, [sp, #4]
 800364a:	2302      	movs	r3, #2
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	2300      	movs	r3, #0
 8003650:	22d2      	movs	r2, #210	; 0xd2
 8003652:	21af      	movs	r1, #175	; 0xaf
 8003654:	484f      	ldr	r0, [pc, #316]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003656:	f00d fad3 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800365a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800365e:	9301      	str	r3, [sp, #4]
 8003660:	2302      	movs	r3, #2
 8003662:	9300      	str	r3, [sp, #0]
 8003664:	2300      	movs	r3, #0
 8003666:	22d2      	movs	r2, #210	; 0xd2
 8003668:	f44f 7182 	mov.w	r1, #260	; 0x104
 800366c:	4849      	ldr	r0, [pc, #292]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 800366e:	f00d fac7 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8003672:	e38e      	b.n	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003674:	2300      	movs	r3, #0
 8003676:	9301      	str	r3, [sp, #4]
 8003678:	2302      	movs	r3, #2
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003680:	2232      	movs	r2, #50	; 0x32
 8003682:	210a      	movs	r1, #10
 8003684:	483c      	ldr	r0, [pc, #240]	; (8003778 <FuncMenu_DrawOutputMenu+0x284>)
 8003686:	f00d fabb 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800368a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800368e:	9301      	str	r3, [sp, #4]
 8003690:	2302      	movs	r3, #2
 8003692:	9300      	str	r3, [sp, #0]
 8003694:	2300      	movs	r3, #0
 8003696:	2246      	movs	r2, #70	; 0x46
 8003698:	210a      	movs	r1, #10
 800369a:	4838      	ldr	r0, [pc, #224]	; (800377c <FuncMenu_DrawOutputMenu+0x288>)
 800369c:	f00d fab0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036a0:	2300      	movs	r3, #0
 80036a2:	9301      	str	r3, [sp, #4]
 80036a4:	2302      	movs	r3, #2
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036ac:	225a      	movs	r2, #90	; 0x5a
 80036ae:	210a      	movs	r1, #10
 80036b0:	4833      	ldr	r0, [pc, #204]	; (8003780 <FuncMenu_DrawOutputMenu+0x28c>)
 80036b2:	f00d faa5 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036b6:	2300      	movs	r3, #0
 80036b8:	9301      	str	r3, [sp, #4]
 80036ba:	2302      	movs	r3, #2
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036c2:	226e      	movs	r2, #110	; 0x6e
 80036c4:	210a      	movs	r1, #10
 80036c6:	482f      	ldr	r0, [pc, #188]	; (8003784 <FuncMenu_DrawOutputMenu+0x290>)
 80036c8:	f00d fa9a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036cc:	2300      	movs	r3, #0
 80036ce:	9301      	str	r3, [sp, #4]
 80036d0:	2302      	movs	r3, #2
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036d8:	2282      	movs	r2, #130	; 0x82
 80036da:	210a      	movs	r1, #10
 80036dc:	482a      	ldr	r0, [pc, #168]	; (8003788 <FuncMenu_DrawOutputMenu+0x294>)
 80036de:	f00d fa8f 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036e2:	2300      	movs	r3, #0
 80036e4:	9301      	str	r3, [sp, #4]
 80036e6:	2302      	movs	r3, #2
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036ee:	2296      	movs	r2, #150	; 0x96
 80036f0:	210a      	movs	r1, #10
 80036f2:	4826      	ldr	r0, [pc, #152]	; (800378c <FuncMenu_DrawOutputMenu+0x298>)
 80036f4:	f00d fa84 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <FuncMenu_DrawOutputMenu+0x220>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036fe:	2300      	movs	r3, #0
 8003700:	9301      	str	r3, [sp, #4]
 8003702:	2302      	movs	r3, #2
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800370a:	22aa      	movs	r2, #170	; 0xaa
 800370c:	210a      	movs	r1, #10
 800370e:	4820      	ldr	r0, [pc, #128]	; (8003790 <FuncMenu_DrawOutputMenu+0x29c>)
 8003710:	f00d fa76 	bl	8010c00 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003714:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003718:	9301      	str	r3, [sp, #4]
 800371a:	2302      	movs	r3, #2
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	2300      	movs	r3, #0
 8003720:	22d2      	movs	r2, #210	; 0xd2
 8003722:	2105      	movs	r1, #5
 8003724:	481b      	ldr	r0, [pc, #108]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003726:	f00d fa6b 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800372a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800372e:	9301      	str	r3, [sp, #4]
 8003730:	2302      	movs	r3, #2
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2300      	movs	r3, #0
 8003736:	22d2      	movs	r2, #210	; 0xd2
 8003738:	2161      	movs	r1, #97	; 0x61
 800373a:	4816      	ldr	r0, [pc, #88]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 800373c:	f00d fa60 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003740:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003744:	9301      	str	r3, [sp, #4]
 8003746:	2302      	movs	r3, #2
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	2300      	movs	r3, #0
 800374c:	22d2      	movs	r2, #210	; 0xd2
 800374e:	21af      	movs	r1, #175	; 0xaf
 8003750:	4810      	ldr	r0, [pc, #64]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003752:	f00d fa55 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003756:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	2302      	movs	r3, #2
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	2300      	movs	r3, #0
 8003762:	22d2      	movs	r2, #210	; 0xd2
 8003764:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003768:	480a      	ldr	r0, [pc, #40]	; (8003794 <FuncMenu_DrawOutputMenu+0x2a0>)
 800376a:	f00d fa49 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 800376e:	e310      	b.n	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
 8003770:	08015e84 	.word	0x08015e84
 8003774:	08015e94 	.word	0x08015e94
 8003778:	08015ea4 	.word	0x08015ea4
 800377c:	08015eac 	.word	0x08015eac
 8003780:	08015eb8 	.word	0x08015eb8
 8003784:	08015ec0 	.word	0x08015ec0
 8003788:	08015ecc 	.word	0x08015ecc
 800378c:	08015ed8 	.word	0x08015ed8
 8003790:	08015ee0 	.word	0x08015ee0
 8003794:	08015e7c 	.word	0x08015e7c
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003798:	2300      	movs	r3, #0
 800379a:	9301      	str	r3, [sp, #4]
 800379c:	2302      	movs	r3, #2
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037a4:	2232      	movs	r2, #50	; 0x32
 80037a6:	210a      	movs	r1, #10
 80037a8:	48be      	ldr	r0, [pc, #760]	; (8003aa4 <FuncMenu_DrawOutputMenu+0x5b0>)
 80037aa:	f00d fa29 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037ae:	2300      	movs	r3, #0
 80037b0:	9301      	str	r3, [sp, #4]
 80037b2:	2302      	movs	r3, #2
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037ba:	2246      	movs	r2, #70	; 0x46
 80037bc:	210a      	movs	r1, #10
 80037be:	48ba      	ldr	r0, [pc, #744]	; (8003aa8 <FuncMenu_DrawOutputMenu+0x5b4>)
 80037c0:	f00d fa1e 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80037c4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	2302      	movs	r3, #2
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	2300      	movs	r3, #0
 80037d0:	225a      	movs	r2, #90	; 0x5a
 80037d2:	210a      	movs	r1, #10
 80037d4:	48b5      	ldr	r0, [pc, #724]	; (8003aac <FuncMenu_DrawOutputMenu+0x5b8>)
 80037d6:	f00d fa13 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037da:	2300      	movs	r3, #0
 80037dc:	9301      	str	r3, [sp, #4]
 80037de:	2302      	movs	r3, #2
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037e6:	226e      	movs	r2, #110	; 0x6e
 80037e8:	210a      	movs	r1, #10
 80037ea:	48b1      	ldr	r0, [pc, #708]	; (8003ab0 <FuncMenu_DrawOutputMenu+0x5bc>)
 80037ec:	f00d fa08 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037f0:	2300      	movs	r3, #0
 80037f2:	9301      	str	r3, [sp, #4]
 80037f4:	2302      	movs	r3, #2
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037fc:	2282      	movs	r2, #130	; 0x82
 80037fe:	210a      	movs	r1, #10
 8003800:	48ac      	ldr	r0, [pc, #688]	; (8003ab4 <FuncMenu_DrawOutputMenu+0x5c0>)
 8003802:	f00d f9fd 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003806:	2300      	movs	r3, #0
 8003808:	9301      	str	r3, [sp, #4]
 800380a:	2302      	movs	r3, #2
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003812:	2296      	movs	r2, #150	; 0x96
 8003814:	210a      	movs	r1, #10
 8003816:	48a8      	ldr	r0, [pc, #672]	; (8003ab8 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003818:	f00d f9f2 	bl	8010c00 <ILI9341_Draw_Text>
				if(pOutChan)
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00a      	beq.n	8003838 <FuncMenu_DrawOutputMenu+0x344>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003822:	2300      	movs	r3, #0
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	2302      	movs	r3, #2
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800382e:	22aa      	movs	r2, #170	; 0xaa
 8003830:	210a      	movs	r1, #10
 8003832:	48a2      	ldr	r0, [pc, #648]	; (8003abc <FuncMenu_DrawOutputMenu+0x5c8>)
 8003834:	f00d f9e4 	bl	8010c00 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003838:	f240 23fd 	movw	r3, #765	; 0x2fd
 800383c:	9301      	str	r3, [sp, #4]
 800383e:	2302      	movs	r3, #2
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	2300      	movs	r3, #0
 8003844:	22d2      	movs	r2, #210	; 0xd2
 8003846:	2105      	movs	r1, #5
 8003848:	489d      	ldr	r0, [pc, #628]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800384a:	f00d f9d9 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800384e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003852:	9301      	str	r3, [sp, #4]
 8003854:	2302      	movs	r3, #2
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	2300      	movs	r3, #0
 800385a:	22d2      	movs	r2, #210	; 0xd2
 800385c:	2161      	movs	r1, #97	; 0x61
 800385e:	4898      	ldr	r0, [pc, #608]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003860:	f00d f9ce 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003864:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003868:	9301      	str	r3, [sp, #4]
 800386a:	2302      	movs	r3, #2
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	2300      	movs	r3, #0
 8003870:	22d2      	movs	r2, #210	; 0xd2
 8003872:	21af      	movs	r1, #175	; 0xaf
 8003874:	4892      	ldr	r0, [pc, #584]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003876:	f00d f9c3 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800387a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800387e:	9301      	str	r3, [sp, #4]
 8003880:	2302      	movs	r3, #2
 8003882:	9300      	str	r3, [sp, #0]
 8003884:	2300      	movs	r3, #0
 8003886:	22d2      	movs	r2, #210	; 0xd2
 8003888:	f44f 7182 	mov.w	r1, #260	; 0x104
 800388c:	488c      	ldr	r0, [pc, #560]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800388e:	f00d f9b7 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8003892:	e27e      	b.n	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003894:	2300      	movs	r3, #0
 8003896:	9301      	str	r3, [sp, #4]
 8003898:	2302      	movs	r3, #2
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038a0:	2232      	movs	r2, #50	; 0x32
 80038a2:	210a      	movs	r1, #10
 80038a4:	487f      	ldr	r0, [pc, #508]	; (8003aa4 <FuncMenu_DrawOutputMenu+0x5b0>)
 80038a6:	f00d f9ab 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038aa:	2300      	movs	r3, #0
 80038ac:	9301      	str	r3, [sp, #4]
 80038ae:	2302      	movs	r3, #2
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038b6:	2246      	movs	r2, #70	; 0x46
 80038b8:	210a      	movs	r1, #10
 80038ba:	487b      	ldr	r0, [pc, #492]	; (8003aa8 <FuncMenu_DrawOutputMenu+0x5b4>)
 80038bc:	f00d f9a0 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038c0:	2300      	movs	r3, #0
 80038c2:	9301      	str	r3, [sp, #4]
 80038c4:	2302      	movs	r3, #2
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038cc:	225a      	movs	r2, #90	; 0x5a
 80038ce:	210a      	movs	r1, #10
 80038d0:	4876      	ldr	r0, [pc, #472]	; (8003aac <FuncMenu_DrawOutputMenu+0x5b8>)
 80038d2:	f00d f995 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80038d6:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80038da:	9301      	str	r3, [sp, #4]
 80038dc:	2302      	movs	r3, #2
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	2300      	movs	r3, #0
 80038e2:	226e      	movs	r2, #110	; 0x6e
 80038e4:	210a      	movs	r1, #10
 80038e6:	4872      	ldr	r0, [pc, #456]	; (8003ab0 <FuncMenu_DrawOutputMenu+0x5bc>)
 80038e8:	f00d f98a 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038ec:	2300      	movs	r3, #0
 80038ee:	9301      	str	r3, [sp, #4]
 80038f0:	2302      	movs	r3, #2
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80038f8:	2282      	movs	r2, #130	; 0x82
 80038fa:	210a      	movs	r1, #10
 80038fc:	486d      	ldr	r0, [pc, #436]	; (8003ab4 <FuncMenu_DrawOutputMenu+0x5c0>)
 80038fe:	f00d f97f 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003902:	2300      	movs	r3, #0
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	2302      	movs	r3, #2
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800390e:	2296      	movs	r2, #150	; 0x96
 8003910:	210a      	movs	r1, #10
 8003912:	4869      	ldr	r0, [pc, #420]	; (8003ab8 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003914:	f00d f974 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 8003918:	79fb      	ldrb	r3, [r7, #7]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00a      	beq.n	8003934 <FuncMenu_DrawOutputMenu+0x440>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800391e:	2300      	movs	r3, #0
 8003920:	9301      	str	r3, [sp, #4]
 8003922:	2302      	movs	r3, #2
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800392a:	22aa      	movs	r2, #170	; 0xaa
 800392c:	210a      	movs	r1, #10
 800392e:	4863      	ldr	r0, [pc, #396]	; (8003abc <FuncMenu_DrawOutputMenu+0x5c8>)
 8003930:	f00d f966 	bl	8010c00 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003934:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003938:	9301      	str	r3, [sp, #4]
 800393a:	2302      	movs	r3, #2
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	2300      	movs	r3, #0
 8003940:	22d2      	movs	r2, #210	; 0xd2
 8003942:	2105      	movs	r1, #5
 8003944:	485e      	ldr	r0, [pc, #376]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003946:	f00d f95b 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800394a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800394e:	9301      	str	r3, [sp, #4]
 8003950:	2302      	movs	r3, #2
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	2300      	movs	r3, #0
 8003956:	22d2      	movs	r2, #210	; 0xd2
 8003958:	2161      	movs	r1, #97	; 0x61
 800395a:	4859      	ldr	r0, [pc, #356]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800395c:	f00d f950 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003960:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003964:	9301      	str	r3, [sp, #4]
 8003966:	2302      	movs	r3, #2
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	2300      	movs	r3, #0
 800396c:	22d2      	movs	r2, #210	; 0xd2
 800396e:	21af      	movs	r1, #175	; 0xaf
 8003970:	4853      	ldr	r0, [pc, #332]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003972:	f00d f945 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003976:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800397a:	9301      	str	r3, [sp, #4]
 800397c:	2302      	movs	r3, #2
 800397e:	9300      	str	r3, [sp, #0]
 8003980:	2300      	movs	r3, #0
 8003982:	22d2      	movs	r2, #210	; 0xd2
 8003984:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003988:	484d      	ldr	r0, [pc, #308]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 800398a:	f00d f939 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 800398e:	e200      	b.n	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003990:	2300      	movs	r3, #0
 8003992:	9301      	str	r3, [sp, #4]
 8003994:	2302      	movs	r3, #2
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800399c:	2232      	movs	r2, #50	; 0x32
 800399e:	210a      	movs	r1, #10
 80039a0:	4840      	ldr	r0, [pc, #256]	; (8003aa4 <FuncMenu_DrawOutputMenu+0x5b0>)
 80039a2:	f00d f92d 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039a6:	2300      	movs	r3, #0
 80039a8:	9301      	str	r3, [sp, #4]
 80039aa:	2302      	movs	r3, #2
 80039ac:	9300      	str	r3, [sp, #0]
 80039ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80039b2:	2246      	movs	r2, #70	; 0x46
 80039b4:	210a      	movs	r1, #10
 80039b6:	483c      	ldr	r0, [pc, #240]	; (8003aa8 <FuncMenu_DrawOutputMenu+0x5b4>)
 80039b8:	f00d f922 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039bc:	2300      	movs	r3, #0
 80039be:	9301      	str	r3, [sp, #4]
 80039c0:	2302      	movs	r3, #2
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80039c8:	225a      	movs	r2, #90	; 0x5a
 80039ca:	210a      	movs	r1, #10
 80039cc:	4837      	ldr	r0, [pc, #220]	; (8003aac <FuncMenu_DrawOutputMenu+0x5b8>)
 80039ce:	f00d f917 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039d2:	2300      	movs	r3, #0
 80039d4:	9301      	str	r3, [sp, #4]
 80039d6:	2302      	movs	r3, #2
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80039de:	226e      	movs	r2, #110	; 0x6e
 80039e0:	210a      	movs	r1, #10
 80039e2:	4833      	ldr	r0, [pc, #204]	; (8003ab0 <FuncMenu_DrawOutputMenu+0x5bc>)
 80039e4:	f00d f90c 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80039e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80039ec:	9301      	str	r3, [sp, #4]
 80039ee:	2302      	movs	r3, #2
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	2300      	movs	r3, #0
 80039f4:	2282      	movs	r2, #130	; 0x82
 80039f6:	210a      	movs	r1, #10
 80039f8:	482e      	ldr	r0, [pc, #184]	; (8003ab4 <FuncMenu_DrawOutputMenu+0x5c0>)
 80039fa:	f00d f901 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80039fe:	2300      	movs	r3, #0
 8003a00:	9301      	str	r3, [sp, #4]
 8003a02:	2302      	movs	r3, #2
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a0a:	2296      	movs	r2, #150	; 0x96
 8003a0c:	210a      	movs	r1, #10
 8003a0e:	482a      	ldr	r0, [pc, #168]	; (8003ab8 <FuncMenu_DrawOutputMenu+0x5c4>)
 8003a10:	f00d f8f6 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00a      	beq.n	8003a30 <FuncMenu_DrawOutputMenu+0x53c>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	9301      	str	r3, [sp, #4]
 8003a1e:	2302      	movs	r3, #2
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a26:	22aa      	movs	r2, #170	; 0xaa
 8003a28:	210a      	movs	r1, #10
 8003a2a:	4824      	ldr	r0, [pc, #144]	; (8003abc <FuncMenu_DrawOutputMenu+0x5c8>)
 8003a2c:	f00d f8e8 	bl	8010c00 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a30:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a34:	9301      	str	r3, [sp, #4]
 8003a36:	2302      	movs	r3, #2
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	22d2      	movs	r2, #210	; 0xd2
 8003a3e:	2105      	movs	r1, #5
 8003a40:	481f      	ldr	r0, [pc, #124]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003a42:	f00d f8dd 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a46:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a4a:	9301      	str	r3, [sp, #4]
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	2300      	movs	r3, #0
 8003a52:	22d2      	movs	r2, #210	; 0xd2
 8003a54:	2161      	movs	r1, #97	; 0x61
 8003a56:	481a      	ldr	r0, [pc, #104]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003a58:	f00d f8d2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a5c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a60:	9301      	str	r3, [sp, #4]
 8003a62:	2302      	movs	r3, #2
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	2300      	movs	r3, #0
 8003a68:	22d2      	movs	r2, #210	; 0xd2
 8003a6a:	21af      	movs	r1, #175	; 0xaf
 8003a6c:	4814      	ldr	r0, [pc, #80]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003a6e:	f00d f8c7 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003a72:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003a76:	9301      	str	r3, [sp, #4]
 8003a78:	2302      	movs	r3, #2
 8003a7a:	9300      	str	r3, [sp, #0]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	22d2      	movs	r2, #210	; 0xd2
 8003a80:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003a84:	480e      	ldr	r0, [pc, #56]	; (8003ac0 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003a86:	f00d f8bb 	bl	8010c00 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	9301      	str	r3, [sp, #4]
 8003a8e:	2302      	movs	r3, #2
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003a96:	2232      	movs	r2, #50	; 0x32
 8003a98:	2196      	movs	r1, #150	; 0x96
 8003a9a:	480a      	ldr	r0, [pc, #40]	; (8003ac4 <FuncMenu_DrawOutputMenu+0x5d0>)
 8003a9c:	f00d f8b0 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8003aa0:	e177      	b.n	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
 8003aa2:	bf00      	nop
 8003aa4:	08015ea4 	.word	0x08015ea4
 8003aa8:	08015eac 	.word	0x08015eac
 8003aac:	08015eb8 	.word	0x08015eb8
 8003ab0:	08015ec0 	.word	0x08015ec0
 8003ab4:	08015ecc 	.word	0x08015ecc
 8003ab8:	08015ed8 	.word	0x08015ed8
 8003abc:	08015ee0 	.word	0x08015ee0
 8003ac0:	08015e7c 	.word	0x08015e7c
 8003ac4:	08015ee8 	.word	0x08015ee8
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ac8:	2300      	movs	r3, #0
 8003aca:	9301      	str	r3, [sp, #4]
 8003acc:	2302      	movs	r3, #2
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003ad4:	2232      	movs	r2, #50	; 0x32
 8003ad6:	210a      	movs	r1, #10
 8003ad8:	48b0      	ldr	r0, [pc, #704]	; (8003d9c <FuncMenu_DrawOutputMenu+0x8a8>)
 8003ada:	f00d f891 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003ade:	2300      	movs	r3, #0
 8003ae0:	9301      	str	r3, [sp, #4]
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	9300      	str	r3, [sp, #0]
 8003ae6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003aea:	2246      	movs	r2, #70	; 0x46
 8003aec:	210a      	movs	r1, #10
 8003aee:	48ac      	ldr	r0, [pc, #688]	; (8003da0 <FuncMenu_DrawOutputMenu+0x8ac>)
 8003af0:	f00d f886 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003af4:	2300      	movs	r3, #0
 8003af6:	9301      	str	r3, [sp, #4]
 8003af8:	2302      	movs	r3, #2
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b00:	225a      	movs	r2, #90	; 0x5a
 8003b02:	210a      	movs	r1, #10
 8003b04:	48a7      	ldr	r0, [pc, #668]	; (8003da4 <FuncMenu_DrawOutputMenu+0x8b0>)
 8003b06:	f00d f87b 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	9301      	str	r3, [sp, #4]
 8003b0e:	2302      	movs	r3, #2
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b16:	226e      	movs	r2, #110	; 0x6e
 8003b18:	210a      	movs	r1, #10
 8003b1a:	48a3      	ldr	r0, [pc, #652]	; (8003da8 <FuncMenu_DrawOutputMenu+0x8b4>)
 8003b1c:	f00d f870 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003b20:	2300      	movs	r3, #0
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	2302      	movs	r3, #2
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b2c:	2282      	movs	r2, #130	; 0x82
 8003b2e:	210a      	movs	r1, #10
 8003b30:	489e      	ldr	r0, [pc, #632]	; (8003dac <FuncMenu_DrawOutputMenu+0x8b8>)
 8003b32:	f00d f865 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003b36:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003b3a:	9301      	str	r3, [sp, #4]
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	2300      	movs	r3, #0
 8003b42:	2296      	movs	r2, #150	; 0x96
 8003b44:	210a      	movs	r1, #10
 8003b46:	489a      	ldr	r0, [pc, #616]	; (8003db0 <FuncMenu_DrawOutputMenu+0x8bc>)
 8003b48:	f00d f85a 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00a      	beq.n	8003b68 <FuncMenu_DrawOutputMenu+0x674>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003b52:	2300      	movs	r3, #0
 8003b54:	9301      	str	r3, [sp, #4]
 8003b56:	2302      	movs	r3, #2
 8003b58:	9300      	str	r3, [sp, #0]
 8003b5a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003b5e:	22aa      	movs	r2, #170	; 0xaa
 8003b60:	210a      	movs	r1, #10
 8003b62:	4894      	ldr	r0, [pc, #592]	; (8003db4 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003b64:	f00d f84c 	bl	8010c00 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b68:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b6c:	9301      	str	r3, [sp, #4]
 8003b6e:	2302      	movs	r3, #2
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	2300      	movs	r3, #0
 8003b74:	22d2      	movs	r2, #210	; 0xd2
 8003b76:	2105      	movs	r1, #5
 8003b78:	488f      	ldr	r0, [pc, #572]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003b7a:	f00d f841 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b7e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b82:	9301      	str	r3, [sp, #4]
 8003b84:	2302      	movs	r3, #2
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	2300      	movs	r3, #0
 8003b8a:	22d2      	movs	r2, #210	; 0xd2
 8003b8c:	2161      	movs	r1, #97	; 0x61
 8003b8e:	488a      	ldr	r0, [pc, #552]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003b90:	f00d f836 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003b94:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b98:	9301      	str	r3, [sp, #4]
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	22d2      	movs	r2, #210	; 0xd2
 8003ba2:	21af      	movs	r1, #175	; 0xaf
 8003ba4:	4884      	ldr	r0, [pc, #528]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003ba6:	f00d f82b 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003baa:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003bae:	9301      	str	r3, [sp, #4]
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	22d2      	movs	r2, #210	; 0xd2
 8003bb8:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003bbc:	487e      	ldr	r0, [pc, #504]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003bbe:	f00d f81f 	bl	8010c00 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	9301      	str	r3, [sp, #4]
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	9300      	str	r3, [sp, #0]
 8003bca:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003bce:	2232      	movs	r2, #50	; 0x32
 8003bd0:	2196      	movs	r1, #150	; 0x96
 8003bd2:	487a      	ldr	r0, [pc, #488]	; (8003dbc <FuncMenu_DrawOutputMenu+0x8c8>)
 8003bd4:	f00d f814 	bl	8010c00 <ILI9341_Draw_Text>
				break;
 8003bd8:	e0db      	b.n	8003d92 <FuncMenu_DrawOutputMenu+0x89e>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	9301      	str	r3, [sp, #4]
 8003bde:	2302      	movs	r3, #2
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003be6:	2232      	movs	r2, #50	; 0x32
 8003be8:	210a      	movs	r1, #10
 8003bea:	486c      	ldr	r0, [pc, #432]	; (8003d9c <FuncMenu_DrawOutputMenu+0x8a8>)
 8003bec:	f00d f808 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	9301      	str	r3, [sp, #4]
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003bfc:	2246      	movs	r2, #70	; 0x46
 8003bfe:	210a      	movs	r1, #10
 8003c00:	4867      	ldr	r0, [pc, #412]	; (8003da0 <FuncMenu_DrawOutputMenu+0x8ac>)
 8003c02:	f00c fffd 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c06:	2300      	movs	r3, #0
 8003c08:	9301      	str	r3, [sp, #4]
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	9300      	str	r3, [sp, #0]
 8003c0e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c12:	225a      	movs	r2, #90	; 0x5a
 8003c14:	210a      	movs	r1, #10
 8003c16:	4863      	ldr	r0, [pc, #396]	; (8003da4 <FuncMenu_DrawOutputMenu+0x8b0>)
 8003c18:	f00c fff2 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	9301      	str	r3, [sp, #4]
 8003c20:	2302      	movs	r3, #2
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c28:	226e      	movs	r2, #110	; 0x6e
 8003c2a:	210a      	movs	r1, #10
 8003c2c:	485e      	ldr	r0, [pc, #376]	; (8003da8 <FuncMenu_DrawOutputMenu+0x8b4>)
 8003c2e:	f00c ffe7 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c32:	2300      	movs	r3, #0
 8003c34:	9301      	str	r3, [sp, #4]
 8003c36:	2302      	movs	r3, #2
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c3e:	2282      	movs	r2, #130	; 0x82
 8003c40:	210a      	movs	r1, #10
 8003c42:	485a      	ldr	r0, [pc, #360]	; (8003dac <FuncMenu_DrawOutputMenu+0x8b8>)
 8003c44:	f00c ffdc 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003c48:	2300      	movs	r3, #0
 8003c4a:	9301      	str	r3, [sp, #4]
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003c54:	2296      	movs	r2, #150	; 0x96
 8003c56:	210a      	movs	r1, #10
 8003c58:	4855      	ldr	r0, [pc, #340]	; (8003db0 <FuncMenu_DrawOutputMenu+0x8bc>)
 8003c5a:	f00c ffd1 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00a      	beq.n	8003c7a <FuncMenu_DrawOutputMenu+0x786>
					ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003c64:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003c68:	9301      	str	r3, [sp, #4]
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	22aa      	movs	r2, #170	; 0xaa
 8003c72:	210a      	movs	r1, #10
 8003c74:	484f      	ldr	r0, [pc, #316]	; (8003db4 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003c76:	f00c ffc3 	bl	8010c00 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003c7a:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	2302      	movs	r3, #2
 8003c82:	9300      	str	r3, [sp, #0]
 8003c84:	2300      	movs	r3, #0
 8003c86:	22d2      	movs	r2, #210	; 0xd2
 8003c88:	2105      	movs	r1, #5
 8003c8a:	484b      	ldr	r0, [pc, #300]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003c8c:	f00c ffb8 	bl	8010c00 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003c90:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003c94:	9301      	str	r3, [sp, #4]
 8003c96:	2302      	movs	r3, #2
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	22d2      	movs	r2, #210	; 0xd2
 8003c9e:	2161      	movs	r1, #97	; 0x61
 8003ca0:	4845      	ldr	r0, [pc, #276]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003ca2:	f00c ffad 	bl	8010c00 <ILI9341_Draw_Text>

				if(pOutChan)
 8003ca6:	79fb      	ldrb	r3, [r7, #7]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d05a      	beq.n	8003d62 <FuncMenu_DrawOutputMenu+0x86e>
				{
					ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003cac:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003cb0:	9301      	str	r3, [sp, #4]
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	22d2      	movs	r2, #210	; 0xd2
 8003cba:	21af      	movs	r1, #175	; 0xaf
 8003cbc:	4840      	ldr	r0, [pc, #256]	; (8003dc0 <FuncMenu_DrawOutputMenu+0x8cc>)
 8003cbe:	f00c ff9f 	bl	8010c00 <ILI9341_Draw_Text>
					char duty[10] = "";
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	60bb      	str	r3, [r7, #8]
 8003cc6:	f107 030c 	add.w	r3, r7, #12
 8003cca:	2200      	movs	r2, #0
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	809a      	strh	r2, [r3, #4]
					snprintf(duty, sizeof(duty), "%0.2f%%", ((float)PWM_AUX_OUT_TIM->CCR1 / (float)PWM_AUX_OUT_TIM->ARR) * 100);
 8003cd0:	4b3c      	ldr	r3, [pc, #240]	; (8003dc4 <FuncMenu_DrawOutputMenu+0x8d0>)
 8003cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cd4:	ee07 3a90 	vmov	s15, r3
 8003cd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cdc:	4b39      	ldr	r3, [pc, #228]	; (8003dc4 <FuncMenu_DrawOutputMenu+0x8d0>)
 8003cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce0:	ee07 3a90 	vmov	s15, r3
 8003ce4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ce8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cec:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003dc8 <FuncMenu_DrawOutputMenu+0x8d4>
 8003cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cf4:	ee17 0a90 	vmov	r0, s15
 8003cf8:	f7fc fc4e 	bl	8000598 <__aeabi_f2d>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	460c      	mov	r4, r1
 8003d00:	f107 0008 	add.w	r0, r7, #8
 8003d04:	e9cd 3400 	strd	r3, r4, [sp]
 8003d08:	4a30      	ldr	r2, [pc, #192]	; (8003dcc <FuncMenu_DrawOutputMenu+0x8d8>)
 8003d0a:	210a      	movs	r1, #10
 8003d0c:	f00e fb34 	bl	8012378 <sniprintf>
					ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d10:	f107 0008 	add.w	r0, r7, #8
 8003d14:	2300      	movs	r3, #0
 8003d16:	9301      	str	r3, [sp, #4]
 8003d18:	2302      	movs	r3, #2
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d20:	2232      	movs	r2, #50	; 0x32
 8003d22:	21dc      	movs	r1, #220	; 0xdc
 8003d24:	f00c ff6c 	bl	8010c00 <ILI9341_Draw_Text>
					if(SM_IsFuncPwmDutyMode())
 8003d28:	f003 fa9a 	bl	8007260 <SM_IsFuncPwmDutyMode>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00b      	beq.n	8003d4a <FuncMenu_DrawOutputMenu+0x856>
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003d32:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003d36:	9301      	str	r3, [sp, #4]
 8003d38:	2302      	movs	r3, #2
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	2232      	movs	r2, #50	; 0x32
 8003d40:	2196      	movs	r1, #150	; 0x96
 8003d42:	4823      	ldr	r0, [pc, #140]	; (8003dd0 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003d44:	f00c ff5c 	bl	8010c00 <ILI9341_Draw_Text>
 8003d48:	e016      	b.n	8003d78 <FuncMenu_DrawOutputMenu+0x884>

					}
					else
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	9301      	str	r3, [sp, #4]
 8003d4e:	2302      	movs	r3, #2
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003d56:	2232      	movs	r2, #50	; 0x32
 8003d58:	2196      	movs	r1, #150	; 0x96
 8003d5a:	481d      	ldr	r0, [pc, #116]	; (8003dd0 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003d5c:	f00c ff50 	bl	8010c00 <ILI9341_Draw_Text>
 8003d60:	e00a      	b.n	8003d78 <FuncMenu_DrawOutputMenu+0x884>
					}
				}
				else
				{
					ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003d62:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003d66:	9301      	str	r3, [sp, #4]
 8003d68:	2302      	movs	r3, #2
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	22d2      	movs	r2, #210	; 0xd2
 8003d70:	21af      	movs	r1, #175	; 0xaf
 8003d72:	4811      	ldr	r0, [pc, #68]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003d74:	f00c ff44 	bl	8010c00 <ILI9341_Draw_Text>
				}

				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003d78:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003d7c:	9301      	str	r3, [sp, #4]
 8003d7e:	2302      	movs	r3, #2
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	2300      	movs	r3, #0
 8003d84:	22d2      	movs	r2, #210	; 0xd2
 8003d86:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003d8a:	480b      	ldr	r0, [pc, #44]	; (8003db8 <FuncMenu_DrawOutputMenu+0x8c4>)
 8003d8c:	f00c ff38 	bl	8010c00 <ILI9341_Draw_Text>

				break;
 8003d90:	bf00      	nop
				//
		}
	}
}
 8003d92:	bf00      	nop
 8003d94:	371c      	adds	r7, #28
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd90      	pop	{r4, r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	08015ea4 	.word	0x08015ea4
 8003da0:	08015eac 	.word	0x08015eac
 8003da4:	08015eb8 	.word	0x08015eb8
 8003da8:	08015ec0 	.word	0x08015ec0
 8003dac:	08015ecc 	.word	0x08015ecc
 8003db0:	08015ed8 	.word	0x08015ed8
 8003db4:	08015ee0 	.word	0x08015ee0
 8003db8:	08015e7c 	.word	0x08015e7c
 8003dbc:	08015ee8 	.word	0x08015ee8
 8003dc0:	08015ef8 	.word	0x08015ef8
 8003dc4:	40000400 	.word	0x40000400
 8003dc8:	42c80000 	.word	0x42c80000
 8003dcc:	08015f00 	.word	0x08015f00
 8003dd0:	08015f08 	.word	0x08015f08

08003dd4 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003dde:	79fb      	ldrb	r3, [r7, #7]
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d007      	beq.n	8003df4 <GainMenu_DrawMenu+0x20>
 8003de4:	2b03      	cmp	r3, #3
 8003de6:	d008      	beq.n	8003dfa <GainMenu_DrawMenu+0x26>
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d000      	beq.n	8003dee <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_Aux_MENU:
			GainMenu_DrawAuxMenu();
			break;

		default:
			break;
 8003dec:	e008      	b.n	8003e00 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 8003dee:	f000 f80b 	bl	8003e08 <GainMenu_DrawMainMenu>
			break;
 8003df2:	e005      	b.n	8003e00 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 8003df4:	f000 f868 	bl	8003ec8 <GainMenu_DrawSignalMenu>
			break;
 8003df8:	e002      	b.n	8003e00 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawAuxMenu();
 8003dfa:	f000 f8af 	bl	8003f5c <GainMenu_DrawAuxMenu>
			break;
 8003dfe:	bf00      	nop

	}
}
 8003e00:	bf00      	nop
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003e0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e12:	9301      	str	r3, [sp, #4]
 8003e14:	2302      	movs	r3, #2
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	220a      	movs	r2, #10
 8003e1c:	210a      	movs	r1, #10
 8003e1e:	4826      	ldr	r0, [pc, #152]	; (8003eb8 <GainMenu_DrawMainMenu+0xb0>)
 8003e20:	f00c feee 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003e24:	f7fd f868 	bl	8000ef8 <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003e28:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003e2c:	9301      	str	r3, [sp, #4]
 8003e2e:	2302      	movs	r3, #2
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	2300      	movs	r3, #0
 8003e34:	22d2      	movs	r2, #210	; 0xd2
 8003e36:	2105      	movs	r1, #5
 8003e38:	4820      	ldr	r0, [pc, #128]	; (8003ebc <GainMenu_DrawMainMenu+0xb4>)
 8003e3a:	f00c fee1 	bl	8010c00 <ILI9341_Draw_Text>

	eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8003e3e:	2001      	movs	r0, #1
 8003e40:	f002 ff0c 	bl	8006c5c <SM_GetOutputChannel>
 8003e44:	4603      	mov	r3, r0
 8003e46:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	71fb      	strb	r3, [r7, #7]
	if(aux_output_func == PWM_FUNC_MODE)
 8003e4e:	79fb      	ldrb	r3, [r7, #7]
 8003e50:	2b06      	cmp	r3, #6
 8003e52:	d10b      	bne.n	8003e6c <GainMenu_DrawMainMenu+0x64>
	{
		ILI9341_Draw_Text("    ",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003e54:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003e58:	9301      	str	r3, [sp, #4]
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	2300      	movs	r3, #0
 8003e60:	22d2      	movs	r2, #210	; 0xd2
 8003e62:	2164      	movs	r1, #100	; 0x64
 8003e64:	4816      	ldr	r0, [pc, #88]	; (8003ec0 <GainMenu_DrawMainMenu+0xb8>)
 8003e66:	f00c fecb 	bl	8010c00 <ILI9341_Draw_Text>
 8003e6a:	e00a      	b.n	8003e82 <GainMenu_DrawMainMenu+0x7a>
	}
	else
	{
		ILI9341_Draw_Text("AUX",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003e6c:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	2302      	movs	r3, #2
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	2300      	movs	r3, #0
 8003e78:	22d2      	movs	r2, #210	; 0xd2
 8003e7a:	2164      	movs	r1, #100	; 0x64
 8003e7c:	4811      	ldr	r0, [pc, #68]	; (8003ec4 <GainMenu_DrawMainMenu+0xbc>)
 8003e7e:	f00c febf 	bl	8010c00 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003e82:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	2302      	movs	r3, #2
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	22d2      	movs	r2, #210	; 0xd2
 8003e90:	21af      	movs	r1, #175	; 0xaf
 8003e92:	480b      	ldr	r0, [pc, #44]	; (8003ec0 <GainMenu_DrawMainMenu+0xb8>)
 8003e94:	f00c feb4 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003e98:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003e9c:	9301      	str	r3, [sp, #4]
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	22d2      	movs	r2, #210	; 0xd2
 8003ea6:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003eaa:	4805      	ldr	r0, [pc, #20]	; (8003ec0 <GainMenu_DrawMainMenu+0xb8>)
 8003eac:	f00c fea8 	bl	8010c00 <ILI9341_Draw_Text>
}
 8003eb0:	bf00      	nop
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	08015f10 	.word	0x08015f10
 8003ebc:	08015f1c 	.word	0x08015f1c
 8003ec0:	08015f24 	.word	0x08015f24
 8003ec4:	08015f2c 	.word	0x08015f2c

08003ec8 <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003ece:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ed2:	9301      	str	r3, [sp, #4]
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	2300      	movs	r3, #0
 8003eda:	220a      	movs	r2, #10
 8003edc:	210a      	movs	r1, #10
 8003ede:	481a      	ldr	r0, [pc, #104]	; (8003f48 <GainMenu_DrawSignalMenu+0x80>)
 8003ee0:	f00c fe8e 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003ee4:	f7fd f808 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("1.8V", 15,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003ee8:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003eec:	9301      	str	r3, [sp, #4]
 8003eee:	2302      	movs	r3, #2
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	22d2      	movs	r2, #210	; 0xd2
 8003ef6:	210f      	movs	r1, #15
 8003ef8:	4814      	ldr	r0, [pc, #80]	; (8003f4c <GainMenu_DrawSignalMenu+0x84>)
 8003efa:	f00c fe81 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("3.3V", 97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003efe:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003f02:	9301      	str	r3, [sp, #4]
 8003f04:	2302      	movs	r3, #2
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	2300      	movs	r3, #0
 8003f0a:	22d2      	movs	r2, #210	; 0xd2
 8003f0c:	2161      	movs	r1, #97	; 0x61
 8003f0e:	4810      	ldr	r0, [pc, #64]	; (8003f50 <GainMenu_DrawSignalMenu+0x88>)
 8003f10:	f00c fe76 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("5V",  190, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003f14:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003f18:	9301      	str	r3, [sp, #4]
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	2300      	movs	r3, #0
 8003f20:	22d2      	movs	r2, #210	; 0xd2
 8003f22:	21be      	movs	r1, #190	; 0xbe
 8003f24:	480b      	ldr	r0, [pc, #44]	; (8003f54 <GainMenu_DrawSignalMenu+0x8c>)
 8003f26:	f00c fe6b 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("9V", 265, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003f2a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003f2e:	9301      	str	r3, [sp, #4]
 8003f30:	2302      	movs	r3, #2
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	2300      	movs	r3, #0
 8003f36:	22d2      	movs	r2, #210	; 0xd2
 8003f38:	f240 1109 	movw	r1, #265	; 0x109
 8003f3c:	4806      	ldr	r0, [pc, #24]	; (8003f58 <GainMenu_DrawSignalMenu+0x90>)
 8003f3e:	f00c fe5f 	bl	8010c00 <ILI9341_Draw_Text>
}
 8003f42:	bf00      	nop
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	08015f30 	.word	0x08015f30
 8003f4c:	08015f40 	.word	0x08015f40
 8003f50:	08015f48 	.word	0x08015f48
 8003f54:	08015f50 	.word	0x08015f50
 8003f58:	08015f54 	.word	0x08015f54

08003f5c <GainMenu_DrawAuxMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawAuxMenu()
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->Aux", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003f62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f66:	9301      	str	r3, [sp, #4]
 8003f68:	2302      	movs	r3, #2
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	220a      	movs	r2, #10
 8003f70:	210a      	movs	r1, #10
 8003f72:	4804      	ldr	r0, [pc, #16]	; (8003f84 <GainMenu_DrawAuxMenu+0x28>)
 8003f74:	f00c fe44 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003f78:	f7fc ffbe 	bl	8000ef8 <DM_DisplayFormattedOutput>
}
 8003f7c:	bf00      	nop
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	08015f58 	.word	0x08015f58

08003f88 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003f92:	79fb      	ldrb	r3, [r7, #7]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d007      	beq.n	8003fa8 <ToplevelMenu_DrawMenu+0x20>
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d008      	beq.n	8003fae <ToplevelMenu_DrawMenu+0x26>
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d000      	beq.n	8003fa2 <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003fa0:	e008      	b.n	8003fb4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003fa2:	f000 f80b 	bl	8003fbc <ToplevelMenu_DrawMainMenu>
			break;
 8003fa6:	e005      	b.n	8003fb4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003fa8:	f000 f844 	bl	8004034 <ToplevelMenu_DrawOutputMenu>
			break;
 8003fac:	e002      	b.n	8003fb4 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003fae:	f000 f88b 	bl	80040c8 <ToplevelMenu_DrawInputMenu>
			break;
 8003fb2:	bf00      	nop

	}
}
 8003fb4:	bf00      	nop
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af02      	add	r7, sp, #8
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003fc2:	f7fc ff99 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003fc6:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003fca:	9301      	str	r3, [sp, #4]
 8003fcc:	2302      	movs	r3, #2
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	22d2      	movs	r2, #210	; 0xd2
 8003fd4:	2106      	movs	r1, #6
 8003fd6:	4814      	ldr	r0, [pc, #80]	; (8004028 <ToplevelMenu_DrawMainMenu+0x6c>)
 8003fd8:	f00c fe12 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003fdc:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003fe0:	9301      	str	r3, [sp, #4]
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	22d2      	movs	r2, #210	; 0xd2
 8003fea:	215d      	movs	r1, #93	; 0x5d
 8003fec:	480f      	ldr	r0, [pc, #60]	; (800402c <ToplevelMenu_DrawMainMenu+0x70>)
 8003fee:	f00c fe07 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003ff2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003ff6:	9301      	str	r3, [sp, #4]
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	9300      	str	r3, [sp, #0]
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	22d2      	movs	r2, #210	; 0xd2
 8004000:	21af      	movs	r1, #175	; 0xaf
 8004002:	480b      	ldr	r0, [pc, #44]	; (8004030 <ToplevelMenu_DrawMainMenu+0x74>)
 8004004:	f00c fdfc 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8004008:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800400c:	9301      	str	r3, [sp, #4]
 800400e:	2302      	movs	r3, #2
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	2300      	movs	r3, #0
 8004014:	22d2      	movs	r2, #210	; 0xd2
 8004016:	f44f 7182 	mov.w	r1, #260	; 0x104
 800401a:	4805      	ldr	r0, [pc, #20]	; (8004030 <ToplevelMenu_DrawMainMenu+0x74>)
 800401c:	f00c fdf0 	bl	8010c00 <ILI9341_Draw_Text>


}
 8004020:	bf00      	nop
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	08015f68 	.word	0x08015f68
 800402c:	08015f70 	.word	0x08015f70
 8004030:	08015f78 	.word	0x08015f78

08004034 <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800403a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800403e:	9301      	str	r3, [sp, #4]
 8004040:	2302      	movs	r3, #2
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	2300      	movs	r3, #0
 8004046:	220a      	movs	r2, #10
 8004048:	210a      	movs	r1, #10
 800404a:	481a      	ldr	r0, [pc, #104]	; (80040b4 <ToplevelMenu_DrawOutputMenu+0x80>)
 800404c:	f00c fdd8 	bl	8010c00 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8004050:	f7fc ff52 	bl	8000ef8 <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 15,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8004054:	f240 23fd 	movw	r3, #765	; 0x2fd
 8004058:	9301      	str	r3, [sp, #4]
 800405a:	2302      	movs	r3, #2
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	2300      	movs	r3, #0
 8004060:	22d2      	movs	r2, #210	; 0xd2
 8004062:	210f      	movs	r1, #15
 8004064:	4814      	ldr	r0, [pc, #80]	; (80040b8 <ToplevelMenu_DrawOutputMenu+0x84>)
 8004066:	f00c fdcb 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 98,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800406a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800406e:	9301      	str	r3, [sp, #4]
 8004070:	2302      	movs	r3, #2
 8004072:	9300      	str	r3, [sp, #0]
 8004074:	2300      	movs	r3, #0
 8004076:	22d2      	movs	r2, #210	; 0xd2
 8004078:	2162      	movs	r1, #98	; 0x62
 800407a:	4810      	ldr	r0, [pc, #64]	; (80040bc <ToplevelMenu_DrawOutputMenu+0x88>)
 800407c:	f00c fdc0 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8004080:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004084:	9301      	str	r3, [sp, #4]
 8004086:	2302      	movs	r3, #2
 8004088:	9300      	str	r3, [sp, #0]
 800408a:	2300      	movs	r3, #0
 800408c:	22d2      	movs	r2, #210	; 0xd2
 800408e:	21b0      	movs	r1, #176	; 0xb0
 8004090:	480b      	ldr	r0, [pc, #44]	; (80040c0 <ToplevelMenu_DrawOutputMenu+0x8c>)
 8004092:	f00c fdb5 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8004096:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800409a:	9301      	str	r3, [sp, #4]
 800409c:	2302      	movs	r3, #2
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	2300      	movs	r3, #0
 80040a2:	22d2      	movs	r2, #210	; 0xd2
 80040a4:	21f5      	movs	r1, #245	; 0xf5
 80040a6:	4807      	ldr	r0, [pc, #28]	; (80040c4 <ToplevelMenu_DrawOutputMenu+0x90>)
 80040a8:	f00c fdaa 	bl	8010c00 <ILI9341_Draw_Text>
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	08015f80 	.word	0x08015f80
 80040b8:	08015f88 	.word	0x08015f88
 80040bc:	08015f90 	.word	0x08015f90
 80040c0:	08015f98 	.word	0x08015f98
 80040c4:	08015fa0 	.word	0x08015fa0

080040c8 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b088      	sub	sp, #32
 80040cc:	af02      	add	r7, sp, #8

	DM_DisplayInputTriggerStatus();
 80040ce:	f7fc ff33 	bl	8000f38 <DM_DisplayInputTriggerStatus>

	//
	// BREADCRUMB TRAIL
	//
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80040d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80040d6:	9301      	str	r3, [sp, #4]
 80040d8:	2302      	movs	r3, #2
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	2300      	movs	r3, #0
 80040de:	220a      	movs	r2, #10
 80040e0:	210a      	movs	r1, #10
 80040e2:	48c5      	ldr	r0, [pc, #788]	; (80043f8 <ToplevelMenu_DrawInputMenu+0x330>)
 80040e4:	f00c fd8c 	bl	8010c00 <ILI9341_Draw_Text>

	//
	// TRIGGER SETTINGS DISPLAY
	//
	ILI9341_Draw_Text("TRIGGER:", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80040e8:	2300      	movs	r3, #0
 80040ea:	9301      	str	r3, [sp, #4]
 80040ec:	2302      	movs	r3, #2
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80040f4:	2232      	movs	r2, #50	; 0x32
 80040f6:	210a      	movs	r1, #10
 80040f8:	48c0      	ldr	r0, [pc, #768]	; (80043fc <ToplevelMenu_DrawInputMenu+0x334>)
 80040fa:	f00c fd81 	bl	8010c00 <ILI9341_Draw_Text>
	if(IT_GetTriggerStatus())
 80040fe:	f002 fc7d 	bl	80069fc <IT_GetTriggerStatus>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d016      	beq.n	8004136 <ToplevelMenu_DrawInputMenu+0x6e>
	{
		ILI9341_Draw_Text("ON", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004108:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	2302      	movs	r3, #2
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2300      	movs	r3, #0
 8004114:	2232      	movs	r2, #50	; 0x32
 8004116:	2196      	movs	r1, #150	; 0x96
 8004118:	48b9      	ldr	r0, [pc, #740]	; (8004400 <ToplevelMenu_DrawInputMenu+0x338>)
 800411a:	f00c fd71 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800411e:	2300      	movs	r3, #0
 8004120:	9301      	str	r3, [sp, #4]
 8004122:	2302      	movs	r3, #2
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800412a:	2232      	movs	r2, #50	; 0x32
 800412c:	21c8      	movs	r1, #200	; 0xc8
 800412e:	48b5      	ldr	r0, [pc, #724]	; (8004404 <ToplevelMenu_DrawInputMenu+0x33c>)
 8004130:	f00c fd66 	bl	8010c00 <ILI9341_Draw_Text>
 8004134:	e015      	b.n	8004162 <ToplevelMenu_DrawInputMenu+0x9a>
	}
	else
	{
		ILI9341_Draw_Text("ON", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004136:	2300      	movs	r3, #0
 8004138:	9301      	str	r3, [sp, #4]
 800413a:	2302      	movs	r3, #2
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004142:	2232      	movs	r2, #50	; 0x32
 8004144:	2196      	movs	r1, #150	; 0x96
 8004146:	48ae      	ldr	r0, [pc, #696]	; (8004400 <ToplevelMenu_DrawInputMenu+0x338>)
 8004148:	f00c fd5a 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("OFF", 	200, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800414c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004150:	9301      	str	r3, [sp, #4]
 8004152:	2302      	movs	r3, #2
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	2300      	movs	r3, #0
 8004158:	2232      	movs	r2, #50	; 0x32
 800415a:	21c8      	movs	r1, #200	; 0xc8
 800415c:	48a9      	ldr	r0, [pc, #676]	; (8004404 <ToplevelMenu_DrawInputMenu+0x33c>)
 800415e:	f00c fd4f 	bl	8010c00 <ILI9341_Draw_Text>
	}

	//
	// MODE SETTINGS DISPLAY
	//
	ILI9341_Draw_Text("MODE:", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004162:	2300      	movs	r3, #0
 8004164:	9301      	str	r3, [sp, #4]
 8004166:	2302      	movs	r3, #2
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800416e:	2246      	movs	r2, #70	; 0x46
 8004170:	210a      	movs	r1, #10
 8004172:	48a5      	ldr	r0, [pc, #660]	; (8004408 <ToplevelMenu_DrawInputMenu+0x340>)
 8004174:	f00c fd44 	bl	8010c00 <ILI9341_Draw_Text>
	if(IT_GetActiveTriggerMode() == INPUT_TIMER_TIM)
 8004178:	f002 fc24 	bl	80069c4 <IT_GetActiveTriggerMode>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d122      	bne.n	80041c8 <ToplevelMenu_DrawInputMenu+0x100>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004182:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004186:	9301      	str	r3, [sp, #4]
 8004188:	2302      	movs	r3, #2
 800418a:	9300      	str	r3, [sp, #0]
 800418c:	2300      	movs	r3, #0
 800418e:	2246      	movs	r2, #70	; 0x46
 8004190:	2196      	movs	r1, #150	; 0x96
 8004192:	489e      	ldr	r0, [pc, #632]	; (800440c <ToplevelMenu_DrawInputMenu+0x344>)
 8004194:	f00c fd34 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004198:	2300      	movs	r3, #0
 800419a:	9301      	str	r3, [sp, #4]
 800419c:	2302      	movs	r3, #2
 800419e:	9300      	str	r3, [sp, #0]
 80041a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80041a4:	2246      	movs	r2, #70	; 0x46
 80041a6:	21c8      	movs	r1, #200	; 0xc8
 80041a8:	4899      	ldr	r0, [pc, #612]	; (8004410 <ToplevelMenu_DrawInputMenu+0x348>)
 80041aa:	f00c fd29 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80041ae:	2300      	movs	r3, #0
 80041b0:	9301      	str	r3, [sp, #4]
 80041b2:	2302      	movs	r3, #2
 80041b4:	9300      	str	r3, [sp, #0]
 80041b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80041ba:	2246      	movs	r2, #70	; 0x46
 80041bc:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80041c0:	4894      	ldr	r0, [pc, #592]	; (8004414 <ToplevelMenu_DrawInputMenu+0x34c>)
 80041c2:	f00c fd1d 	bl	8010c00 <ILI9341_Draw_Text>
 80041c6:	e04e      	b.n	8004266 <ToplevelMenu_DrawInputMenu+0x19e>


	}
	else if(IT_GetActiveTriggerMode() == INPUT_TIMER_COMP)
 80041c8:	f002 fbfc 	bl	80069c4 <IT_GetActiveTriggerMode>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d122      	bne.n	8004218 <ToplevelMenu_DrawInputMenu+0x150>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80041d2:	2300      	movs	r3, #0
 80041d4:	9301      	str	r3, [sp, #4]
 80041d6:	2302      	movs	r3, #2
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80041de:	2246      	movs	r2, #70	; 0x46
 80041e0:	2196      	movs	r1, #150	; 0x96
 80041e2:	488a      	ldr	r0, [pc, #552]	; (800440c <ToplevelMenu_DrawInputMenu+0x344>)
 80041e4:	f00c fd0c 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80041e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	2302      	movs	r3, #2
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	2300      	movs	r3, #0
 80041f4:	2246      	movs	r2, #70	; 0x46
 80041f6:	21c8      	movs	r1, #200	; 0xc8
 80041f8:	4885      	ldr	r0, [pc, #532]	; (8004410 <ToplevelMenu_DrawInputMenu+0x348>)
 80041fa:	f00c fd01 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80041fe:	2300      	movs	r3, #0
 8004200:	9301      	str	r3, [sp, #4]
 8004202:	2302      	movs	r3, #2
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800420a:	2246      	movs	r2, #70	; 0x46
 800420c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8004210:	4880      	ldr	r0, [pc, #512]	; (8004414 <ToplevelMenu_DrawInputMenu+0x34c>)
 8004212:	f00c fcf5 	bl	8010c00 <ILI9341_Draw_Text>
 8004216:	e026      	b.n	8004266 <ToplevelMenu_DrawInputMenu+0x19e>


	}
	else if(IT_GetActiveTriggerMode() == INPUT_TIMER_ADC)
 8004218:	f002 fbd4 	bl	80069c4 <IT_GetActiveTriggerMode>
 800421c:	4603      	mov	r3, r0
 800421e:	2b02      	cmp	r3, #2
 8004220:	d121      	bne.n	8004266 <ToplevelMenu_DrawInputMenu+0x19e>
	{
		ILI9341_Draw_Text("TIM", 	150, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004222:	2300      	movs	r3, #0
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	2302      	movs	r3, #2
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800422e:	2246      	movs	r2, #70	; 0x46
 8004230:	2196      	movs	r1, #150	; 0x96
 8004232:	4876      	ldr	r0, [pc, #472]	; (800440c <ToplevelMenu_DrawInputMenu+0x344>)
 8004234:	f00c fce4 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("COMP", 	200, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004238:	2300      	movs	r3, #0
 800423a:	9301      	str	r3, [sp, #4]
 800423c:	2302      	movs	r3, #2
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004244:	2246      	movs	r2, #70	; 0x46
 8004246:	21c8      	movs	r1, #200	; 0xc8
 8004248:	4871      	ldr	r0, [pc, #452]	; (8004410 <ToplevelMenu_DrawInputMenu+0x348>)
 800424a:	f00c fcd9 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("ADC", 	270, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800424e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004252:	9301      	str	r3, [sp, #4]
 8004254:	2302      	movs	r3, #2
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	2300      	movs	r3, #0
 800425a:	2246      	movs	r2, #70	; 0x46
 800425c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8004260:	486c      	ldr	r0, [pc, #432]	; (8004414 <ToplevelMenu_DrawInputMenu+0x34c>)
 8004262:	f00c fccd 	bl	8010c00 <ILI9341_Draw_Text>
	}

	//
	// LFO/COMPVOLT MODE DISPLAY
	//
	if(IT_GetActiveTriggerMode() == INPUT_TIMER_TIM)
 8004266:	f002 fbad 	bl	80069c4 <IT_GetActiveTriggerMode>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d141      	bne.n	80042f4 <ToplevelMenu_DrawInputMenu+0x22c>
	{
		ILI9341_Draw_Text("LF MODE:", 	10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004270:	2300      	movs	r3, #0
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	2302      	movs	r3, #2
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800427c:	225a      	movs	r2, #90	; 0x5a
 800427e:	210a      	movs	r1, #10
 8004280:	4865      	ldr	r0, [pc, #404]	; (8004418 <ToplevelMenu_DrawInputMenu+0x350>)
 8004282:	f00c fcbd 	bl	8010c00 <ILI9341_Draw_Text>
		if(INPUT_TIMER->PSC > 128)
 8004286:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800428a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800428c:	2b80      	cmp	r3, #128	; 0x80
 800428e:	d916      	bls.n	80042be <ToplevelMenu_DrawInputMenu+0x1f6>
		{
			ILI9341_Draw_Text("ON", 	150, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004290:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004294:	9301      	str	r3, [sp, #4]
 8004296:	2302      	movs	r3, #2
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	2300      	movs	r3, #0
 800429c:	225a      	movs	r2, #90	; 0x5a
 800429e:	2196      	movs	r1, #150	; 0x96
 80042a0:	4857      	ldr	r0, [pc, #348]	; (8004400 <ToplevelMenu_DrawInputMenu+0x338>)
 80042a2:	f00c fcad 	bl	8010c00 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("OFF", 	200, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80042a6:	2300      	movs	r3, #0
 80042a8:	9301      	str	r3, [sp, #4]
 80042aa:	2302      	movs	r3, #2
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80042b2:	225a      	movs	r2, #90	; 0x5a
 80042b4:	21c8      	movs	r1, #200	; 0xc8
 80042b6:	4853      	ldr	r0, [pc, #332]	; (8004404 <ToplevelMenu_DrawInputMenu+0x33c>)
 80042b8:	f00c fca2 	bl	8010c00 <ILI9341_Draw_Text>
 80042bc:	e015      	b.n	80042ea <ToplevelMenu_DrawInputMenu+0x222>
		}
		else
		{
			ILI9341_Draw_Text("ON", 	150, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80042be:	2300      	movs	r3, #0
 80042c0:	9301      	str	r3, [sp, #4]
 80042c2:	2302      	movs	r3, #2
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80042ca:	225a      	movs	r2, #90	; 0x5a
 80042cc:	2196      	movs	r1, #150	; 0x96
 80042ce:	484c      	ldr	r0, [pc, #304]	; (8004400 <ToplevelMenu_DrawInputMenu+0x338>)
 80042d0:	f00c fc96 	bl	8010c00 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("OFF", 	200, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80042d4:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80042d8:	9301      	str	r3, [sp, #4]
 80042da:	2302      	movs	r3, #2
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	2300      	movs	r3, #0
 80042e0:	225a      	movs	r2, #90	; 0x5a
 80042e2:	21c8      	movs	r1, #200	; 0xc8
 80042e4:	4847      	ldr	r0, [pc, #284]	; (8004404 <ToplevelMenu_DrawInputMenu+0x33c>)
 80042e6:	f00c fc8b 	bl	8010c00 <ILI9341_Draw_Text>
		}

		DM_DisplayInputTriggerTimerHertz(200, 17);
 80042ea:	2111      	movs	r1, #17
 80042ec:	20c8      	movs	r0, #200	; 0xc8
 80042ee:	f7fc fea9 	bl	8001044 <DM_DisplayInputTriggerTimerHertz>
 80042f2:	e038      	b.n	8004366 <ToplevelMenu_DrawInputMenu+0x29e>
	}
	else if(IT_GetActiveTriggerMode() == INPUT_TIMER_COMP)
 80042f4:	f002 fb66 	bl	80069c4 <IT_GetActiveTriggerMode>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d128      	bne.n	8004350 <ToplevelMenu_DrawInputMenu+0x288>
	{
		char comp_text[20] = "";
 80042fe:	2300      	movs	r3, #0
 8004300:	607b      	str	r3, [r7, #4]
 8004302:	f107 0308 	add.w	r3, r7, #8
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	605a      	str	r2, [r3, #4]
 800430c:	609a      	str	r2, [r3, #8]
 800430e:	60da      	str	r2, [r3, #12]
		snprintf(comp_text, sizeof(comp_text), "%lu V", HAL_COMP_GetOutputLevel(&hcomp1));
 8004310:	4842      	ldr	r0, [pc, #264]	; (800441c <ToplevelMenu_DrawInputMenu+0x354>)
 8004312:	f006 ffd1 	bl	800b2b8 <HAL_COMP_GetOutputLevel>
 8004316:	4603      	mov	r3, r0
 8004318:	1d38      	adds	r0, r7, #4
 800431a:	4a41      	ldr	r2, [pc, #260]	; (8004420 <ToplevelMenu_DrawInputMenu+0x358>)
 800431c:	2114      	movs	r1, #20
 800431e:	f00e f82b 	bl	8012378 <sniprintf>
		ILI9341_Draw_Text(comp_text, 150, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8004322:	1d38      	adds	r0, r7, #4
 8004324:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8004328:	9301      	str	r3, [sp, #4]
 800432a:	2302      	movs	r3, #2
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	2300      	movs	r3, #0
 8004330:	225a      	movs	r2, #90	; 0x5a
 8004332:	2196      	movs	r1, #150	; 0x96
 8004334:	f00c fc64 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("                ", 	200, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004338:	2300      	movs	r3, #0
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	2302      	movs	r3, #2
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8004344:	225a      	movs	r2, #90	; 0x5a
 8004346:	21c8      	movs	r1, #200	; 0xc8
 8004348:	4836      	ldr	r0, [pc, #216]	; (8004424 <ToplevelMenu_DrawInputMenu+0x35c>)
 800434a:	f00c fc59 	bl	8010c00 <ILI9341_Draw_Text>
 800434e:	e00a      	b.n	8004366 <ToplevelMenu_DrawInputMenu+0x29e>
	}
	else
	{
		ILI9341_Draw_Text("                                    ", 	10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8004350:	2300      	movs	r3, #0
 8004352:	9301      	str	r3, [sp, #4]
 8004354:	2302      	movs	r3, #2
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800435c:	225a      	movs	r2, #90	; 0x5a
 800435e:	210a      	movs	r1, #10
 8004360:	4831      	ldr	r0, [pc, #196]	; (8004428 <ToplevelMenu_DrawInputMenu+0x360>)
 8004362:	f00c fc4d 	bl	8010c00 <ILI9341_Draw_Text>
	}

	//
	// MENU BUTTON DISPLAY
	//
	ILI9341_Draw_Text("ON/", 	20, 	204, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8004366:	f240 23fd 	movw	r3, #765	; 0x2fd
 800436a:	9301      	str	r3, [sp, #4]
 800436c:	2302      	movs	r3, #2
 800436e:	9300      	str	r3, [sp, #0]
 8004370:	2300      	movs	r3, #0
 8004372:	22cc      	movs	r2, #204	; 0xcc
 8004374:	2114      	movs	r1, #20
 8004376:	482d      	ldr	r0, [pc, #180]	; (800442c <ToplevelMenu_DrawInputMenu+0x364>)
 8004378:	f00c fc42 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFF ",	20, 	222, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800437c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8004380:	9301      	str	r3, [sp, #4]
 8004382:	2302      	movs	r3, #2
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	2300      	movs	r3, #0
 8004388:	22de      	movs	r2, #222	; 0xde
 800438a:	2114      	movs	r1, #20
 800438c:	4828      	ldr	r0, [pc, #160]	; (8004430 <ToplevelMenu_DrawInputMenu+0x368>)
 800438e:	f00c fc37 	bl	8010c00 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	104,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8004392:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8004396:	9301      	str	r3, [sp, #4]
 8004398:	2302      	movs	r3, #2
 800439a:	9300      	str	r3, [sp, #0]
 800439c:	2300      	movs	r3, #0
 800439e:	22cc      	movs	r2, #204	; 0xcc
 80043a0:	2168      	movs	r1, #104	; 0x68
 80043a2:	4824      	ldr	r0, [pc, #144]	; (8004434 <ToplevelMenu_DrawInputMenu+0x36c>)
 80043a4:	f00c fc2c 	bl	8010c00 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	97, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80043a8:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80043ac:	9301      	str	r3, [sp, #4]
 80043ae:	2302      	movs	r3, #2
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	2300      	movs	r3, #0
 80043b4:	22de      	movs	r2, #222	; 0xde
 80043b6:	2161      	movs	r1, #97	; 0x61
 80043b8:	481f      	ldr	r0, [pc, #124]	; (8004438 <ToplevelMenu_DrawInputMenu+0x370>)
 80043ba:	f00c fc21 	bl	8010c00 <ILI9341_Draw_Text>

	if(IT_GetActiveTriggerMode() == INPUT_TIMER_TIM)
 80043be:	f002 fb01 	bl	80069c4 <IT_GetActiveTriggerMode>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d13b      	bne.n	8004440 <ToplevelMenu_DrawInputMenu+0x378>
	{
		// draw additional "LFO Mode" menu option
		ILI9341_Draw_Text("LF", 	190,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80043c8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80043cc:	9301      	str	r3, [sp, #4]
 80043ce:	2302      	movs	r3, #2
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	2300      	movs	r3, #0
 80043d4:	22cc      	movs	r2, #204	; 0xcc
 80043d6:	21be      	movs	r1, #190	; 0xbe
 80043d8:	4818      	ldr	r0, [pc, #96]	; (800443c <ToplevelMenu_DrawInputMenu+0x374>)
 80043da:	f00c fc11 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("MODE",	175, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80043de:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80043e2:	9301      	str	r3, [sp, #4]
 80043e4:	2302      	movs	r3, #2
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	2300      	movs	r3, #0
 80043ea:	22de      	movs	r2, #222	; 0xde
 80043ec:	21af      	movs	r1, #175	; 0xaf
 80043ee:	4812      	ldr	r0, [pc, #72]	; (8004438 <ToplevelMenu_DrawInputMenu+0x370>)
 80043f0:	f00c fc06 	bl	8010c00 <ILI9341_Draw_Text>

/*
	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
*/
}
 80043f4:	e03a      	b.n	800446c <ToplevelMenu_DrawInputMenu+0x3a4>
 80043f6:	bf00      	nop
 80043f8:	08015fa8 	.word	0x08015fa8
 80043fc:	08015fb0 	.word	0x08015fb0
 8004400:	08015fbc 	.word	0x08015fbc
 8004404:	08015fc0 	.word	0x08015fc0
 8004408:	08015fc4 	.word	0x08015fc4
 800440c:	08015fcc 	.word	0x08015fcc
 8004410:	08015fd0 	.word	0x08015fd0
 8004414:	08015fd8 	.word	0x08015fd8
 8004418:	08015fdc 	.word	0x08015fdc
 800441c:	200028fc 	.word	0x200028fc
 8004420:	08015fe8 	.word	0x08015fe8
 8004424:	08015ff0 	.word	0x08015ff0
 8004428:	08016004 	.word	0x08016004
 800442c:	0801602c 	.word	0x0801602c
 8004430:	08016030 	.word	0x08016030
 8004434:	08016038 	.word	0x08016038
 8004438:	0801603c 	.word	0x0801603c
 800443c:	08016044 	.word	0x08016044
		ILI9341_Draw_Text("   ", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8004440:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004444:	9301      	str	r3, [sp, #4]
 8004446:	2302      	movs	r3, #2
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	2300      	movs	r3, #0
 800444c:	22cc      	movs	r2, #204	; 0xcc
 800444e:	21b7      	movs	r1, #183	; 0xb7
 8004450:	4808      	ldr	r0, [pc, #32]	; (8004474 <ToplevelMenu_DrawInputMenu+0x3ac>)
 8004452:	f00c fbd5 	bl	8010c00 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("    ",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8004456:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800445a:	9301      	str	r3, [sp, #4]
 800445c:	2302      	movs	r3, #2
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	2300      	movs	r3, #0
 8004462:	22de      	movs	r2, #222	; 0xde
 8004464:	21ad      	movs	r1, #173	; 0xad
 8004466:	4804      	ldr	r0, [pc, #16]	; (8004478 <ToplevelMenu_DrawInputMenu+0x3b0>)
 8004468:	f00c fbca 	bl	8010c00 <ILI9341_Draw_Text>
}
 800446c:	bf00      	nop
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	08016048 	.word	0x08016048
 8004478:	08015f78 	.word	0x08015f78

0800447c <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004480:	f7fd f9ee 	bl	8001860 <DM_RefreshScreen>

	_setBiasMenuStatus(ENABLE_BIAS_MENU);
 8004484:	2001      	movs	r0, #1
 8004486:	f000 f875 	bl	8004574 <_setBiasMenuStatus>

	ENCODER_TIMER->ARR = BIAS_MAX;
 800448a:	4b08      	ldr	r3, [pc, #32]	; (80044ac <BiasMenuEntryHandler+0x30>)
 800448c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004490:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8004492:	f001 f9f3 	bl	800587c <BO_GetDcBiasEncoderValue>
 8004496:	4603      	mov	r3, r0
 8004498:	461a      	mov	r2, r3
 800449a:	4b04      	ldr	r3, [pc, #16]	; (80044ac <BiasMenuEntryHandler+0x30>)
 800449c:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 800449e:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <BiasMenuEntryHandler+0x34>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 80044a4:	230f      	movs	r3, #15
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40012c00 	.word	0x40012c00
 80044b0:	200020d7 	.word	0x200020d7

080044b4 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler(eSystemEvent pEvent)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuInputHandler Event captured\n");
	#endif


	switch(pEvent)
 80044be:	79fb      	ldrb	r3, [r7, #7]
 80044c0:	3b01      	subs	r3, #1
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	d82d      	bhi.n	8004522 <BiasMenuInputHandler+0x6e>
 80044c6:	a201      	add	r2, pc, #4	; (adr r2, 80044cc <BiasMenuInputHandler+0x18>)
 80044c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044cc:	080044f1 	.word	0x080044f1
 80044d0:	08004503 	.word	0x08004503
 80044d4:	08004511 	.word	0x08004511
 80044d8:	08004523 	.word	0x08004523
 80044dc:	080044e1 	.word	0x080044e1
	{
		case evEncoderSet:
			BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80044e0:	2000      	movs	r0, #0
 80044e2:	f002 fe37 	bl	8007154 <SM_GetEncoderValue>
 80044e6:	4603      	mov	r3, r0
 80044e8:	4618      	mov	r0, r3
 80044ea:	f001 f9d3 	bl	8005894 <BO_MapEncoderPositionToSignalOutput>
			break;
 80044ee:	e019      	b.n	8004524 <BiasMenuInputHandler+0x70>
		case evBlueBtn:
			BO_MapEncoderPositionToSignalOutput(BIAS_MAX);
 80044f0:	f44f 7048 	mov.w	r0, #800	; 0x320
 80044f4:	f001 f9ce 	bl	8005894 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = BIAS_MAX;
 80044f8:	4b0e      	ldr	r3, [pc, #56]	; (8004534 <BiasMenuInputHandler+0x80>)
 80044fa:	f44f 7248 	mov.w	r2, #800	; 0x320
 80044fe:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8004500:	e010      	b.n	8004524 <BiasMenuInputHandler+0x70>
		case evGreenBtn:
			BO_MapEncoderPositionToSignalOutput(10);
 8004502:	200a      	movs	r0, #10
 8004504:	f001 f9c6 	bl	8005894 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = 10;
 8004508:	4b0a      	ldr	r3, [pc, #40]	; (8004534 <BiasMenuInputHandler+0x80>)
 800450a:	220a      	movs	r2, #10
 800450c:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 800450e:	e009      	b.n	8004524 <BiasMenuInputHandler+0x70>
		case evYellowBtn:
			// jump to zero crossing point
			BO_MapEncoderPositionToSignalOutput(BIAS_CENTER);
 8004510:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004514:	f001 f9be 	bl	8005894 <BO_MapEncoderPositionToSignalOutput>
			ENCODER_TIMER->CNT = BIAS_CENTER;
 8004518:	4b06      	ldr	r3, [pc, #24]	; (8004534 <BiasMenuInputHandler+0x80>)
 800451a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800451e:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8004520:	e000      	b.n	8004524 <BiasMenuInputHandler+0x70>

		default:
			break;
 8004522:	bf00      	nop
	}


	eNewEvent = evIdle;
 8004524:	4b04      	ldr	r3, [pc, #16]	; (8004538 <BiasMenuInputHandler+0x84>)
 8004526:	2200      	movs	r2, #0
 8004528:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 800452a:	230f      	movs	r3, #15
}
 800452c:	4618      	mov	r0, r3
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40012c00 	.word	0x40012c00
 8004538:	200020d7 	.word	0x200020d7

0800453c <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuExitHandler Event captured\n");
	#endif

	// disable the menu
	_setBiasMenuStatus(DISABLE_BIAS_MENU);
 8004540:	2000      	movs	r0, #0
 8004542:	f000 f817 	bl	8004574 <_setBiasMenuStatus>

	DM_RefreshScreen();
 8004546:	f7fd f98b 	bl	8001860 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 800454a:	4b03      	ldr	r3, [pc, #12]	; (8004558 <BiasMenuExitHandler+0x1c>)
 800454c:	2200      	movs	r2, #0
 800454e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004550:	2301      	movs	r3, #1
}
 8004552:	4618      	mov	r0, r3
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	200020d7 	.word	0x200020d7

0800455c <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8004560:	4b03      	ldr	r3, [pc, #12]	; (8004570 <BiasMenu_getStatus+0x14>)
 8004562:	781b      	ldrb	r3, [r3, #0]
}
 8004564:	4618      	mov	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	200020d5 	.word	0x200020d5

08004574 <_setBiasMenuStatus>:
 *	@param None
 *	@retval None
 *
 */
void _setBiasMenuStatus(eBiasMenu_Status newStatus)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = newStatus;
 800457e:	4a04      	ldr	r2, [pc, #16]	; (8004590 <_setBiasMenuStatus+0x1c>)
 8004580:	79fb      	ldrb	r3, [r7, #7]
 8004582:	7013      	strb	r3, [r2, #0]
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	200020d5 	.word	0x200020d5

08004594 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0

	switch(eNextState)
 8004598:	4b2b      	ldr	r3, [pc, #172]	; (8004648 <EM_ProcessEvent+0xb4>)
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	2b0f      	cmp	r3, #15
 800459e:	d850      	bhi.n	8004642 <EM_ProcessEvent+0xae>
 80045a0:	a201      	add	r2, pc, #4	; (adr r2, 80045a8 <EM_ProcessEvent+0x14>)
 80045a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a6:	bf00      	nop
 80045a8:	080045e9 	.word	0x080045e9
 80045ac:	080045ef 	.word	0x080045ef
 80045b0:	080045f5 	.word	0x080045f5
 80045b4:	080045fb 	.word	0x080045fb
 80045b8:	08004601 	.word	0x08004601
 80045bc:	08004607 	.word	0x08004607
 80045c0:	0800460d 	.word	0x0800460d
 80045c4:	08004613 	.word	0x08004613
 80045c8:	08004619 	.word	0x08004619
 80045cc:	08004643 	.word	0x08004643
 80045d0:	0800461f 	.word	0x0800461f
 80045d4:	08004625 	.word	0x08004625
 80045d8:	0800462b 	.word	0x0800462b
 80045dc:	08004637 	.word	0x08004637
 80045e0:	08004631 	.word	0x08004631
 80045e4:	0800463d 	.word	0x0800463d
	{

// MAIN MENU
		case Idle_State:

			_ProcessIdleStateEvents();
 80045e8:	f000 f830 	bl	800464c <_ProcessIdleStateEvents>
			break;
 80045ec:	e02a      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Toplevel_Output_Menu_State:

			_ProcessTopLevelOutputMenuStateEvents();
 80045ee:	f000 f849 	bl	8004684 <_ProcessTopLevelOutputMenuStateEvents>
			break;
 80045f2:	e027      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Toplevel_Input_Menu_State:

			_ProcessTopLevelInputMenuStateEvents();
 80045f4:	f000 f88c 	bl	8004710 <_ProcessTopLevelInputMenuStateEvents>
			break;
 80045f8:	e024      	b.n	8004644 <EM_ProcessEvent+0xb0>

// FUNC MENUS

		case Func_Main_Menu_State:

			_ProcessFuncMainMenuStateEvents();
 80045fa:	f000 f8b5 	bl	8004768 <_ProcessFuncMainMenuStateEvents>
			break;
 80045fe:	e021      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Func_Signal_Menu_State:

			_ProcessFuncSignalMenuStateEvents();
 8004600:	f000 f8d8 	bl	80047b4 <_ProcessFuncSignalMenuStateEvents>
			break;
 8004604:	e01e      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Func_Aux_Menu_State:

			_ProcessFuncAuxMenuStateEvents();
 8004606:	f000 f8f1 	bl	80047ec <_ProcessFuncAuxMenuStateEvents>
			break;
 800460a:	e01b      	b.n	8004644 <EM_ProcessEvent+0xb0>

// GAIN MENUS

		case Gain_Main_Menu_State:

			_ProcessGainMainMenuStateEvents();
 800460c:	f000 f914 	bl	8004838 <_ProcessGainMainMenuStateEvents>
			break;
 8004610:	e018      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Gain_Signal_Menu_State:

			_ProcessGainSignalMenuStateEvents();
 8004612:	f000 f949 	bl	80048a8 <_ProcessGainSignalMenuStateEvents>
			break;
 8004616:	e015      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Gain_Aux_Menu_State:

			_ProcessGainAuxMenuStateEvents();
 8004618:	f000 f990 	bl	800493c <_ProcessGainAuxMenuStateEvents>
			break;
 800461c:	e012      	b.n	8004644 <EM_ProcessEvent+0xb0>

// FREQ MENUS

		case Freq_Main_Menu_State:

			_ProcessFreqMainMenuStateEvents();
 800461e:	f000 f9a9 	bl	8004974 <_ProcessFreqMainMenuStateEvents>
			break;
 8004622:	e00f      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Freq_Preset_Menu_State:

			_ProcessFreqPresetMenuStateEvents();
 8004624:	f000 f9e4 	bl	80049f0 <_ProcessFreqPresetMenuStateEvents>
			break;
 8004628:	e00c      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Freq_Adjust_Menu_State:

			_ProcessFreqAdjustMenuState();
 800462a:	f000 f9fd 	bl	8004a28 <_ProcessFreqAdjustMenuState>
			break;
 800462e:	e009      	b.n	8004644 <EM_ProcessEvent+0xb0>

		case Freq_Prescaler_Menu_State:

			_ProcessFreqPrescalerMenuStateEvents();
 8004630:	f000 fa16 	bl	8004a60 <_ProcessFreqPrescalerMenuStateEvents>
			break;
 8004634:	e006      	b.n	8004644 <EM_ProcessEvent+0xb0>


		case Freq_Sweep_Menu_State:

			_ProcessFreqSweepMenuStateEvents();
 8004636:	f000 fa2f 	bl	8004a98 <_ProcessFreqSweepMenuStateEvents>
			break;
 800463a:	e003      	b.n	8004644 <EM_ProcessEvent+0xb0>

// BIAS MENUS

		case Bias_Menu_State:

			_ProcessBiasMainMenuEvents();
 800463c:	f000 fa76 	bl	8004b2c <_ProcessBiasMainMenuEvents>
			break;
 8004640:	e000      	b.n	8004644 <EM_ProcessEvent+0xb0>

		default:
			break;
 8004642:	bf00      	nop
	}

}
 8004644:	bf00      	nop
 8004646:	bd80      	pop	{r7, pc}
 8004648:	200020d6 	.word	0x200020d6

0800464c <_ProcessIdleStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessIdleStateEvents()
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Idle_State\n");
	#endif

	if(eNewEvent == evBlueBtn)
 8004650:	4b0a      	ldr	r3, [pc, #40]	; (800467c <_ProcessIdleStateEvents+0x30>)
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d105      	bne.n	8004664 <_ProcessIdleStateEvents+0x18>
	{
		eNextState = ToplevelOutputMenuEntryHandler();
 8004658:	f000 ff18 	bl	800548c <ToplevelOutputMenuEntryHandler>
 800465c:	4603      	mov	r3, r0
 800465e:	461a      	mov	r2, r3
 8004660:	4b07      	ldr	r3, [pc, #28]	; (8004680 <_ProcessIdleStateEvents+0x34>)
 8004662:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <_ProcessIdleStateEvents+0x30>)
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	2b02      	cmp	r3, #2
 800466a:	d105      	bne.n	8004678 <_ProcessIdleStateEvents+0x2c>
	{
		eNextState = ToplevelInputMenuEntryHandler();
 800466c:	f000 ff2e 	bl	80054cc <ToplevelInputMenuEntryHandler>
 8004670:	4603      	mov	r3, r0
 8004672:	461a      	mov	r2, r3
 8004674:	4b02      	ldr	r3, [pc, #8]	; (8004680 <_ProcessIdleStateEvents+0x34>)
 8004676:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
	{
		// no menu action
	}
}
 8004678:	bf00      	nop
 800467a:	bd80      	pop	{r7, pc}
 800467c:	200020d7 	.word	0x200020d7
 8004680:	200020d6 	.word	0x200020d6

08004684 <_ProcessTopLevelOutputMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessTopLevelOutputMenuStateEvents()
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Toplevel_Output_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004688:	4b1f      	ldr	r3, [pc, #124]	; (8004708 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b06      	cmp	r3, #6
 800468e:	d105      	bne.n	800469c <_ProcessTopLevelOutputMenuStateEvents+0x18>
	{
		eNextState = ToplevelOutputMenuExitHandler();
 8004690:	f000 ff0c 	bl	80054ac <ToplevelOutputMenuExitHandler>
 8004694:	4603      	mov	r3, r0
 8004696:	461a      	mov	r2, r3
 8004698:	4b1c      	ldr	r3, [pc, #112]	; (800470c <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 800469a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 800469c:	4b1a      	ldr	r3, [pc, #104]	; (8004708 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d108      	bne.n	80046b6 <_ProcessTopLevelOutputMenuStateEvents+0x32>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80046a4:	2000      	movs	r0, #0
 80046a6:	f000 ff5f 	bl	8005568 <ToplevelMenu_setStatus>
		eNextState = FuncMainMenuEntryHandler();
 80046aa:	f000 fcd5 	bl	8005058 <FuncMainMenuEntryHandler>
 80046ae:	4603      	mov	r3, r0
 80046b0:	461a      	mov	r2, r3
 80046b2:	4b16      	ldr	r3, [pc, #88]	; (800470c <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 80046b4:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80046b6:	4b14      	ldr	r3, [pc, #80]	; (8004708 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d108      	bne.n	80046d0 <_ProcessTopLevelOutputMenuStateEvents+0x4c>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80046be:	2000      	movs	r0, #0
 80046c0:	f000 ff52 	bl	8005568 <ToplevelMenu_setStatus>
		eNextState = FreqMainMenuEntryHandler();
 80046c4:	f000 fbcc 	bl	8004e60 <FreqMainMenuEntryHandler>
 80046c8:	4603      	mov	r3, r0
 80046ca:	461a      	mov	r2, r3
 80046cc:	4b0f      	ldr	r3, [pc, #60]	; (800470c <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 80046ce:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80046d0:	4b0d      	ldr	r3, [pc, #52]	; (8004708 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d108      	bne.n	80046ea <_ProcessTopLevelOutputMenuStateEvents+0x66>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80046d8:	2000      	movs	r0, #0
 80046da:	f000 ff45 	bl	8005568 <ToplevelMenu_setStatus>
		eNextState = GainMainMenuEntryHandler();
 80046de:	f000 fdb7 	bl	8005250 <GainMainMenuEntryHandler>
 80046e2:	4603      	mov	r3, r0
 80046e4:	461a      	mov	r2, r3
 80046e6:	4b09      	ldr	r3, [pc, #36]	; (800470c <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 80046e8:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80046ea:	4b07      	ldr	r3, [pc, #28]	; (8004708 <_ProcessTopLevelOutputMenuStateEvents+0x84>)
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d108      	bne.n	8004704 <_ProcessTopLevelOutputMenuStateEvents+0x80>
	{
		ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 80046f2:	2000      	movs	r0, #0
 80046f4:	f000 ff38 	bl	8005568 <ToplevelMenu_setStatus>
		eNextState = BiasMenuEntryHandler();
 80046f8:	f7ff fec0 	bl	800447c <BiasMenuEntryHandler>
 80046fc:	4603      	mov	r3, r0
 80046fe:	461a      	mov	r2, r3
 8004700:	4b02      	ldr	r3, [pc, #8]	; (800470c <_ProcessTopLevelOutputMenuStateEvents+0x88>)
 8004702:	701a      	strb	r2, [r3, #0]
	}
}
 8004704:	bf00      	nop
 8004706:	bd80      	pop	{r7, pc}
 8004708:	200020d7 	.word	0x200020d7
 800470c:	200020d6 	.word	0x200020d6

08004710 <_ProcessTopLevelInputMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessTopLevelInputMenuStateEvents()
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
	  printf("Toplevel_Input_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004714:	4b12      	ldr	r3, [pc, #72]	; (8004760 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	2b06      	cmp	r3, #6
 800471a:	d105      	bne.n	8004728 <_ProcessTopLevelInputMenuStateEvents+0x18>
	{
		eNextState = ToplevelInputMenuExitHandler();
 800471c:	f000 ff08 	bl	8005530 <ToplevelInputMenuExitHandler>
 8004720:	4603      	mov	r3, r0
 8004722:	461a      	mov	r2, r3
 8004724:	4b0f      	ldr	r3, [pc, #60]	; (8004764 <_ProcessTopLevelInputMenuStateEvents+0x54>)
 8004726:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 8004728:	4b0d      	ldr	r3, [pc, #52]	; (8004760 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d108      	bne.n	8004742 <_ProcessTopLevelInputMenuStateEvents+0x32>
	{
		eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 8004730:	4b0b      	ldr	r3, [pc, #44]	; (8004760 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fed9 	bl	80054ec <ToplevelInputMenuInputHandler>
 800473a:	4603      	mov	r3, r0
 800473c:	461a      	mov	r2, r3
 800473e:	4b09      	ldr	r3, [pc, #36]	; (8004764 <_ProcessTopLevelInputMenuStateEvents+0x54>)
 8004740:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004742:	4b07      	ldr	r3, [pc, #28]	; (8004760 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	2b02      	cmp	r3, #2
 8004748:	d108      	bne.n	800475c <_ProcessTopLevelInputMenuStateEvents+0x4c>
	{

		eNextState = ToplevelInputMenuInputHandler(eNewEvent);
 800474a:	4b05      	ldr	r3, [pc, #20]	; (8004760 <_ProcessTopLevelInputMenuStateEvents+0x50>)
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	4618      	mov	r0, r3
 8004750:	f000 fecc 	bl	80054ec <ToplevelInputMenuInputHandler>
 8004754:	4603      	mov	r3, r0
 8004756:	461a      	mov	r2, r3
 8004758:	4b02      	ldr	r3, [pc, #8]	; (8004764 <_ProcessTopLevelInputMenuStateEvents+0x54>)
 800475a:	701a      	strb	r2, [r3, #0]
	}
}
 800475c:	bf00      	nop
 800475e:	bd80      	pop	{r7, pc}
 8004760:	200020d7 	.word	0x200020d7
 8004764:	200020d6 	.word	0x200020d6

08004768 <_ProcessFuncMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncMainMenuStateEvents()
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0

	if(eNewEvent == evEncoderSet)
	{
		// No menu action
	}
	if(eNewEvent == evEncoderPush)
 800476c:	4b0f      	ldr	r3, [pc, #60]	; (80047ac <_ProcessFuncMainMenuStateEvents+0x44>)
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	2b06      	cmp	r3, #6
 8004772:	d105      	bne.n	8004780 <_ProcessFuncMainMenuStateEvents+0x18>
	{
		eNextState = FuncMainMenuExitHandler();
 8004774:	f000 fc80 	bl	8005078 <FuncMainMenuExitHandler>
 8004778:	4603      	mov	r3, r0
 800477a:	461a      	mov	r2, r3
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <_ProcessFuncMainMenuStateEvents+0x48>)
 800477e:	701a      	strb	r2, [r3, #0]

	}
	if(eNewEvent == evBlueBtn)
 8004780:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <_ProcessFuncMainMenuStateEvents+0x44>)
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d105      	bne.n	8004794 <_ProcessFuncMainMenuStateEvents+0x2c>
	{
		eNextState = FuncSignalMenuEntryHandler();
 8004788:	f000 fc88 	bl	800509c <FuncSignalMenuEntryHandler>
 800478c:	4603      	mov	r3, r0
 800478e:	461a      	mov	r2, r3
 8004790:	4b07      	ldr	r3, [pc, #28]	; (80047b0 <_ProcessFuncMainMenuStateEvents+0x48>)
 8004792:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004794:	4b05      	ldr	r3, [pc, #20]	; (80047ac <_ProcessFuncMainMenuStateEvents+0x44>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b02      	cmp	r3, #2
 800479a:	d105      	bne.n	80047a8 <_ProcessFuncMainMenuStateEvents+0x40>
	{
		eNextState = FuncAuxMenuEntryHandler();
 800479c:	f000 fcbe 	bl	800511c <FuncAuxMenuEntryHandler>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b02      	ldr	r3, [pc, #8]	; (80047b0 <_ProcessFuncMainMenuStateEvents+0x48>)
 80047a6:	701a      	strb	r2, [r3, #0]
	}
}
 80047a8:	bf00      	nop
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	200020d7 	.word	0x200020d7
 80047b0:	200020d6 	.word	0x200020d6

080047b4 <_ProcessFuncSignalMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncSignalMenuStateEvents()
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Func_Signal_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80047b8:	4b0a      	ldr	r3, [pc, #40]	; (80047e4 <_ProcessFuncSignalMenuStateEvents+0x30>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b05      	cmp	r3, #5
 80047be:	d105      	bne.n	80047cc <_ProcessFuncSignalMenuStateEvents+0x18>
	{
		eNextState = FuncSignalMenuInputHandler();
 80047c0:	f000 fc88 	bl	80050d4 <FuncSignalMenuInputHandler>
 80047c4:	4603      	mov	r3, r0
 80047c6:	461a      	mov	r2, r3
 80047c8:	4b07      	ldr	r3, [pc, #28]	; (80047e8 <_ProcessFuncSignalMenuStateEvents+0x34>)
 80047ca:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80047cc:	4b05      	ldr	r3, [pc, #20]	; (80047e4 <_ProcessFuncSignalMenuStateEvents+0x30>)
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	2b06      	cmp	r3, #6
 80047d2:	d105      	bne.n	80047e0 <_ProcessFuncSignalMenuStateEvents+0x2c>
	{
		eNextState = FuncSignalMenuExitHandler();
 80047d4:	f000 fc90 	bl	80050f8 <FuncSignalMenuExitHandler>
 80047d8:	4603      	mov	r3, r0
 80047da:	461a      	mov	r2, r3
 80047dc:	4b02      	ldr	r3, [pc, #8]	; (80047e8 <_ProcessFuncSignalMenuStateEvents+0x34>)
 80047de:	701a      	strb	r2, [r3, #0]
	}
}
 80047e0:	bf00      	nop
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	200020d7 	.word	0x200020d7
 80047e8:	200020d6 	.word	0x200020d6

080047ec <_ProcessFuncAuxMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFuncAuxMenuStateEvents()
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Func_Aux_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80047f0:	4b0f      	ldr	r3, [pc, #60]	; (8004830 <_ProcessFuncAuxMenuStateEvents+0x44>)
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	2b05      	cmp	r3, #5
 80047f6:	d105      	bne.n	8004804 <_ProcessFuncAuxMenuStateEvents+0x18>
	{
		eNextState = FuncAuxMenuInputHandler();
 80047f8:	f000 fcae 	bl	8005158 <FuncAuxMenuInputHandler>
 80047fc:	4603      	mov	r3, r0
 80047fe:	461a      	mov	r2, r3
 8004800:	4b0c      	ldr	r3, [pc, #48]	; (8004834 <_ProcessFuncAuxMenuStateEvents+0x48>)
 8004802:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004804:	4b0a      	ldr	r3, [pc, #40]	; (8004830 <_ProcessFuncAuxMenuStateEvents+0x44>)
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	2b06      	cmp	r3, #6
 800480a:	d105      	bne.n	8004818 <_ProcessFuncAuxMenuStateEvents+0x2c>
	{
		eNextState = FuncAuxMenuExitHandler();
 800480c:	f000 fcf2 	bl	80051f4 <FuncAuxMenuExitHandler>
 8004810:	4603      	mov	r3, r0
 8004812:	461a      	mov	r2, r3
 8004814:	4b07      	ldr	r3, [pc, #28]	; (8004834 <_ProcessFuncAuxMenuStateEvents+0x48>)
 8004816:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004818:	4b05      	ldr	r3, [pc, #20]	; (8004830 <_ProcessFuncAuxMenuStateEvents+0x44>)
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	2b03      	cmp	r3, #3
 800481e:	d105      	bne.n	800482c <_ProcessFuncAuxMenuStateEvents+0x40>
	{
		eNextState = FuncAuxToggleDutyMode();
 8004820:	f000 fcd6 	bl	80051d0 <FuncAuxToggleDutyMode>
 8004824:	4603      	mov	r3, r0
 8004826:	461a      	mov	r2, r3
 8004828:	4b02      	ldr	r3, [pc, #8]	; (8004834 <_ProcessFuncAuxMenuStateEvents+0x48>)
 800482a:	701a      	strb	r2, [r3, #0]
	}

}
 800482c:	bf00      	nop
 800482e:	bd80      	pop	{r7, pc}
 8004830:	200020d7 	.word	0x200020d7
 8004834:	200020d6 	.word	0x200020d6

08004838 <_ProcessGainMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainMainMenuStateEvents()
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
	#endif
	if(eNewEvent == evEncoderSet)
	{
		// No menu action
	}
	if(eNewEvent == evEncoderPush)
 800483e:	4b18      	ldr	r3, [pc, #96]	; (80048a0 <_ProcessGainMainMenuStateEvents+0x68>)
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	2b06      	cmp	r3, #6
 8004844:	d108      	bne.n	8004858 <_ProcessGainMainMenuStateEvents+0x20>
	{
		eNextState = GainMainMenuExitHandler();
 8004846:	f000 fd13 	bl	8005270 <GainMainMenuExitHandler>
 800484a:	4603      	mov	r3, r0
 800484c:	461a      	mov	r2, r3
 800484e:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <_ProcessGainMainMenuStateEvents+0x6c>)
 8004850:	701a      	strb	r2, [r3, #0]
		ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004852:	2002      	movs	r0, #2
 8004854:	f000 fe88 	bl	8005568 <ToplevelMenu_setStatus>
	}
	if(eNewEvent == evBlueBtn)
 8004858:	4b11      	ldr	r3, [pc, #68]	; (80048a0 <_ProcessGainMainMenuStateEvents+0x68>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d105      	bne.n	800486c <_ProcessGainMainMenuStateEvents+0x34>
	{
		eNextState = GainSignalMenuEntryHandler();
 8004860:	f000 fd16 	bl	8005290 <GainSignalMenuEntryHandler>
 8004864:	4603      	mov	r3, r0
 8004866:	461a      	mov	r2, r3
 8004868:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <_ProcessGainMainMenuStateEvents+0x6c>)
 800486a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 800486c:	4b0c      	ldr	r3, [pc, #48]	; (80048a0 <_ProcessGainMainMenuStateEvents+0x68>)
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d110      	bne.n	8004896 <_ProcessGainMainMenuStateEvents+0x5e>
	{
		eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8004874:	2001      	movs	r0, #1
 8004876:	f002 f9f1 	bl	8006c5c <SM_GetOutputChannel>
 800487a:	4603      	mov	r3, r0
 800487c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	71fb      	strb	r3, [r7, #7]
		if(aux_output_func != PWM_FUNC_MODE)
 8004884:	79fb      	ldrb	r3, [r7, #7]
 8004886:	2b06      	cmp	r3, #6
 8004888:	d005      	beq.n	8004896 <_ProcessGainMainMenuStateEvents+0x5e>
			eNextState = GainAuxMenuEntryHandler();
 800488a:	f000 fd93 	bl	80053b4 <GainAuxMenuEntryHandler>
 800488e:	4603      	mov	r3, r0
 8004890:	461a      	mov	r2, r3
 8004892:	4b04      	ldr	r3, [pc, #16]	; (80048a4 <_ProcessGainMainMenuStateEvents+0x6c>)
 8004894:	701a      	strb	r2, [r3, #0]
	}
}
 8004896:	bf00      	nop
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	200020d7 	.word	0x200020d7
 80048a4:	200020d6 	.word	0x200020d6

080048a8 <_ProcessGainSignalMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainSignalMenuStateEvents()
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Gain_Signal_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80048ac:	4b21      	ldr	r3, [pc, #132]	; (8004934 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b05      	cmp	r3, #5
 80048b2:	d106      	bne.n	80048c2 <_ProcessGainSignalMenuStateEvents+0x1a>
	{
		eNextState = GainSignalMenuInputHandler(evEncoderSet);
 80048b4:	2005      	movs	r0, #5
 80048b6:	f000 fd1b 	bl	80052f0 <GainSignalMenuInputHandler>
 80048ba:	4603      	mov	r3, r0
 80048bc:	461a      	mov	r2, r3
 80048be:	4b1e      	ldr	r3, [pc, #120]	; (8004938 <_ProcessGainSignalMenuStateEvents+0x90>)
 80048c0:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 80048c2:	4b1c      	ldr	r3, [pc, #112]	; (8004934 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	2b06      	cmp	r3, #6
 80048c8:	d105      	bne.n	80048d6 <_ProcessGainSignalMenuStateEvents+0x2e>
	{
		eNextState = GainSignalMenuExitHandler();
 80048ca:	f000 fd63 	bl	8005394 <GainSignalMenuExitHandler>
 80048ce:	4603      	mov	r3, r0
 80048d0:	461a      	mov	r2, r3
 80048d2:	4b19      	ldr	r3, [pc, #100]	; (8004938 <_ProcessGainSignalMenuStateEvents+0x90>)
 80048d4:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evBlueBtn)
 80048d6:	4b17      	ldr	r3, [pc, #92]	; (8004934 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d106      	bne.n	80048ec <_ProcessGainSignalMenuStateEvents+0x44>
	{
		eNextState = GainSignalMenuInputHandler(evBlueBtn);
 80048de:	2001      	movs	r0, #1
 80048e0:	f000 fd06 	bl	80052f0 <GainSignalMenuInputHandler>
 80048e4:	4603      	mov	r3, r0
 80048e6:	461a      	mov	r2, r3
 80048e8:	4b13      	ldr	r3, [pc, #76]	; (8004938 <_ProcessGainSignalMenuStateEvents+0x90>)
 80048ea:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80048ec:	4b11      	ldr	r3, [pc, #68]	; (8004934 <_ProcessGainSignalMenuStateEvents+0x8c>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d106      	bne.n	8004902 <_ProcessGainSignalMenuStateEvents+0x5a>
	{
		eNextState = GainSignalMenuInputHandler(evGreenBtn);
 80048f4:	2002      	movs	r0, #2
 80048f6:	f000 fcfb 	bl	80052f0 <GainSignalMenuInputHandler>
 80048fa:	4603      	mov	r3, r0
 80048fc:	461a      	mov	r2, r3
 80048fe:	4b0e      	ldr	r3, [pc, #56]	; (8004938 <_ProcessGainSignalMenuStateEvents+0x90>)
 8004900:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004902:	4b0c      	ldr	r3, [pc, #48]	; (8004934 <_ProcessGainSignalMenuStateEvents+0x8c>)
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	2b03      	cmp	r3, #3
 8004908:	d106      	bne.n	8004918 <_ProcessGainSignalMenuStateEvents+0x70>
	{
		eNextState = GainSignalMenuInputHandler(evYellowBtn);
 800490a:	2003      	movs	r0, #3
 800490c:	f000 fcf0 	bl	80052f0 <GainSignalMenuInputHandler>
 8004910:	4603      	mov	r3, r0
 8004912:	461a      	mov	r2, r3
 8004914:	4b08      	ldr	r3, [pc, #32]	; (8004938 <_ProcessGainSignalMenuStateEvents+0x90>)
 8004916:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 8004918:	4b06      	ldr	r3, [pc, #24]	; (8004934 <_ProcessGainSignalMenuStateEvents+0x8c>)
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	2b04      	cmp	r3, #4
 800491e:	d106      	bne.n	800492e <_ProcessGainSignalMenuStateEvents+0x86>
	{
		eNextState = GainSignalMenuInputHandler(evRedBtn);
 8004920:	2004      	movs	r0, #4
 8004922:	f000 fce5 	bl	80052f0 <GainSignalMenuInputHandler>
 8004926:	4603      	mov	r3, r0
 8004928:	461a      	mov	r2, r3
 800492a:	4b03      	ldr	r3, [pc, #12]	; (8004938 <_ProcessGainSignalMenuStateEvents+0x90>)
 800492c:	701a      	strb	r2, [r3, #0]
	}

}
 800492e:	bf00      	nop
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	200020d7 	.word	0x200020d7
 8004938:	200020d6 	.word	0x200020d6

0800493c <_ProcessGainAuxMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessGainAuxMenuStateEvents()
{
 800493c:	b580      	push	{r7, lr}
 800493e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Gain_Aux_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004940:	4b0a      	ldr	r3, [pc, #40]	; (800496c <_ProcessGainAuxMenuStateEvents+0x30>)
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	2b05      	cmp	r3, #5
 8004946:	d105      	bne.n	8004954 <_ProcessGainAuxMenuStateEvents+0x18>
	{
		eNextState = GainAuxMenuInputHandler();
 8004948:	f000 fd62 	bl	8005410 <GainAuxMenuInputHandler>
 800494c:	4603      	mov	r3, r0
 800494e:	461a      	mov	r2, r3
 8004950:	4b07      	ldr	r3, [pc, #28]	; (8004970 <_ProcessGainAuxMenuStateEvents+0x34>)
 8004952:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004954:	4b05      	ldr	r3, [pc, #20]	; (800496c <_ProcessGainAuxMenuStateEvents+0x30>)
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	2b06      	cmp	r3, #6
 800495a:	d105      	bne.n	8004968 <_ProcessGainAuxMenuStateEvents+0x2c>
	{
		eNextState = GainAuxMenuExitHandler();
 800495c:	f000 fd6a 	bl	8005434 <GainAuxMenuExitHandler>
 8004960:	4603      	mov	r3, r0
 8004962:	461a      	mov	r2, r3
 8004964:	4b02      	ldr	r3, [pc, #8]	; (8004970 <_ProcessGainAuxMenuStateEvents+0x34>)
 8004966:	701a      	strb	r2, [r3, #0]
	}
}
 8004968:	bf00      	nop
 800496a:	bd80      	pop	{r7, pc}
 800496c:	200020d7 	.word	0x200020d7
 8004970:	200020d6 	.word	0x200020d6

08004974 <_ProcessFreqMainMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqMainMenuStateEvents()
{
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Main_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderPush)
 8004978:	4b1b      	ldr	r3, [pc, #108]	; (80049e8 <_ProcessFreqMainMenuStateEvents+0x74>)
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b06      	cmp	r3, #6
 800497e:	d108      	bne.n	8004992 <_ProcessFreqMainMenuStateEvents+0x1e>
	{
		eNextState = FreqMainMenuExitHandler();
 8004980:	f000 fa7e 	bl	8004e80 <FreqMainMenuExitHandler>
 8004984:	4603      	mov	r3, r0
 8004986:	461a      	mov	r2, r3
 8004988:	4b18      	ldr	r3, [pc, #96]	; (80049ec <_ProcessFreqMainMenuStateEvents+0x78>)
 800498a:	701a      	strb	r2, [r3, #0]
		ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800498c:	2002      	movs	r0, #2
 800498e:	f000 fdeb 	bl	8005568 <ToplevelMenu_setStatus>
	}
	if(eNewEvent == evBlueBtn)
 8004992:	4b15      	ldr	r3, [pc, #84]	; (80049e8 <_ProcessFreqMainMenuStateEvents+0x74>)
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d105      	bne.n	80049a6 <_ProcessFreqMainMenuStateEvents+0x32>
	{
		eNextState = FreqPresetMenuEntryHandler();
 800499a:	f000 fa87 	bl	8004eac <FreqPresetMenuEntryHandler>
 800499e:	4603      	mov	r3, r0
 80049a0:	461a      	mov	r2, r3
 80049a2:	4b12      	ldr	r3, [pc, #72]	; (80049ec <_ProcessFreqMainMenuStateEvents+0x78>)
 80049a4:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 80049a6:	4b10      	ldr	r3, [pc, #64]	; (80049e8 <_ProcessFreqMainMenuStateEvents+0x74>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d105      	bne.n	80049ba <_ProcessFreqMainMenuStateEvents+0x46>
	{
		eNextState = FreqAdjustMenuEntryHandler();
 80049ae:	f000 fac9 	bl	8004f44 <FreqAdjustMenuEntryHandler>
 80049b2:	4603      	mov	r3, r0
 80049b4:	461a      	mov	r2, r3
 80049b6:	4b0d      	ldr	r3, [pc, #52]	; (80049ec <_ProcessFreqMainMenuStateEvents+0x78>)
 80049b8:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 80049ba:	4b0b      	ldr	r3, [pc, #44]	; (80049e8 <_ProcessFreqMainMenuStateEvents+0x74>)
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	2b03      	cmp	r3, #3
 80049c0:	d105      	bne.n	80049ce <_ProcessFreqMainMenuStateEvents+0x5a>
	{
		eNextState = FreqSweepMenuEntryHandler();
 80049c2:	f000 f905 	bl	8004bd0 <FreqSweepMenuEntryHandler>
 80049c6:	4603      	mov	r3, r0
 80049c8:	461a      	mov	r2, r3
 80049ca:	4b08      	ldr	r3, [pc, #32]	; (80049ec <_ProcessFreqMainMenuStateEvents+0x78>)
 80049cc:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 80049ce:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <_ProcessFreqMainMenuStateEvents+0x74>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	2b04      	cmp	r3, #4
 80049d4:	d105      	bne.n	80049e2 <_ProcessFreqMainMenuStateEvents+0x6e>
	{
		eNextState = FreqPrescalerMenuEntryHandler();
 80049d6:	f000 faed 	bl	8004fb4 <FreqPrescalerMenuEntryHandler>
 80049da:	4603      	mov	r3, r0
 80049dc:	461a      	mov	r2, r3
 80049de:	4b03      	ldr	r3, [pc, #12]	; (80049ec <_ProcessFreqMainMenuStateEvents+0x78>)
 80049e0:	701a      	strb	r2, [r3, #0]
	}
}
 80049e2:	bf00      	nop
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	200020d7 	.word	0x200020d7
 80049ec:	200020d6 	.word	0x200020d6

080049f0 <_ProcessFreqPresetMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqPresetMenuStateEvents()
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Preset_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 80049f4:	4b0a      	ldr	r3, [pc, #40]	; (8004a20 <_ProcessFreqPresetMenuStateEvents+0x30>)
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	2b05      	cmp	r3, #5
 80049fa:	d105      	bne.n	8004a08 <_ProcessFreqPresetMenuStateEvents+0x18>
	{
		eNextState = FreqPresetMenuInputHandler();
 80049fc:	f000 fa80 	bl	8004f00 <FreqPresetMenuInputHandler>
 8004a00:	4603      	mov	r3, r0
 8004a02:	461a      	mov	r2, r3
 8004a04:	4b07      	ldr	r3, [pc, #28]	; (8004a24 <_ProcessFreqPresetMenuStateEvents+0x34>)
 8004a06:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004a08:	4b05      	ldr	r3, [pc, #20]	; (8004a20 <_ProcessFreqPresetMenuStateEvents+0x30>)
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	2b06      	cmp	r3, #6
 8004a0e:	d105      	bne.n	8004a1c <_ProcessFreqPresetMenuStateEvents+0x2c>
	{
		eNextState = FreqPresetMenuExitHandler();
 8004a10:	f000 fa88 	bl	8004f24 <FreqPresetMenuExitHandler>
 8004a14:	4603      	mov	r3, r0
 8004a16:	461a      	mov	r2, r3
 8004a18:	4b02      	ldr	r3, [pc, #8]	; (8004a24 <_ProcessFreqPresetMenuStateEvents+0x34>)
 8004a1a:	701a      	strb	r2, [r3, #0]
	}
}
 8004a1c:	bf00      	nop
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	200020d7 	.word	0x200020d7
 8004a24:	200020d6 	.word	0x200020d6

08004a28 <_ProcessFreqAdjustMenuState>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqAdjustMenuState()
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Adjust_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004a2c:	4b0a      	ldr	r3, [pc, #40]	; (8004a58 <_ProcessFreqAdjustMenuState+0x30>)
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	2b05      	cmp	r3, #5
 8004a32:	d105      	bne.n	8004a40 <_ProcessFreqAdjustMenuState+0x18>
	{
		eNextState = FreqAdjustMenuInputHandler();
 8004a34:	f000 faa2 	bl	8004f7c <FreqAdjustMenuInputHandler>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	4b07      	ldr	r3, [pc, #28]	; (8004a5c <_ProcessFreqAdjustMenuState+0x34>)
 8004a3e:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004a40:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <_ProcessFreqAdjustMenuState+0x30>)
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b06      	cmp	r3, #6
 8004a46:	d105      	bne.n	8004a54 <_ProcessFreqAdjustMenuState+0x2c>
	{
		eNextState = FreqAdjustMenuExitHandler();
 8004a48:	f000 faa4 	bl	8004f94 <FreqAdjustMenuExitHandler>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	461a      	mov	r2, r3
 8004a50:	4b02      	ldr	r3, [pc, #8]	; (8004a5c <_ProcessFreqAdjustMenuState+0x34>)
 8004a52:	701a      	strb	r2, [r3, #0]
	}
}
 8004a54:	bf00      	nop
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	200020d7 	.word	0x200020d7
 8004a5c:	200020d6 	.word	0x200020d6

08004a60 <_ProcessFreqPrescalerMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqPrescalerMenuStateEvents()
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Prescaler_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004a64:	4b0a      	ldr	r3, [pc, #40]	; (8004a90 <_ProcessFreqPrescalerMenuStateEvents+0x30>)
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	2b05      	cmp	r3, #5
 8004a6a:	d105      	bne.n	8004a78 <_ProcessFreqPrescalerMenuStateEvents+0x18>
	{
		eNextState = FreqPrescalerMenuInputHandler();
 8004a6c:	f000 fabc 	bl	8004fe8 <FreqPrescalerMenuInputHandler>
 8004a70:	4603      	mov	r3, r0
 8004a72:	461a      	mov	r2, r3
 8004a74:	4b07      	ldr	r3, [pc, #28]	; (8004a94 <_ProcessFreqPrescalerMenuStateEvents+0x34>)
 8004a76:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004a78:	4b05      	ldr	r3, [pc, #20]	; (8004a90 <_ProcessFreqPrescalerMenuStateEvents+0x30>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	2b06      	cmp	r3, #6
 8004a7e:	d105      	bne.n	8004a8c <_ProcessFreqPrescalerMenuStateEvents+0x2c>
	{
		eNextState = FreqPrescalerMenuExitHandler();
 8004a80:	f000 fabe 	bl	8005000 <FreqPrescalerMenuExitHandler>
 8004a84:	4603      	mov	r3, r0
 8004a86:	461a      	mov	r2, r3
 8004a88:	4b02      	ldr	r3, [pc, #8]	; (8004a94 <_ProcessFreqPrescalerMenuStateEvents+0x34>)
 8004a8a:	701a      	strb	r2, [r3, #0]
	}
}
 8004a8c:	bf00      	nop
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	200020d7 	.word	0x200020d7
 8004a94:	200020d6 	.word	0x200020d6

08004a98 <_ProcessFreqSweepMenuStateEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessFreqSweepMenuStateEvents()
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Freq_Sweep_Menu_State\n");
	#endif

	if(eNewEvent == evBlueBtn)
 8004a9c:	4b21      	ldr	r3, [pc, #132]	; (8004b24 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d106      	bne.n	8004ab2 <_ProcessFreqSweepMenuStateEvents+0x1a>
	{
		// enable
		eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 8004aa4:	2007      	movs	r0, #7
 8004aa6:	f000 f8e7 	bl	8004c78 <FreqSweepMenuInputHandler>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	461a      	mov	r2, r3
 8004aae:	4b1e      	ldr	r3, [pc, #120]	; (8004b28 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004ab0:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004ab2:	4b1c      	ldr	r3, [pc, #112]	; (8004b24 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d106      	bne.n	8004ac8 <_ProcessFreqSweepMenuStateEvents+0x30>
	{
		// direction
		eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 8004aba:	2008      	movs	r0, #8
 8004abc:	f000 f8dc 	bl	8004c78 <FreqSweepMenuInputHandler>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	4b18      	ldr	r3, [pc, #96]	; (8004b28 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004ac6:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004ac8:	4b16      	ldr	r3, [pc, #88]	; (8004b24 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	2b03      	cmp	r3, #3
 8004ace:	d106      	bne.n	8004ade <_ProcessFreqSweepMenuStateEvents+0x46>
	{
		// set sweep speed
		eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004ad0:	2009      	movs	r0, #9
 8004ad2:	f000 f8d1 	bl	8004c78 <FreqSweepMenuInputHandler>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	461a      	mov	r2, r3
 8004ada:	4b13      	ldr	r3, [pc, #76]	; (8004b28 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004adc:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evRedBtn)
 8004ade:	4b11      	ldr	r3, [pc, #68]	; (8004b24 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d106      	bne.n	8004af4 <_ProcessFreqSweepMenuStateEvents+0x5c>
	{
		// set lower/upper sweep limit
		eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 8004ae6:	200a      	movs	r0, #10
 8004ae8:	f000 f8c6 	bl	8004c78 <FreqSweepMenuInputHandler>
 8004aec:	4603      	mov	r3, r0
 8004aee:	461a      	mov	r2, r3
 8004af0:	4b0d      	ldr	r3, [pc, #52]	; (8004b28 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004af2:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderSet)
 8004af4:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	2b05      	cmp	r3, #5
 8004afa:	d106      	bne.n	8004b0a <_ProcessFreqSweepMenuStateEvents+0x72>
	{
		eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 8004afc:	200b      	movs	r0, #11
 8004afe:	f000 f8bb 	bl	8004c78 <FreqSweepMenuInputHandler>
 8004b02:	4603      	mov	r3, r0
 8004b04:	461a      	mov	r2, r3
 8004b06:	4b08      	ldr	r3, [pc, #32]	; (8004b28 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004b08:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004b0a:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <_ProcessFreqSweepMenuStateEvents+0x8c>)
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	2b06      	cmp	r3, #6
 8004b10:	d105      	bne.n	8004b1e <_ProcessFreqSweepMenuStateEvents+0x86>
	{
		eNextState = FreqSweepMenuExitHandler();
 8004b12:	f000 f987 	bl	8004e24 <FreqSweepMenuExitHandler>
 8004b16:	4603      	mov	r3, r0
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4b03      	ldr	r3, [pc, #12]	; (8004b28 <_ProcessFreqSweepMenuStateEvents+0x90>)
 8004b1c:	701a      	strb	r2, [r3, #0]
	}

}
 8004b1e:	bf00      	nop
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	200020d7 	.word	0x200020d7
 8004b28:	200020d6 	.word	0x200020d6

08004b2c <_ProcessBiasMainMenuEvents>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessBiasMainMenuEvents()
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		  printf("Bias_Menu_State\n");
	#endif

	if(eNewEvent == evEncoderSet)
 8004b30:	4b1d      	ldr	r3, [pc, #116]	; (8004ba8 <_ProcessBiasMainMenuEvents+0x7c>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	2b05      	cmp	r3, #5
 8004b36:	d106      	bne.n	8004b46 <_ProcessBiasMainMenuEvents+0x1a>
	{
		eNextState = BiasMenuInputHandler(evEncoderSet);
 8004b38:	2005      	movs	r0, #5
 8004b3a:	f7ff fcbb 	bl	80044b4 <BiasMenuInputHandler>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	461a      	mov	r2, r3
 8004b42:	4b1a      	ldr	r3, [pc, #104]	; (8004bac <_ProcessBiasMainMenuEvents+0x80>)
 8004b44:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evEncoderPush)
 8004b46:	4b18      	ldr	r3, [pc, #96]	; (8004ba8 <_ProcessBiasMainMenuEvents+0x7c>)
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	2b06      	cmp	r3, #6
 8004b4c:	d108      	bne.n	8004b60 <_ProcessBiasMainMenuEvents+0x34>
	{
		eNextState = BiasMenuExitHandler();
 8004b4e:	f7ff fcf5 	bl	800453c <BiasMenuExitHandler>
 8004b52:	4603      	mov	r3, r0
 8004b54:	461a      	mov	r2, r3
 8004b56:	4b15      	ldr	r3, [pc, #84]	; (8004bac <_ProcessBiasMainMenuEvents+0x80>)
 8004b58:	701a      	strb	r2, [r3, #0]
		ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8004b5a:	2002      	movs	r0, #2
 8004b5c:	f000 fd04 	bl	8005568 <ToplevelMenu_setStatus>
	}
	if(eNewEvent == evBlueBtn)
 8004b60:	4b11      	ldr	r3, [pc, #68]	; (8004ba8 <_ProcessBiasMainMenuEvents+0x7c>)
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d106      	bne.n	8004b76 <_ProcessBiasMainMenuEvents+0x4a>
	{
		// enable
		eNextState = BiasMenuInputHandler(evBlueBtn);
 8004b68:	2001      	movs	r0, #1
 8004b6a:	f7ff fca3 	bl	80044b4 <BiasMenuInputHandler>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	461a      	mov	r2, r3
 8004b72:	4b0e      	ldr	r3, [pc, #56]	; (8004bac <_ProcessBiasMainMenuEvents+0x80>)
 8004b74:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evGreenBtn)
 8004b76:	4b0c      	ldr	r3, [pc, #48]	; (8004ba8 <_ProcessBiasMainMenuEvents+0x7c>)
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d106      	bne.n	8004b8c <_ProcessBiasMainMenuEvents+0x60>
	{
		// direction
		eNextState = BiasMenuInputHandler(evGreenBtn);
 8004b7e:	2002      	movs	r0, #2
 8004b80:	f7ff fc98 	bl	80044b4 <BiasMenuInputHandler>
 8004b84:	4603      	mov	r3, r0
 8004b86:	461a      	mov	r2, r3
 8004b88:	4b08      	ldr	r3, [pc, #32]	; (8004bac <_ProcessBiasMainMenuEvents+0x80>)
 8004b8a:	701a      	strb	r2, [r3, #0]
	}
	if(eNewEvent == evYellowBtn)
 8004b8c:	4b06      	ldr	r3, [pc, #24]	; (8004ba8 <_ProcessBiasMainMenuEvents+0x7c>)
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	2b03      	cmp	r3, #3
 8004b92:	d106      	bne.n	8004ba2 <_ProcessBiasMainMenuEvents+0x76>
	{
		// set sweep speed
		eNextState = BiasMenuInputHandler(evYellowBtn);
 8004b94:	2003      	movs	r0, #3
 8004b96:	f7ff fc8d 	bl	80044b4 <BiasMenuInputHandler>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4b03      	ldr	r3, [pc, #12]	; (8004bac <_ProcessBiasMainMenuEvents+0x80>)
 8004ba0:	701a      	strb	r2, [r3, #0]
	}
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	200020d7 	.word	0x200020d7
 8004bac:	200020d6 	.word	0x200020d6

08004bb0 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8004bba:	4a04      	ldr	r2, [pc, #16]	; (8004bcc <EM_SetNewEvent+0x1c>)
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	7013      	strb	r3, [r2, #0]
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	200020d7 	.word	0x200020d7

08004bd0 <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuEntryHandler captured\n");
	#endif

	DM_RefreshScreen();
 8004bd4:	f7fc fe44 	bl	8001860 <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 8004bd8:	4b22      	ldr	r3, [pc, #136]	; (8004c64 <FreqSweepMenuEntryHandler+0x94>)
 8004bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bdc:	ee07 3a90 	vmov	s15, r3
 8004be0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004be4:	4b20      	ldr	r3, [pc, #128]	; (8004c68 <FreqSweepMenuEntryHandler+0x98>)
 8004be6:	edd3 7a00 	vldr	s15, [r3]
 8004bea:	eeb4 7a67 	vcmp.f32	s14, s15
 8004bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf2:	d008      	beq.n	8004c06 <FreqSweepMenuEntryHandler+0x36>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8004bf4:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <FreqSweepMenuEntryHandler+0x94>)
 8004bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf8:	ee07 3a90 	vmov	s15, r3
 8004bfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c00:	4b19      	ldr	r3, [pc, #100]	; (8004c68 <FreqSweepMenuEntryHandler+0x98>)
 8004c02:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 8004c06:	4b18      	ldr	r3, [pc, #96]	; (8004c68 <FreqSweepMenuEntryHandler+0x98>)
 8004c08:	edd3 7a00 	vldr	s15, [r3]
 8004c0c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8004c10:	eef4 7a47 	vcmp.f32	s15, s14
 8004c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c18:	d101      	bne.n	8004c1e <FreqSweepMenuEntryHandler+0x4e>
	{
		FS_SetSweepModeDown();
 8004c1a:	f001 f88d 	bl	8005d38 <FS_SetSweepModeDown>
	}

	FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004c1e:	2000      	movs	r0, #0
 8004c20:	f001 f8e4 	bl	8005dec <FS_SetEncoderControlMode>
	FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004c24:	2000      	movs	r0, #0
 8004c26:	f001 f93f 	bl	8005ea8 <FS_SetSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004c2a:	f001 f979 	bl	8005f20 <FS_GetCalculatedSweepFrequencyInHertz>
 8004c2e:	eef0 7a40 	vmov.f32	s15, s0
 8004c32:	4b0e      	ldr	r3, [pc, #56]	; (8004c6c <FreqSweepMenuEntryHandler+0x9c>)
 8004c34:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 8004c38:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <FreqSweepMenuEntryHandler+0xa0>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004c3e:	2009      	movs	r0, #9
 8004c40:	f000 f81a 	bl	8004c78 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 8004c44:	4b0a      	ldr	r3, [pc, #40]	; (8004c70 <FreqSweepMenuEntryHandler+0xa0>)
 8004c46:	f244 12a0 	movw	r2, #16800	; 0x41a0
 8004c4a:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 8004c4c:	4b08      	ldr	r3, [pc, #32]	; (8004c70 <FreqSweepMenuEntryHandler+0xa0>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	_setFreqMenuStatus(ENABLE_FREQ_SWEEP_MENU);
 8004c52:	2004      	movs	r0, #4
 8004c54:	f000 f9f0 	bl	8005038 <_setFreqMenuStatus>


	// stay in this state
	eNewEvent = evIdle;
 8004c58:	4b06      	ldr	r3, [pc, #24]	; (8004c74 <FreqSweepMenuEntryHandler+0xa4>)
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004c5e:	230d      	movs	r3, #13
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40013400 	.word	0x40013400
 8004c68:	20000128 	.word	0x20000128
 8004c6c:	20002170 	.word	0x20002170
 8004c70:	40000c00 	.word	0x40000c00
 8004c74:	200020d7 	.word	0x200020d7

08004c78 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	4603      	mov	r3, r0
 8004c80:	71fb      	strb	r3, [r7, #7]
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif



	switch(pEvent)
 8004c82:	79fb      	ldrb	r3, [r7, #7]
 8004c84:	3b07      	subs	r3, #7
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	f200 80b2 	bhi.w	8004df0 <FreqSweepMenuInputHandler+0x178>
 8004c8c:	a201      	add	r2, pc, #4	; (adr r2, 8004c94 <FreqSweepMenuInputHandler+0x1c>)
 8004c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c92:	bf00      	nop
 8004c94:	08004ca9 	.word	0x08004ca9
 8004c98:	08004cc3 	.word	0x08004cc3
 8004c9c:	08004de1 	.word	0x08004de1
 8004ca0:	08004de9 	.word	0x08004de9
 8004ca4:	08004cfd 	.word	0x08004cfd
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepEnable captured\n");
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 8004ca8:	4b56      	ldr	r3, [pc, #344]	; (8004e04 <FreqSweepMenuInputHandler+0x18c>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	4a55      	ldr	r2, [pc, #340]	; (8004e04 <FreqSweepMenuInputHandler+0x18c>)
 8004cae:	f083 0301 	eor.w	r3, r3, #1
 8004cb2:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 8004cb4:	4b53      	ldr	r3, [pc, #332]	; (8004e04 <FreqSweepMenuInputHandler+0x18c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a52      	ldr	r2, [pc, #328]	; (8004e04 <FreqSweepMenuInputHandler+0x18c>)
 8004cba:	f083 0301 	eor.w	r3, r3, #1
 8004cbe:	6013      	str	r3, [r2, #0]
			break;
 8004cc0:	e097      	b.n	8004df2 <FreqSweepMenuInputHandler+0x17a>
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepMode captured\n");
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 8004cc2:	4b51      	ldr	r3, [pc, #324]	; (8004e08 <FreqSweepMenuInputHandler+0x190>)
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	f083 0301 	eor.w	r3, r3, #1
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	4b4e      	ldr	r3, [pc, #312]	; (8004e08 <FreqSweepMenuInputHandler+0x190>)
 8004cce:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 8004cd0:	4b4d      	ldr	r3, [pc, #308]	; (8004e08 <FreqSweepMenuInputHandler+0x190>)
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d004      	beq.n	8004ce2 <FreqSweepMenuInputHandler+0x6a>
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d008      	beq.n	8004cee <FreqSweepMenuInputHandler+0x76>
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <FreqSweepMenuInputHandler+0x70>
 8004ce0:	e006      	b.n	8004cf0 <FreqSweepMenuInputHandler+0x78>
			{
				case SWEEP_MODE_DOWN:
					FS_SetSweepModeDown();
 8004ce2:	f001 f829 	bl	8005d38 <FS_SetSweepModeDown>
					break;
 8004ce6:	e003      	b.n	8004cf0 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_UP:
					FS_SetSweepModeUp();
 8004ce8:	f001 f856 	bl	8005d98 <FS_SetSweepModeUp>
					break;
 8004cec:	e000      	b.n	8004cf0 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 8004cee:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			FS_SetEncoderControlMode(theCurrentEncoderSweepFunction);
 8004cf0:	4b46      	ldr	r3, [pc, #280]	; (8004e0c <FreqSweepMenuInputHandler+0x194>)
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f001 f879 	bl	8005dec <FS_SetEncoderControlMode>

			break;
 8004cfa:	e07a      	b.n	8004df2 <FreqSweepMenuInputHandler+0x17a>

			#ifdef EVENT_MENU_DEBUG
				printf("evEncoderSweep captured\n");
			#endif

			switch(theCurrentEncoderSweepFunction)
 8004cfc:	4b43      	ldr	r3, [pc, #268]	; (8004e0c <FreqSweepMenuInputHandler+0x194>)
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <FreqSweepMenuInputHandler+0x92>
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d00b      	beq.n	8004d20 <FreqSweepMenuInputHandler+0xa8>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 8004d08:	e073      	b.n	8004df2 <FreqSweepMenuInputHandler+0x17a>
					FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	f001 f8cc 	bl	8005ea8 <FS_SetSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004d10:	f001 f906 	bl	8005f20 <FS_GetCalculatedSweepFrequencyInHertz>
 8004d14:	eef0 7a40 	vmov.f32	s15, s0
 8004d18:	4b3d      	ldr	r3, [pc, #244]	; (8004e10 <FreqSweepMenuInputHandler+0x198>)
 8004d1a:	edc3 7a00 	vstr	s15, [r3]
					break;
 8004d1e:	e05e      	b.n	8004dde <FreqSweepMenuInputHandler+0x166>
					switch(active_sweep_mode)
 8004d20:	4b39      	ldr	r3, [pc, #228]	; (8004e08 <FreqSweepMenuInputHandler+0x190>)
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d002      	beq.n	8004d2e <FreqSweepMenuInputHandler+0xb6>
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d02a      	beq.n	8004d82 <FreqSweepMenuInputHandler+0x10a>
							break;
 8004d2c:	e056      	b.n	8004ddc <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 8004d2e:	4b39      	ldr	r3, [pc, #228]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	2b0c      	cmp	r3, #12
 8004d34:	d803      	bhi.n	8004d3e <FreqSweepMenuInputHandler+0xc6>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8004d36:	4b37      	ldr	r3, [pc, #220]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d38:	220d      	movs	r2, #13
 8004d3a:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004d3c:	e04e      	b.n	8004ddc <FreqSweepMenuInputHandler+0x164>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8004d3e:	4b35      	ldr	r3, [pc, #212]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d42:	ee07 3a90 	vmov	s15, r3
 8004d46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d4a:	4b33      	ldr	r3, [pc, #204]	; (8004e18 <FreqSweepMenuInputHandler+0x1a0>)
 8004d4c:	edd3 7a00 	vldr	s15, [r3]
 8004d50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d58:	dd09      	ble.n	8004d6e <FreqSweepMenuInputHandler+0xf6>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 8004d5a:	4b2f      	ldr	r3, [pc, #188]	; (8004e18 <FreqSweepMenuInputHandler+0x1a0>)
 8004d5c:	edd3 7a00 	vldr	s15, [r3]
 8004d60:	4b2c      	ldr	r3, [pc, #176]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d66:	ee17 2a90 	vmov	r2, s15
 8004d6a:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004d6c:	e036      	b.n	8004ddc <FreqSweepMenuInputHandler+0x164>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 8004d6e:	4b29      	ldr	r3, [pc, #164]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	ee07 3a90 	vmov	s15, r3
 8004d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7a:	4b28      	ldr	r3, [pc, #160]	; (8004e1c <FreqSweepMenuInputHandler+0x1a4>)
 8004d7c:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004d80:	e02c      	b.n	8004ddc <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 8004d82:	4b24      	ldr	r3, [pc, #144]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d904      	bls.n	8004d98 <FreqSweepMenuInputHandler+0x120>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8004d8e:	4b21      	ldr	r3, [pc, #132]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d94:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004d96:	e020      	b.n	8004dda <FreqSweepMenuInputHandler+0x162>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8004d98:	4b1e      	ldr	r3, [pc, #120]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9c:	ee07 3a90 	vmov	s15, r3
 8004da0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004da4:	4b1d      	ldr	r3, [pc, #116]	; (8004e1c <FreqSweepMenuInputHandler+0x1a4>)
 8004da6:	edd3 7a00 	vldr	s15, [r3]
 8004daa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004db2:	d509      	bpl.n	8004dc8 <FreqSweepMenuInputHandler+0x150>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 8004db4:	4b19      	ldr	r3, [pc, #100]	; (8004e1c <FreqSweepMenuInputHandler+0x1a4>)
 8004db6:	edd3 7a00 	vldr	s15, [r3]
 8004dba:	4b16      	ldr	r3, [pc, #88]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004dbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dc0:	ee17 2a90 	vmov	r2, s15
 8004dc4:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004dc6:	e008      	b.n	8004dda <FreqSweepMenuInputHandler+0x162>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 8004dc8:	4b12      	ldr	r3, [pc, #72]	; (8004e14 <FreqSweepMenuInputHandler+0x19c>)
 8004dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dcc:	ee07 3a90 	vmov	s15, r3
 8004dd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dd4:	4b10      	ldr	r3, [pc, #64]	; (8004e18 <FreqSweepMenuInputHandler+0x1a0>)
 8004dd6:	edc3 7a00 	vstr	s15, [r3]
							break;
 8004dda:	bf00      	nop
					break;
 8004ddc:	bf00      	nop
			break;
 8004dde:	e008      	b.n	8004df2 <FreqSweepMenuInputHandler+0x17a>

		// set sweep speed button
		case evSweepSpeedBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004de0:	2000      	movs	r0, #0
 8004de2:	f001 f803 	bl	8005dec <FS_SetEncoderControlMode>

			break;
 8004de6:	e004      	b.n	8004df2 <FreqSweepMenuInputHandler+0x17a>

		// set sweep limit button
		case evSweepLimitBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 8004de8:	2001      	movs	r0, #1
 8004dea:	f000 ffff 	bl	8005dec <FS_SetEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 8004dee:	e000      	b.n	8004df2 <FreqSweepMenuInputHandler+0x17a>

		default:
			break;
 8004df0:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004df2:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <FreqSweepMenuInputHandler+0x1a8>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004df8:	230d      	movs	r3, #13
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	40000c00 	.word	0x40000c00
 8004e08:	200020d8 	.word	0x200020d8
 8004e0c:	200020d9 	.word	0x200020d9
 8004e10:	20002170 	.word	0x20002170
 8004e14:	40012c00 	.word	0x40012c00
 8004e18:	20000128 	.word	0x20000128
 8004e1c:	20000124 	.word	0x20000124
 8004e20:	200020d7 	.word	0x200020d7

08004e24 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e28:	f7fc fd1a 	bl	8001860 <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 8004e2c:	4b0a      	ldr	r3, [pc, #40]	; (8004e58 <FreqSweepMenuExitHandler+0x34>)
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	4a09      	ldr	r2, [pc, #36]	; (8004e58 <FreqSweepMenuExitHandler+0x34>)
 8004e32:	f023 0301 	bic.w	r3, r3, #1
 8004e36:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 8004e38:	4b07      	ldr	r3, [pc, #28]	; (8004e58 <FreqSweepMenuExitHandler+0x34>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a06      	ldr	r2, [pc, #24]	; (8004e58 <FreqSweepMenuExitHandler+0x34>)
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	6013      	str	r3, [r2, #0]



	// disable the menu
	_setFreqMenuStatus(ENABLE_FREQ_MAIN_MENU);
 8004e44:	2001      	movs	r0, #1
 8004e46:	f000 f8f7 	bl	8005038 <_setFreqMenuStatus>

	// back to main freq menu
	eNewEvent = evIdle;
 8004e4a:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <FreqSweepMenuExitHandler+0x38>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004e50:	230a      	movs	r3, #10
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	40000c00 	.word	0x40000c00
 8004e5c:	200020d7 	.word	0x200020d7

08004e60 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004e64:	f7fc fcfc 	bl	8001860 <DM_RefreshScreen>

	_setFreqMenuStatus(ENABLE_FREQ_MAIN_MENU);
 8004e68:	2001      	movs	r0, #1
 8004e6a:	f000 f8e5 	bl	8005038 <_setFreqMenuStatus>

	// stay in this state
	eNewEvent = evIdle;
 8004e6e:	4b03      	ldr	r3, [pc, #12]	; (8004e7c <FreqMainMenuEntryHandler+0x1c>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004e74:	230a      	movs	r3, #10
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	200020d7 	.word	0x200020d7

08004e80 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	af00      	add	r7, sp, #0
		printf("FreqMainMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	_setFreqMenuStatus(DISABLE_FREQ_MENU);
 8004e84:	2000      	movs	r0, #0
 8004e86:	f000 f8d7 	bl	8005038 <_setFreqMenuStatus>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8004e8a:	4b06      	ldr	r3, [pc, #24]	; (8004ea4 <FreqMainMenuExitHandler+0x24>)
 8004e8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e90:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 8004e92:	f7fc fce5 	bl	8001860 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8004e96:	4b04      	ldr	r3, [pc, #16]	; (8004ea8 <FreqMainMenuExitHandler+0x28>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004e9c:	2301      	movs	r3, #1
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	40012c00 	.word	0x40012c00
 8004ea8:	200020d7 	.word	0x200020d7

08004eac <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004eb2:	f7fc fcd5 	bl	8001860 <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 8004eb6:	f000 ff33 	bl	8005d20 <FreqO_ResetLastEncoderValue>

	_setFreqMenuStatus(ENABLE_FREQ_PRESET_MENU);
 8004eba:	2002      	movs	r0, #2
 8004ebc:	f000 f8bc 	bl	8005038 <_setFreqMenuStatus>

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8004ec0:	f000 fee0 	bl	8005c84 <FreqO_GetFPresetObject>
 8004ec4:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d008      	beq.n	8004ede <FreqPresetMenuEntryHandler+0x32>
	{
		// set rotary encoder limit to full scale and set centre starting position
		ENCODER_TIMER->CNT = 32768;
 8004ecc:	4b09      	ldr	r3, [pc, #36]	; (8004ef4 <FreqPresetMenuEntryHandler+0x48>)
 8004ece:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ed2:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004ed4:	4b07      	ldr	r3, [pc, #28]	; (8004ef4 <FreqPresetMenuEntryHandler+0x48>)
 8004ed6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004eda:	62da      	str	r2, [r3, #44]	; 0x2c
 8004edc:	e002      	b.n	8004ee4 <FreqPresetMenuEntryHandler+0x38>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 8004ede:	4806      	ldr	r0, [pc, #24]	; (8004ef8 <FreqPresetMenuEntryHandler+0x4c>)
 8004ee0:	f7fc fd04 	bl	80018ec <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8004ee4:	4b05      	ldr	r3, [pc, #20]	; (8004efc <FreqPresetMenuEntryHandler+0x50>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004eea:	230b      	movs	r3, #11
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	40012c00 	.word	0x40012c00
 8004ef8:	0801604c 	.word	0x0801604c
 8004efc:	200020d7 	.word	0x200020d7

08004f00 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuInputHandler Event captured\n");
	#endif

	FreqO_MapEncoderPositionCoarse(SM_GetEncoderValue(ENCODER_NORMAL));
 8004f04:	2000      	movs	r0, #0
 8004f06:	f002 f925 	bl	8007154 <SM_GetEncoderValue>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 fd95 	bl	8005a3c <FreqO_MapEncoderPositionCoarse>

	// stay in this state
	eNewEvent = evIdle;
 8004f12:	4b03      	ldr	r3, [pc, #12]	; (8004f20 <FreqPresetMenuInputHandler+0x20>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004f18:	230b      	movs	r3, #11
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	200020d7 	.word	0x200020d7

08004f24 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004f28:	f7fc fc9a 	bl	8001860 <DM_RefreshScreen>

	// disable the menu
	_setFreqMenuStatus(ENABLE_FREQ_MAIN_MENU);
 8004f2c:	2001      	movs	r0, #1
 8004f2e:	f000 f883 	bl	8005038 <_setFreqMenuStatus>

	// back to main freq menu
	eNewEvent = evIdle;
 8004f32:	4b03      	ldr	r3, [pc, #12]	; (8004f40 <FreqPresetMenuExitHandler+0x1c>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004f38:	230a      	movs	r3, #10
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	200020d7 	.word	0x200020d7

08004f44 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004f48:	f7fc fc8a 	bl	8001860 <DM_RefreshScreen>

	_setFreqMenuStatus(ENABLE_FREQ_ADJUST_MENU);
 8004f4c:	2003      	movs	r0, #3
 8004f4e:	f000 f873 	bl	8005038 <_setFreqMenuStatus>

	// set rotary encoder limit to full scale and set OUTPUT_TIMER "TOP" starting position
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8004f52:	4b07      	ldr	r3, [pc, #28]	; (8004f70 <FreqAdjustMenuEntryHandler+0x2c>)
 8004f54:	4a07      	ldr	r2, [pc, #28]	; (8004f74 <FreqAdjustMenuEntryHandler+0x30>)
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004f5a:	4b06      	ldr	r3, [pc, #24]	; (8004f74 <FreqAdjustMenuEntryHandler+0x30>)
 8004f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f60:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004f62:	4b05      	ldr	r3, [pc, #20]	; (8004f78 <FreqAdjustMenuEntryHandler+0x34>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004f68:	230c      	movs	r3, #12
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	40013400 	.word	0x40013400
 8004f74:	40012c00 	.word	0x40012c00
 8004f78:	200020d7 	.word	0x200020d7

08004f7c <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustFreq();
 8004f80:	f000 fe2c 	bl	8005bdc <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 8004f84:	4b02      	ldr	r3, [pc, #8]	; (8004f90 <FreqAdjustMenuInputHandler+0x14>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004f8a:	230c      	movs	r3, #12
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	200020d7 	.word	0x200020d7

08004f94 <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004f98:	f7fc fc62 	bl	8001860 <DM_RefreshScreen>

	// disable the menu
	_setFreqMenuStatus(ENABLE_FREQ_MAIN_MENU);
 8004f9c:	2001      	movs	r0, #1
 8004f9e:	f000 f84b 	bl	8005038 <_setFreqMenuStatus>

	// back to main freq menu
	eNewEvent = evIdle;
 8004fa2:	4b03      	ldr	r3, [pc, #12]	; (8004fb0 <FreqAdjustMenuExitHandler+0x1c>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004fa8:	230a      	movs	r3, #10
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	200020d7 	.word	0x200020d7

08004fb4 <FreqPrescalerMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuEntryHandler()
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004fb8:	f7fc fc52 	bl	8001860 <DM_RefreshScreen>

	_setFreqMenuStatus(ENABLE_FREQ_PRESCALER_MENU);
 8004fbc:	2005      	movs	r0, #5
 8004fbe:	f000 f83b 	bl	8005038 <_setFreqMenuStatus>

	// set rotary encoder limit to full scale and midway starting position
	ENCODER_TIMER->CNT = 32768;
 8004fc2:	4b07      	ldr	r3, [pc, #28]	; (8004fe0 <FreqPrescalerMenuEntryHandler+0x2c>)
 8004fc4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004fc8:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8004fca:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <FreqPrescalerMenuEntryHandler+0x2c>)
 8004fcc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fd0:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 8004fd2:	4b04      	ldr	r3, [pc, #16]	; (8004fe4 <FreqPrescalerMenuEntryHandler+0x30>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 8004fd8:	230e      	movs	r3, #14
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40012c00 	.word	0x40012c00
 8004fe4:	200020d7 	.word	0x200020d7

08004fe8 <FreqPrescalerMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuInputHandler()
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustPrescaler();
 8004fec:	f000 fe22 	bl	8005c34 <FreqO_AdjustPrescaler>

	// stay in this state
	eNewEvent = evIdle;
 8004ff0:	4b02      	ldr	r3, [pc, #8]	; (8004ffc <FreqPrescalerMenuInputHandler+0x14>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	701a      	strb	r2, [r3, #0]
	return Freq_Prescaler_Menu_State;
 8004ff6:	230e      	movs	r3, #14
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	200020d7 	.word	0x200020d7

08005000 <FreqPrescalerMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPrescalerMenuExitHandler()
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPrescalerMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005004:	f7fc fc2c 	bl	8001860 <DM_RefreshScreen>

	// disable the menu
	_setFreqMenuStatus(ENABLE_FREQ_MAIN_MENU);
 8005008:	2001      	movs	r0, #1
 800500a:	f000 f815 	bl	8005038 <_setFreqMenuStatus>

	// back to main freq menu
	eNewEvent = evIdle;
 800500e:	4b03      	ldr	r3, [pc, #12]	; (800501c <FreqPrescalerMenuExitHandler+0x1c>)
 8005010:	2200      	movs	r2, #0
 8005012:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8005014:	230a      	movs	r3, #10
}
 8005016:	4618      	mov	r0, r3
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	200020d7 	.word	0x200020d7

08005020 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8005024:	4b03      	ldr	r3, [pc, #12]	; (8005034 <FreqMenu_getStatus+0x14>)
 8005026:	781b      	ldrb	r3, [r3, #0]
}
 8005028:	4618      	mov	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	200020da 	.word	0x200020da

08005038 <_setFreqMenuStatus>:
 *	@param None
 *	@retval None
 *
 */
void _setFreqMenuStatus(eFreqMenu_Status newStatus)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	4603      	mov	r3, r0
 8005040:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = newStatus;
 8005042:	4a04      	ldr	r2, [pc, #16]	; (8005054 <_setFreqMenuStatus+0x1c>)
 8005044:	79fb      	ldrb	r3, [r7, #7]
 8005046:	7013      	strb	r3, [r2, #0]
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr
 8005054:	200020da 	.word	0x200020da

08005058 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800505c:	f7fc fc00 	bl	8001860 <DM_RefreshScreen>

	_setFuncMenuStatus(ENABLE_FUNC_MAIN_MENU);
 8005060:	2001      	movs	r0, #1
 8005062:	f000 f8e5 	bl	8005230 <_setFuncMenuStatus>

	eNewEvent = evIdle;
 8005066:	4b03      	ldr	r3, [pc, #12]	; (8005074 <FuncMainMenuEntryHandler+0x1c>)
 8005068:	2200      	movs	r2, #0
 800506a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800506c:	2303      	movs	r3, #3
}
 800506e:	4618      	mov	r0, r3
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	200020d7 	.word	0x200020d7

08005078 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8005078:	b580      	push	{r7, lr}
 800507a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuExitHandler Event captured\n");
	#endif

	_setFuncMenuStatus(DISABLE_FUNC_MENU);
 800507c:	2000      	movs	r0, #0
 800507e:	f000 f8d7 	bl	8005230 <_setFuncMenuStatus>

	// reset the encoder range
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8005082:	2002      	movs	r0, #2
 8005084:	f000 fa70 	bl	8005568 <ToplevelMenu_setStatus>

	DM_RefreshScreen();
 8005088:	f7fc fbea 	bl	8001860 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 800508c:	4b02      	ldr	r3, [pc, #8]	; (8005098 <FuncMainMenuExitHandler+0x20>)
 800508e:	2200      	movs	r2, #0
 8005090:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8005092:	2301      	movs	r3, #1
}
 8005094:	4618      	mov	r0, r3
 8005096:	bd80      	pop	{r7, pc}
 8005098:	200020d7 	.word	0x200020d7

0800509c <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80050a0:	f7fc fbde 	bl	8001860 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 80050a4:	f000 ff6a 	bl	8005f7c <FuncO_ResetLastEncoderValue>

	_setFuncMenuStatus(ENABLE_FUNC_SIGNAL_MENU);
 80050a8:	2002      	movs	r0, #2
 80050aa:	f000 f8c1 	bl	8005230 <_setFuncMenuStatus>

	ENCODER_TIMER->CNT = 32768;
 80050ae:	4b07      	ldr	r3, [pc, #28]	; (80050cc <FuncSignalMenuEntryHandler+0x30>)
 80050b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80050b4:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80050b6:	4b05      	ldr	r3, [pc, #20]	; (80050cc <FuncSignalMenuEntryHandler+0x30>)
 80050b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050bc:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 80050be:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <FuncSignalMenuEntryHandler+0x34>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80050c4:	2304      	movs	r3, #4
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40012c00 	.word	0x40012c00
 80050d0:	200020d7 	.word	0x200020d7

080050d4 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuInputHandler Event captured\n");
	#endif

	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 80050d8:	2000      	movs	r0, #0
 80050da:	f002 f83b 	bl	8007154 <SM_GetEncoderValue>
 80050de:	4603      	mov	r3, r0
 80050e0:	4618      	mov	r0, r3
 80050e2:	f000 ff57 	bl	8005f94 <FuncO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 80050e6:	4b03      	ldr	r3, [pc, #12]	; (80050f4 <FuncSignalMenuInputHandler+0x20>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80050ec:	2304      	movs	r3, #4
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	200020d7 	.word	0x200020d7

080050f8 <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuExitHandler Event captured\n");
	#endif

	// disable the menu
	_setFuncMenuStatus(ENABLE_FUNC_MAIN_MENU);
 80050fc:	2001      	movs	r0, #1
 80050fe:	f000 f897 	bl	8005230 <_setFuncMenuStatus>

	DM_RefreshScreen();
 8005102:	f7fc fbad 	bl	8001860 <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 8005106:	f002 f8c7 	bl	8007298 <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 800510a:	4b03      	ldr	r3, [pc, #12]	; (8005118 <FuncSignalMenuExitHandler+0x20>)
 800510c:	2200      	movs	r2, #0
 800510e:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8005110:	2303      	movs	r3, #3
}
 8005112:	4618      	mov	r0, r3
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	200020d7 	.word	0x200020d7

0800511c <FuncAuxMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuEntryHandler(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005120:	f7fc fb9e 	bl	8001860 <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 8005124:	f000 ff2a 	bl	8005f7c <FuncO_ResetLastEncoderValue>

	_setFuncMenuStatus(ENABLE_FUNC_AUX_MENU);
 8005128:	2003      	movs	r0, #3
 800512a:	f000 f881 	bl	8005230 <_setFuncMenuStatus>

	ENCODER_TIMER->CNT = 32768;
 800512e:	4b07      	ldr	r3, [pc, #28]	; (800514c <FuncAuxMenuEntryHandler+0x30>)
 8005130:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005134:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 8005136:	4b05      	ldr	r3, [pc, #20]	; (800514c <FuncAuxMenuEntryHandler+0x30>)
 8005138:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800513c:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 800513e:	4b04      	ldr	r3, [pc, #16]	; (8005150 <FuncAuxMenuEntryHandler+0x34>)
 8005140:	2200      	movs	r2, #0
 8005142:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 8005144:	2305      	movs	r3, #5
}
 8005146:	4618      	mov	r0, r3
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	40012c00 	.word	0x40012c00
 8005150:	200020d7 	.word	0x200020d7
 8005154:	00000000 	.word	0x00000000

08005158 <FuncAuxMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuInputHandler(void)
{
 8005158:	b590      	push	{r4, r7, lr}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuInputHandler Event captured\n");
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 800515e:	f002 f87f 	bl	8007260 <SM_IsFuncPwmDutyMode>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01a      	beq.n	800519e <FuncAuxMenuInputHandler+0x46>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_NORMAL);
 8005168:	2000      	movs	r0, #0
 800516a:	f001 fff3 	bl	8007154 <SM_GetEncoderValue>
 800516e:	4603      	mov	r3, r0
 8005170:	80fb      	strh	r3, [r7, #6]
		PWM_AUX_OUT_TIM->CCR1 = (pow(enc_value, 2));
 8005172:	88fb      	ldrh	r3, [r7, #6]
 8005174:	4618      	mov	r0, r3
 8005176:	f7fb f9ed 	bl	8000554 <__aeabi_ui2d>
 800517a:	4603      	mov	r3, r0
 800517c:	460c      	mov	r4, r1
 800517e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 80051c0 <FuncAuxMenuInputHandler+0x68>
 8005182:	ec44 3b10 	vmov	d0, r3, r4
 8005186:	f00f fa07 	bl	8014598 <pow>
 800518a:	ec53 2b10 	vmov	r2, r3, d0
 800518e:	4c0e      	ldr	r4, [pc, #56]	; (80051c8 <FuncAuxMenuInputHandler+0x70>)
 8005190:	4610      	mov	r0, r2
 8005192:	4619      	mov	r1, r3
 8005194:	f7fb fd30 	bl	8000bf8 <__aeabi_d2uiz>
 8005198:	4603      	mov	r3, r0
 800519a:	6363      	str	r3, [r4, #52]	; 0x34
 800519c:	e006      	b.n	80051ac <FuncAuxMenuInputHandler+0x54>
		//BO_SetPwmSignalOffsetForDuty(BO_GetOutputBias() + SM_GetEncoderValue(ENCODER_NORMAL));

	}
	else
	{
		FuncO_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 800519e:	2000      	movs	r0, #0
 80051a0:	f001 ffd8 	bl	8007154 <SM_GetEncoderValue>
 80051a4:	4603      	mov	r3, r0
 80051a6:	4618      	mov	r0, r3
 80051a8:	f000 ff2e 	bl	8006008 <FuncO_MapEncoderPositionToAuxOutput>
	}

	eNewEvent = evIdle;
 80051ac:	4b07      	ldr	r3, [pc, #28]	; (80051cc <FuncAuxMenuInputHandler+0x74>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 80051b2:	2305      	movs	r3, #5
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd90      	pop	{r4, r7, pc}
 80051bc:	f3af 8000 	nop.w
 80051c0:	00000000 	.word	0x00000000
 80051c4:	40000000 	.word	0x40000000
 80051c8:	40000400 	.word	0x40000400
 80051cc:	200020d7 	.word	0x200020d7

080051d0 <FuncAuxToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncAuxToggleDutyMode()
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 80051d4:	f002 f850 	bl	8007278 <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 80051d8:	4b04      	ldr	r3, [pc, #16]	; (80051ec <FuncAuxToggleDutyMode+0x1c>)
 80051da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80051de:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 80051e0:	4b03      	ldr	r3, [pc, #12]	; (80051f0 <FuncAuxToggleDutyMode+0x20>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 80051e6:	2305      	movs	r3, #5
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	40012c00 	.word	0x40012c00
 80051f0:	200020d7 	.word	0x200020d7

080051f4 <FuncAuxMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuExitHandler()
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuExitHandler Event captured\n");
	#endif

	// disable the menu
	_setFuncMenuStatus(ENABLE_FUNC_MAIN_MENU);
 80051f8:	2001      	movs	r0, #1
 80051fa:	f000 f819 	bl	8005230 <_setFuncMenuStatus>

	SM_ResetFuncPwmDutyMode();
 80051fe:	f002 f84b 	bl	8007298 <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 8005202:	f7fc fb2d 	bl	8001860 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8005206:	4b03      	ldr	r3, [pc, #12]	; (8005214 <FuncAuxMenuExitHandler+0x20>)
 8005208:	2200      	movs	r2, #0
 800520a:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 800520c:	2303      	movs	r3, #3
}
 800520e:	4618      	mov	r0, r3
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	200020d7 	.word	0x200020d7

08005218 <FuncMenu_getStatus>:
 *	@param None
 *	@retval eFuncMenu_Status enum for current menu state
 *
 */
eFuncMenu_Status FuncMenu_getStatus()
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 800521c:	4b03      	ldr	r3, [pc, #12]	; (800522c <FuncMenu_getStatus+0x14>)
 800521e:	781b      	ldrb	r3, [r3, #0]
}
 8005220:	4618      	mov	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	200020db 	.word	0x200020db

08005230 <_setFuncMenuStatus>:
 *	@param eFuncMenu_Status enum for next menu state
 *	@retval None
 *
 */
void _setFuncMenuStatus(eFuncMenu_Status newStatus)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	4603      	mov	r3, r0
 8005238:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = newStatus;
 800523a:	4a04      	ldr	r2, [pc, #16]	; (800524c <_setFuncMenuStatus+0x1c>)
 800523c:	79fb      	ldrb	r3, [r7, #7]
 800523e:	7013      	strb	r3, [r2, #0]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	200020db 	.word	0x200020db

08005250 <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 8005250:	b580      	push	{r7, lr}
 8005252:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005254:	f7fc fb04 	bl	8001860 <DM_RefreshScreen>

	_setGainMenuStatus(ENABLE_GAIN_MAIN_MENU);
 8005258:	2001      	movs	r0, #1
 800525a:	f000 f907 	bl	800546c <_setGainMenuStatus>

	eNewEvent = evIdle;
 800525e:	4b03      	ldr	r3, [pc, #12]	; (800526c <GainMainMenuEntryHandler+0x1c>)
 8005260:	2200      	movs	r2, #0
 8005262:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8005264:	2306      	movs	r3, #6
}
 8005266:	4618      	mov	r0, r3
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	200020d7 	.word	0x200020d7

08005270 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8005270:	b580      	push	{r7, lr}
 8005272:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuExitHandler Event captured\n");
	#endif

	_setGainMenuStatus(DISABLE_GAIN_MENU);
 8005274:	2000      	movs	r0, #0
 8005276:	f000 f8f9 	bl	800546c <_setGainMenuStatus>

	DM_RefreshScreen();
 800527a:	f7fc faf1 	bl	8001860 <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 800527e:	4b03      	ldr	r3, [pc, #12]	; (800528c <GainMainMenuExitHandler+0x1c>)
 8005280:	2200      	movs	r2, #0
 8005282:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8005284:	2301      	movs	r3, #1
}
 8005286:	4618      	mov	r0, r3
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	200020d7 	.word	0x200020d7

08005290 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005296:	f7fc fae3 	bl	8001860 <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 800529a:	f001 f8ab 	bl	80063f4 <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 800529e:	f002 f807 	bl	80072b0 <VPP_ResetLastEncoderValue>

	_setGainMenuStatus(ENABLE_GAIN_SIGNAL_MENU);
 80052a2:	2002      	movs	r0, #2
 80052a4:	f000 f8e2 	bl	800546c <_setGainMenuStatus>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80052a8:	2000      	movs	r0, #0
 80052aa:	f001 fcd7 	bl	8006c5c <SM_GetOutputChannel>
 80052ae:	4603      	mov	r3, r0
 80052b0:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80052b4:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d008      	beq.n	80052ce <GainSignalMenuEntryHandler+0x3e>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 80052bc:	4b09      	ldr	r3, [pc, #36]	; (80052e4 <GainSignalMenuEntryHandler+0x54>)
 80052be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80052c2:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 80052c4:	4b07      	ldr	r3, [pc, #28]	; (80052e4 <GainSignalMenuEntryHandler+0x54>)
 80052c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80052cc:	e002      	b.n	80052d4 <GainSignalMenuEntryHandler+0x44>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80052ce:	4806      	ldr	r0, [pc, #24]	; (80052e8 <GainSignalMenuEntryHandler+0x58>)
 80052d0:	f7fc fb0c 	bl	80018ec <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80052d4:	4b05      	ldr	r3, [pc, #20]	; (80052ec <GainSignalMenuEntryHandler+0x5c>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 80052da:	2307      	movs	r3, #7
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3708      	adds	r7, #8
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40012c00 	.word	0x40012c00
 80052e8:	08016088 	.word	0x08016088
 80052ec:	200020d7 	.word	0x200020d7

080052f0 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler(eSystemEvent pEvent)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	4603      	mov	r3, r0
 80052f8:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuInputHandler Event captured\n");
	#endif


	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 80052fa:	2000      	movs	r0, #0
 80052fc:	f001 fcae 	bl	8006c5c <SM_GetOutputChannel>
 8005300:	4603      	mov	r3, r0
 8005302:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005306:	60fb      	str	r3, [r7, #12]

	switch(pEvent)
 8005308:	79fb      	ldrb	r3, [r7, #7]
 800530a:	3b01      	subs	r3, #1
 800530c:	2b04      	cmp	r3, #4
 800530e:	d834      	bhi.n	800537a <GainSignalMenuInputHandler+0x8a>
 8005310:	a201      	add	r2, pc, #4	; (adr r2, 8005318 <GainSignalMenuInputHandler+0x28>)
 8005312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005316:	bf00      	nop
 8005318:	0800535b 	.word	0x0800535b
 800531c:	08005363 	.word	0x08005363
 8005320:	0800536b 	.word	0x0800536b
 8005324:	08005373 	.word	0x08005373
 8005328:	0800532d 	.word	0x0800532d
	{
		case evEncoderSet:

			if(tmpFuncProfile)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d025      	beq.n	800537e <GainSignalMenuInputHandler+0x8e>
			{
				if(tmpFuncProfile->func == PWM_FUNC_MODE)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	2b06      	cmp	r3, #6
 8005338:	d107      	bne.n	800534a <GainSignalMenuInputHandler+0x5a>
				{
					GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_INVERSE));
 800533a:	2001      	movs	r0, #1
 800533c:	f001 ff0a 	bl	8007154 <SM_GetEncoderValue>
 8005340:	4603      	mov	r3, r0
 8005342:	4618      	mov	r0, r3
 8005344:	f001 f862 	bl	800640c <GO_MapEncoderPositionToSignalOutput>
				else
				{
					VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
				}
			}
			break;
 8005348:	e019      	b.n	800537e <GainSignalMenuInputHandler+0x8e>
					VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 800534a:	2000      	movs	r0, #0
 800534c:	f001 ff02 	bl	8007154 <SM_GetEncoderValue>
 8005350:	4603      	mov	r3, r0
 8005352:	4618      	mov	r0, r3
 8005354:	f002 f91e 	bl	8007594 <VPP_MapEncoderPositionToSignalOutput>
			break;
 8005358:	e011      	b.n	800537e <GainSignalMenuInputHandler+0x8e>

		case evBlueBtn:
			VPP_ApplyProfileToSignal(VPP18);
 800535a:	2011      	movs	r0, #17
 800535c:	f001 ffb4 	bl	80072c8 <VPP_ApplyProfileToSignal>
			break;
 8005360:	e00e      	b.n	8005380 <GainSignalMenuInputHandler+0x90>

		case evGreenBtn:
			VPP_ApplyProfileToSignal(VPP33);
 8005362:	2020      	movs	r0, #32
 8005364:	f001 ffb0 	bl	80072c8 <VPP_ApplyProfileToSignal>
			break;
 8005368:	e00a      	b.n	8005380 <GainSignalMenuInputHandler+0x90>

		case evYellowBtn:
			VPP_ApplyProfileToSignal(VPP50);
 800536a:	2031      	movs	r0, #49	; 0x31
 800536c:	f001 ffac 	bl	80072c8 <VPP_ApplyProfileToSignal>
			break;
 8005370:	e006      	b.n	8005380 <GainSignalMenuInputHandler+0x90>

		case evRedBtn:
			VPP_ApplyProfileToSignal(VPP90);
 8005372:	2059      	movs	r0, #89	; 0x59
 8005374:	f001 ffa8 	bl	80072c8 <VPP_ApplyProfileToSignal>
			break;
 8005378:	e002      	b.n	8005380 <GainSignalMenuInputHandler+0x90>

		default:
			break;
 800537a:	bf00      	nop
 800537c:	e000      	b.n	8005380 <GainSignalMenuInputHandler+0x90>
			break;
 800537e:	bf00      	nop
	}

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	//

	eNewEvent = evIdle;
 8005380:	4b03      	ldr	r3, [pc, #12]	; (8005390 <GainSignalMenuInputHandler+0xa0>)
 8005382:	2200      	movs	r2, #0
 8005384:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 8005386:	2307      	movs	r3, #7
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	200020d7 	.word	0x200020d7

08005394 <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 8005394:	b580      	push	{r7, lr}
 8005396:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuExitHandler Event captured\n");
	#endif

	_setGainMenuStatus(ENABLE_GAIN_MAIN_MENU);
 8005398:	2001      	movs	r0, #1
 800539a:	f000 f867 	bl	800546c <_setGainMenuStatus>

	DM_RefreshScreen();
 800539e:	f7fc fa5f 	bl	8001860 <DM_RefreshScreen>

	eNewEvent = evIdle;
 80053a2:	4b03      	ldr	r3, [pc, #12]	; (80053b0 <GainSignalMenuExitHandler+0x1c>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 80053a8:	2306      	movs	r3, #6
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	200020d7 	.word	0x200020d7

080053b4 <GainAuxMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuEntryHandler()
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80053ba:	f7fc fa51 	bl	8001860 <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 80053be:	f001 ff77 	bl	80072b0 <VPP_ResetLastEncoderValue>

	_setGainMenuStatus(ENABLE_GAIN_Aux_MENU);
 80053c2:	2003      	movs	r0, #3
 80053c4:	f000 f852 	bl	800546c <_setGainMenuStatus>

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile;
 80053c8:	2001      	movs	r0, #1
 80053ca:	f001 fc47 	bl	8006c5c <SM_GetOutputChannel>
 80053ce:	4603      	mov	r3, r0
 80053d0:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80053d4:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d008      	beq.n	80053ee <GainAuxMenuEntryHandler+0x3a>
	{
		//ENCODER_TIMER->CNT = pTmpVppPreset->epos;
		//ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;

		// set to full range and mid starting position
		ENCODER_TIMER->CNT = 32768;
 80053dc:	4b09      	ldr	r3, [pc, #36]	; (8005404 <GainAuxMenuEntryHandler+0x50>)
 80053de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80053e2:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 80053e4:	4b07      	ldr	r3, [pc, #28]	; (8005404 <GainAuxMenuEntryHandler+0x50>)
 80053e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053ea:	62da      	str	r2, [r3, #44]	; 0x2c
 80053ec:	e002      	b.n	80053f4 <GainAuxMenuEntryHandler+0x40>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80053ee:	4806      	ldr	r0, [pc, #24]	; (8005408 <GainAuxMenuEntryHandler+0x54>)
 80053f0:	f7fc fa7c 	bl	80018ec <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80053f4:	4b05      	ldr	r3, [pc, #20]	; (800540c <GainAuxMenuEntryHandler+0x58>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 80053fa:	2308      	movs	r3, #8
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	40012c00 	.word	0x40012c00
 8005408:	08016088 	.word	0x08016088
 800540c:	200020d7 	.word	0x200020d7

08005410 <GainAuxMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuInputHandler()
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuInputHandler Event captured\n");
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_INVERSE));
	VPP_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_NORMAL));
 8005414:	2000      	movs	r0, #0
 8005416:	f001 fe9d 	bl	8007154 <SM_GetEncoderValue>
 800541a:	4603      	mov	r3, r0
 800541c:	4618      	mov	r0, r3
 800541e:	f002 f8f3 	bl	8007608 <VPP_MapEncoderPositionToAuxOutput>

	eNewEvent = evYellowBtn;
 8005422:	4b03      	ldr	r3, [pc, #12]	; (8005430 <GainAuxMenuInputHandler+0x20>)
 8005424:	2203      	movs	r2, #3
 8005426:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 8005428:	2308      	movs	r3, #8
}
 800542a:	4618      	mov	r0, r3
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	200020d7 	.word	0x200020d7

08005434 <GainAuxMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuExitHandler()
{
 8005434:	b580      	push	{r7, lr}
 8005436:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuExitHandler Event captured\n");
	#endif

	_setGainMenuStatus(ENABLE_GAIN_MAIN_MENU);
 8005438:	2001      	movs	r0, #1
 800543a:	f000 f817 	bl	800546c <_setGainMenuStatus>

	DM_RefreshScreen();
 800543e:	f7fc fa0f 	bl	8001860 <DM_RefreshScreen>

	eNewEvent = evIdle;
 8005442:	4b03      	ldr	r3, [pc, #12]	; (8005450 <GainAuxMenuExitHandler+0x1c>)
 8005444:	2200      	movs	r2, #0
 8005446:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8005448:	2306      	movs	r3, #6
}
 800544a:	4618      	mov	r0, r3
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	200020d7 	.word	0x200020d7

08005454 <GainMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eGainMenu_Status GainMenu_getStatus()
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8005458:	4b03      	ldr	r3, [pc, #12]	; (8005468 <GainMenu_getStatus+0x14>)
 800545a:	781b      	ldrb	r3, [r3, #0]
}
 800545c:	4618      	mov	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	200020dc 	.word	0x200020dc

0800546c <_setGainMenuStatus>:
 *	@param eFuncMenu_Status enum for next menu state
 *	@retval None
 *
 */
void _setGainMenuStatus(eGainMenu_Status newStatus)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	71fb      	strb	r3, [r7, #7]
	eNextGainMenuStatus = newStatus;
 8005476:	4a04      	ldr	r2, [pc, #16]	; (8005488 <_setGainMenuStatus+0x1c>)
 8005478:	79fb      	ldrb	r3, [r7, #7]
 800547a:	7013      	strb	r3, [r2, #0]
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr
 8005488:	200020dc 	.word	0x200020dc

0800548c <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005490:	f7fc f9e6 	bl	8001860 <DM_RefreshScreen>

	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8005494:	2002      	movs	r0, #2
 8005496:	f000 f867 	bl	8005568 <ToplevelMenu_setStatus>




	// stay in this state
	eNewEvent = evIdle;
 800549a:	4b03      	ldr	r3, [pc, #12]	; (80054a8 <ToplevelOutputMenuEntryHandler+0x1c>)
 800549c:	2200      	movs	r2, #0
 800549e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80054a0:	2301      	movs	r3, #1
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	200020d7 	.word	0x200020d7

080054ac <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80054b0:	f7fc f9d6 	bl	8001860 <DM_RefreshScreen>

	// disable the menu
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_MAIN_MENU);
 80054b4:	2001      	movs	r0, #1
 80054b6:	f000 f857 	bl	8005568 <ToplevelMenu_setStatus>

	// back to main freq menu
	eNewEvent = evIdle;
 80054ba:	4b03      	ldr	r3, [pc, #12]	; (80054c8 <ToplevelOutputMenuExitHandler+0x1c>)
 80054bc:	2200      	movs	r2, #0
 80054be:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	200020d7 	.word	0x200020d7

080054cc <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80054d0:	f7fc f9c6 	bl	8001860 <DM_RefreshScreen>

	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_INPUT_MENU);
 80054d4:	2003      	movs	r0, #3
 80054d6:	f000 f847 	bl	8005568 <ToplevelMenu_setStatus>




	// stay in this state
	eNewEvent = evIdle;
 80054da:	4b03      	ldr	r3, [pc, #12]	; (80054e8 <ToplevelInputMenuEntryHandler+0x1c>)
 80054dc:	2200      	movs	r2, #0
 80054de:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 80054e0:	2302      	movs	r3, #2
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	200020d7 	.word	0x200020d7

080054ec <ToplevelInputMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuInputHandler(eSystemEvent pEvent)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	4603      	mov	r3, r0
 80054f4:	71fb      	strb	r3, [r7, #7]
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuInputHandler Event captured\n");
	#endif


		switch(pEvent)
 80054f6:	79fb      	ldrb	r3, [r7, #7]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d002      	beq.n	8005502 <ToplevelInputMenuInputHandler+0x16>
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d003      	beq.n	8005508 <ToplevelInputMenuInputHandler+0x1c>
				// re-enable the trigger input for new mode
				ToplevelInputMenuInputHandler(evBlueBtn);
				break;

			default:
				break;
 8005500:	e00b      	b.n	800551a <ToplevelInputMenuInputHandler+0x2e>
				IT_ArbitrateInputTrigger();
 8005502:	f001 f86f 	bl	80065e4 <IT_ArbitrateInputTrigger>
				break;
 8005506:	e008      	b.n	800551a <ToplevelInputMenuInputHandler+0x2e>
				IT_CycleInputTriggerMode();
 8005508:	f001 f922 	bl	8006750 <IT_CycleInputTriggerMode>
				ToplevelInputMenuInputHandler(evBlueBtn);
 800550c:	2001      	movs	r0, #1
 800550e:	f7ff ffed 	bl	80054ec <ToplevelInputMenuInputHandler>
				ToplevelInputMenuInputHandler(evBlueBtn);
 8005512:	2001      	movs	r0, #1
 8005514:	f7ff ffea 	bl	80054ec <ToplevelInputMenuInputHandler>
				break;
 8005518:	bf00      	nop
		}
	// stay in this menu state
	eNewEvent = evIdle;
 800551a:	4b04      	ldr	r3, [pc, #16]	; (800552c <ToplevelInputMenuInputHandler+0x40>)
 800551c:	2200      	movs	r2, #0
 800551e:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 8005520:	2302      	movs	r3, #2
}
 8005522:	4618      	mov	r0, r3
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	200020d7 	.word	0x200020d7

08005530 <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8005534:	f7fc f994 	bl	8001860 <DM_RefreshScreen>

	// disable the menu
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_MAIN_MENU);
 8005538:	2001      	movs	r0, #1
 800553a:	f000 f815 	bl	8005568 <ToplevelMenu_setStatus>

	// back to main freq menu
	eNewEvent = evIdle;
 800553e:	4b03      	ldr	r3, [pc, #12]	; (800554c <ToplevelInputMenuExitHandler+0x1c>)
 8005540:	2200      	movs	r2, #0
 8005542:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	200020d7 	.word	0x200020d7

08005550 <ToplevelMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8005550:	b480      	push	{r7}
 8005552:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 8005554:	4b03      	ldr	r3, [pc, #12]	; (8005564 <ToplevelMenu_getStatus+0x14>)
 8005556:	781b      	ldrb	r3, [r3, #0]
}
 8005558:	4618      	mov	r0, r3
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	20000001 	.word	0x20000001

08005568 <ToplevelMenu_setStatus>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	4603      	mov	r3, r0
 8005570:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 8005572:	4a04      	ldr	r2, [pc, #16]	; (8005584 <ToplevelMenu_setStatus+0x1c>)
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	7013      	strb	r3, [r2, #0]
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr
 8005584:	20000001 	.word	0x20000001

08005588 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8005590:	4b07      	ldr	r3, [pc, #28]	; (80055b0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8005592:	695a      	ldr	r2, [r3, #20]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4013      	ands	r3, r2
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	429a      	cmp	r2, r3
 800559c:	d101      	bne.n	80055a2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800559e:	2301      	movs	r3, #1
 80055a0:	e000      	b.n	80055a4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr
 80055b0:	40010400 	.word	0x40010400

080055b4 <IM_Init>:
uint16_t encbtn_last_interrupt_time = 0;
uint16_t encpos_last_interrupt_time = 0;


void IM_Init()
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 80055b8:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <IM_Init+0x1c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a04      	ldr	r2, [pc, #16]	; (80055d0 <IM_Init+0x1c>)
 80055be:	f043 0301 	orr.w	r3, r3, #1
 80055c2:	6013      	str	r3, [r2, #0]



}
 80055c4:	bf00      	nop
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	40014400 	.word	0x40014400

080055d4 <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
	#ifdef ENABLE_PWM_SWEEP
		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
	#endif	//ENABLE_PWM_SWEEP

		// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 80055d8:	4b26      	ldr	r3, [pc, #152]	; (8005674 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0310 	and.w	r3, r3, #16
 80055e0:	2b10      	cmp	r3, #16
 80055e2:	d11c      	bne.n	800561e <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 80055e4:	4b24      	ldr	r3, [pc, #144]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 80055e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e8:	ee07 3a90 	vmov	s15, r3
 80055ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80055f0:	4b22      	ldr	r3, [pc, #136]	; (800567c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 80055f2:	edd3 7a00 	vldr	s15, [r3]
 80055f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055fe:	db09      	blt.n	8005614 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8005600:	4b1f      	ldr	r3, [pc, #124]	; (8005680 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8005602:	edd3 7a00 	vldr	s15, [r3]
 8005606:	4b1c      	ldr	r3, [pc, #112]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005608:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800560c:	ee17 2a90 	vmov	r2, s15
 8005610:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8005612:	e029      	b.n	8005668 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 8005614:	4b18      	ldr	r3, [pc, #96]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005618:	3201      	adds	r2, #1
 800561a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800561c:	e024      	b.n	8005668 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 800561e:	4b16      	ldr	r3, [pc, #88]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005622:	2b01      	cmp	r3, #1
 8005624:	d104      	bne.n	8005630 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8005626:	4b14      	ldr	r3, [pc, #80]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005628:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800562c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800562e:	e01b      	b.n	8005668 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8005630:	4b11      	ldr	r3, [pc, #68]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005634:	ee07 3a90 	vmov	s15, r3
 8005638:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800563c:	4b10      	ldr	r3, [pc, #64]	; (8005680 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 800563e:	edd3 7a00 	vldr	s15, [r3]
 8005642:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800564a:	d809      	bhi.n	8005660 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 800564c:	4b0b      	ldr	r3, [pc, #44]	; (800567c <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 800564e:	edd3 7a00 	vldr	s15, [r3]
 8005652:	4b09      	ldr	r3, [pc, #36]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005654:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005658:	ee17 2a90 	vmov	r2, s15
 800565c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800565e:	e003      	b.n	8005668 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8005660:	4b05      	ldr	r3, [pc, #20]	; (8005678 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8005662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005664:	3a01      	subs	r2, #1
 8005666:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005668:	bf00      	nop
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40000c00 	.word	0x40000c00
 8005678:	40013400 	.word	0x40013400
 800567c:	20000128 	.word	0x20000128
 8005680:	20000124 	.word	0x20000124

08005684 <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800568a:	4b0f      	ldr	r3, [pc, #60]	; (80056c8 <IM_BTN1_EXTI14_Handler+0x44>)
 800568c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005690:	88fb      	ldrh	r3, [r7, #6]
 8005692:	4a0e      	ldr	r2, [pc, #56]	; (80056cc <IM_BTN1_EXTI14_Handler+0x48>)
 8005694:	8812      	ldrh	r2, [r2, #0]
 8005696:	1a9b      	subs	r3, r3, r2
 8005698:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800569c:	dd0c      	ble.n	80056b8 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 800569e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80056a2:	f7ff ff71 	bl	8005588 <LL_EXTI_IsActiveFlag_0_31>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d005      	beq.n	80056b8 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 80056ac:	2001      	movs	r0, #1
 80056ae:	f7ff fa7f 	bl	8004bb0 <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 80056b2:	4807      	ldr	r0, [pc, #28]	; (80056d0 <IM_BTN1_EXTI14_Handler+0x4c>)
 80056b4:	f00c fe58 	bl	8012368 <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 80056b8:	4a04      	ldr	r2, [pc, #16]	; (80056cc <IM_BTN1_EXTI14_Handler+0x48>)
 80056ba:	88fb      	ldrh	r3, [r7, #6]
 80056bc:	8013      	strh	r3, [r2, #0]


}
 80056be:	bf00      	nop
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	40014400 	.word	0x40014400
 80056cc:	200020de 	.word	0x200020de
 80056d0:	080160c0 	.word	0x080160c0

080056d4 <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80056da:	4b0f      	ldr	r3, [pc, #60]	; (8005718 <IM_BTN2_EXTI15_Handler+0x44>)
 80056dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056de:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80056e0:	88fb      	ldrh	r3, [r7, #6]
 80056e2:	4a0e      	ldr	r2, [pc, #56]	; (800571c <IM_BTN2_EXTI15_Handler+0x48>)
 80056e4:	8812      	ldrh	r2, [r2, #0]
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80056ec:	dd0c      	ble.n	8005708 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 80056ee:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80056f2:	f7ff ff49 	bl	8005588 <LL_EXTI_IsActiveFlag_0_31>
 80056f6:	4603      	mov	r3, r0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d005      	beq.n	8005708 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 80056fc:	2003      	movs	r0, #3
 80056fe:	f7ff fa57 	bl	8004bb0 <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8005702:	4807      	ldr	r0, [pc, #28]	; (8005720 <IM_BTN2_EXTI15_Handler+0x4c>)
 8005704:	f00c fe30 	bl	8012368 <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8005708:	4a04      	ldr	r2, [pc, #16]	; (800571c <IM_BTN2_EXTI15_Handler+0x48>)
 800570a:	88fb      	ldrh	r3, [r7, #6]
 800570c:	8013      	strh	r3, [r2, #0]


}
 800570e:	bf00      	nop
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}
 8005716:	bf00      	nop
 8005718:	40014400 	.word	0x40014400
 800571c:	200020e0 	.word	0x200020e0
 8005720:	080160d8 	.word	0x080160d8

08005724 <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800572a:	4b0e      	ldr	r3, [pc, #56]	; (8005764 <IM_BTN3_EXTI0_Handler+0x40>)
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8005730:	88fb      	ldrh	r3, [r7, #6]
 8005732:	4a0d      	ldr	r2, [pc, #52]	; (8005768 <IM_BTN3_EXTI0_Handler+0x44>)
 8005734:	8812      	ldrh	r2, [r2, #0]
 8005736:	1a9b      	subs	r3, r3, r2
 8005738:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800573c:	dd0b      	ble.n	8005756 <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 800573e:	2001      	movs	r0, #1
 8005740:	f7ff ff22 	bl	8005588 <LL_EXTI_IsActiveFlag_0_31>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d005      	beq.n	8005756 <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 800574a:	2004      	movs	r0, #4
 800574c:	f7ff fa30 	bl	8004bb0 <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8005750:	4806      	ldr	r0, [pc, #24]	; (800576c <IM_BTN3_EXTI0_Handler+0x48>)
 8005752:	f00c fe09 	bl	8012368 <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8005756:	4a04      	ldr	r2, [pc, #16]	; (8005768 <IM_BTN3_EXTI0_Handler+0x44>)
 8005758:	88fb      	ldrh	r3, [r7, #6]
 800575a:	8013      	strh	r3, [r2, #0]


}
 800575c:	bf00      	nop
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40014400 	.word	0x40014400
 8005768:	200020e2 	.word	0x200020e2
 800576c:	080160f4 	.word	0x080160f4

08005770 <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8005776:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <IM_BTN4_EXTI1_Handler+0x40>)
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 800577c:	88fb      	ldrh	r3, [r7, #6]
 800577e:	4a0d      	ldr	r2, [pc, #52]	; (80057b4 <IM_BTN4_EXTI1_Handler+0x44>)
 8005780:	8812      	ldrh	r2, [r2, #0]
 8005782:	1a9b      	subs	r3, r3, r2
 8005784:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005788:	dd0b      	ble.n	80057a2 <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 800578a:	2002      	movs	r0, #2
 800578c:	f7ff fefc 	bl	8005588 <LL_EXTI_IsActiveFlag_0_31>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d005      	beq.n	80057a2 <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8005796:	2002      	movs	r0, #2
 8005798:	f7ff fa0a 	bl	8004bb0 <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 800579c:	4806      	ldr	r0, [pc, #24]	; (80057b8 <IM_BTN4_EXTI1_Handler+0x48>)
 800579e:	f00c fde3 	bl	8012368 <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 80057a2:	4a04      	ldr	r2, [pc, #16]	; (80057b4 <IM_BTN4_EXTI1_Handler+0x44>)
 80057a4:	88fb      	ldrh	r3, [r7, #6]
 80057a6:	8013      	strh	r3, [r2, #0]


}
 80057a8:	bf00      	nop
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	40014400 	.word	0x40014400
 80057b4:	200020e4 	.word	0x200020e4
 80057b8:	0801610c 	.word	0x0801610c

080057bc <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 80057c2:	4b0e      	ldr	r3, [pc, #56]	; (80057fc <IM_ENC_EXTI2_Handler+0x40>)
 80057c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c6:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	4a0d      	ldr	r2, [pc, #52]	; (8005800 <IM_ENC_EXTI2_Handler+0x44>)
 80057cc:	8812      	ldrh	r2, [r2, #0]
 80057ce:	1a9b      	subs	r3, r3, r2
 80057d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057d4:	dd0b      	ble.n	80057ee <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 80057d6:	2004      	movs	r0, #4
 80057d8:	f7ff fed6 	bl	8005588 <LL_EXTI_IsActiveFlag_0_31>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d005      	beq.n	80057ee <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 80057e2:	2006      	movs	r0, #6
 80057e4:	f7ff f9e4 	bl	8004bb0 <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 80057e8:	4806      	ldr	r0, [pc, #24]	; (8005804 <IM_ENC_EXTI2_Handler+0x48>)
 80057ea:	f00c fdbd 	bl	8012368 <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 80057ee:	4a04      	ldr	r2, [pc, #16]	; (8005800 <IM_ENC_EXTI2_Handler+0x44>)
 80057f0:	88fb      	ldrh	r3, [r7, #6]
 80057f2:	8013      	strh	r3, [r2, #0]


}
 80057f4:	bf00      	nop
 80057f6:	3708      	adds	r7, #8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	40014400 	.word	0x40014400
 8005800:	200020e6 	.word	0x200020e6
 8005804:	08016124 	.word	0x08016124

08005808 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 800580e:	4b11      	ldr	r3, [pc, #68]	; (8005854 <IM_ENC_DIRF_Handler+0x4c>)
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005816:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800581a:	d117      	bne.n	800584c <IM_ENC_DIRF_Handler+0x44>
	{
		uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 800581c:	4b0e      	ldr	r3, [pc, #56]	; (8005858 <IM_ENC_DIRF_Handler+0x50>)
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	80fb      	strh	r3, [r7, #6]
		if ((interrupt_time - encpos_last_interrupt_time) > 0)
 8005822:	88fb      	ldrh	r3, [r7, #6]
 8005824:	4a0d      	ldr	r2, [pc, #52]	; (800585c <IM_ENC_DIRF_Handler+0x54>)
 8005826:	8812      	ldrh	r2, [r2, #0]
 8005828:	1a9b      	subs	r3, r3, r2
 800582a:	2b00      	cmp	r3, #0
 800582c:	dd0b      	ble.n	8005846 <IM_ENC_DIRF_Handler+0x3e>
		{
			EM_SetNewEvent(evEncoderSet);
 800582e:	2005      	movs	r0, #5
 8005830:	f7ff f9be 	bl	8004bb0 <EM_SetNewEvent>
			printf("Encoder new direction\n");
 8005834:	480a      	ldr	r0, [pc, #40]	; (8005860 <IM_ENC_DIRF_Handler+0x58>)
 8005836:	f00c fd97 	bl	8012368 <puts>
			TIM1->SR &= ~(TIM_SR_DIRF);
 800583a:	4b06      	ldr	r3, [pc, #24]	; (8005854 <IM_ENC_DIRF_Handler+0x4c>)
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	4a05      	ldr	r2, [pc, #20]	; (8005854 <IM_ENC_DIRF_Handler+0x4c>)
 8005840:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005844:	6113      	str	r3, [r2, #16]
		}
		encpos_last_interrupt_time = interrupt_time;
 8005846:	4a05      	ldr	r2, [pc, #20]	; (800585c <IM_ENC_DIRF_Handler+0x54>)
 8005848:	88fb      	ldrh	r3, [r7, #6]
 800584a:	8013      	strh	r3, [r2, #0]


	}


}
 800584c:	bf00      	nop
 800584e:	3708      	adds	r7, #8
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40012c00 	.word	0x40012c00
 8005858:	40014400 	.word	0x40014400
 800585c:	200020e8 	.word	0x200020e8
 8005860:	08016140 	.word	0x08016140

08005864 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8005864:	b480      	push	{r7}
 8005866:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8005868:	4b03      	ldr	r3, [pc, #12]	; (8005878 <BO_GetBiasPolarity+0x14>)
 800586a:	781b      	ldrb	r3, [r3, #0]
}
 800586c:	4618      	mov	r0, r3
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	20000002 	.word	0x20000002

0800587c <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 800587c:	b480      	push	{r7}
 800587e:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8005880:	4b03      	ldr	r3, [pc, #12]	; (8005890 <BO_GetDcBiasEncoderValue+0x14>)
 8005882:	881b      	ldrh	r3, [r3, #0]
}
 8005884:	4618      	mov	r0, r3
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	20000004 	.word	0x20000004

08005894 <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	4603      	mov	r3, r0
 800589c:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_NORMAL);
 800589e:	2000      	movs	r0, #0
 80058a0:	f001 fc58 	bl	8007154 <SM_GetEncoderValue>
 80058a4:	4603      	mov	r3, r0
 80058a6:	461a      	mov	r2, r3
 80058a8:	4b1b      	ldr	r3, [pc, #108]	; (8005918 <BO_MapEncoderPositionToSignalOutput+0x84>)
 80058aa:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 80058ac:	88fb      	ldrh	r3, [r7, #6]
 80058ae:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80058b2:	d214      	bcs.n	80058de <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 80058b4:	4b19      	ldr	r3, [pc, #100]	; (800591c <BO_MapEncoderPositionToSignalOutput+0x88>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 80058ba:	88fb      	ldrh	r3, [r7, #6]
 80058bc:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80058c8:	2200      	movs	r2, #0
 80058ca:	2110      	movs	r1, #16
 80058cc:	4814      	ldr	r0, [pc, #80]	; (8005920 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 80058ce:	f005 ffcf 	bl	800b870 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 80058d2:	2201      	movs	r2, #1
 80058d4:	2108      	movs	r1, #8
 80058d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058da:	f006 fff1 	bl	800c8c0 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 80058de:	88fb      	ldrh	r3, [r7, #6]
 80058e0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80058e4:	d314      	bcc.n	8005910 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 80058e6:	4b0d      	ldr	r3, [pc, #52]	; (800591c <BO_MapEncoderPositionToSignalOutput+0x88>)
 80058e8:	2201      	movs	r2, #1
 80058ea:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 80058ec:	88fb      	ldrh	r3, [r7, #6]
 80058ee:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 80058f2:	4613      	mov	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4413      	add	r3, r2
 80058f8:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 80058fa:	2200      	movs	r2, #0
 80058fc:	2110      	movs	r1, #16
 80058fe:	4808      	ldr	r0, [pc, #32]	; (8005920 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8005900:	f005 ffb6 	bl	800b870 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	OFFSET_ENABLE_GPIO_Port,
 8005904:	2200      	movs	r2, #0
 8005906:	2108      	movs	r1, #8
 8005908:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800590c:	f006 ffd8 	bl	800c8c0 <HAL_GPIO_WritePin>
							OFFSET_ENABLE_Pin,
							GPIO_PIN_RESET);
	}
}
 8005910:	bf00      	nop
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20000004 	.word	0x20000004
 800591c:	20000002 	.word	0x20000002
 8005920:	20002934 	.word	0x20002934

08005924 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8005924:	b580      	push	{r7, lr}
 8005926:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8005928:	2110      	movs	r1, #16
 800592a:	4803      	ldr	r0, [pc, #12]	; (8005938 <BO_GetOutputBias+0x14>)
 800592c:	f005 ffe6 	bl	800b8fc <HAL_DAC_GetValue>
 8005930:	4603      	mov	r3, r0
}
 8005932:	4618      	mov	r0, r3
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	20002934 	.word	0x20002934

0800593c <FreqO_InitFreqProfiles>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_InitFreqProfiles()
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8005942:	2300      	movs	r3, #0
 8005944:	607b      	str	r3, [r7, #4]
 8005946:	e06b      	b.n	8005a20 <FreqO_InitFreqProfiles+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(theFreqProfiles[i].psc == 0)
 8005948:	493a      	ldr	r1, [pc, #232]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	440b      	add	r3, r1
 8005956:	3308      	adds	r3, #8
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d129      	bne.n	80059b2 <FreqO_InitFreqProfiles+0x76>
			theFreqProfiles[i].arr = ((SM_MCLK / theFreqProfiles[i].hertz) / SM_FSAMP) * theFreqProfiles[i].error;
 800595e:	4935      	ldr	r1, [pc, #212]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	440b      	add	r3, r1
 800596c:	3304      	adds	r3, #4
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a31      	ldr	r2, [pc, #196]	; (8005a38 <FreqO_InitFreqProfiles+0xfc>)
 8005972:	fbb2 f3f3 	udiv	r3, r2, r3
 8005976:	ee07 3a90 	vmov	s15, r3
 800597a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800597e:	492d      	ldr	r1, [pc, #180]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	440b      	add	r3, r1
 800598c:	3310      	adds	r3, #16
 800598e:	edd3 7a00 	vldr	s15, [r3]
 8005992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005996:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800599a:	ee17 0a90 	vmov	r0, s15
 800599e:	4925      	ldr	r1, [pc, #148]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	4613      	mov	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	440b      	add	r3, r1
 80059ac:	330c      	adds	r3, #12
 80059ae:	6018      	str	r0, [r3, #0]
 80059b0:	e033      	b.n	8005a1a <FreqO_InitFreqProfiles+0xde>
		else
			theFreqProfiles[i].arr = (((SM_MCLK / theFreqProfiles[i].hertz) / theFreqProfiles[i].psc) / SM_FSAMP) * theFreqProfiles[i].error;
 80059b2:	4920      	ldr	r1, [pc, #128]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	3304      	adds	r3, #4
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a1c      	ldr	r2, [pc, #112]	; (8005a38 <FreqO_InitFreqProfiles+0xfc>)
 80059c6:	fbb2 f1f3 	udiv	r1, r2, r3
 80059ca:	481a      	ldr	r0, [pc, #104]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	4613      	mov	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	4413      	add	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	4403      	add	r3, r0
 80059d8:	3308      	adds	r3, #8
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80059e0:	ee07 3a90 	vmov	s15, r3
 80059e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80059e8:	4912      	ldr	r1, [pc, #72]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	3310      	adds	r3, #16
 80059f8:	edd3 7a00 	vldr	s15, [r3]
 80059fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a04:	ee17 0a90 	vmov	r0, s15
 8005a08:	490a      	ldr	r1, [pc, #40]	; (8005a34 <FreqO_InitFreqProfiles+0xf8>)
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	440b      	add	r3, r1
 8005a16:	330c      	adds	r3, #12
 8005a18:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	607b      	str	r3, [r7, #4]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2b0d      	cmp	r3, #13
 8005a24:	dd90      	ble.n	8005948 <FreqO_InitFreqProfiles+0xc>
	}
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	20000008 	.word	0x20000008
 8005a38:	00155cc0 	.word	0x00155cc0

08005a3c <FreqO_MapEncoderPositionCoarse>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionCoarse(uint16_t pEncValue)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	4603      	mov	r3, r0
 8005a44:	80fb      	strh	r3, [r7, #6]

	uint32_t tmpFreqIndex = freq_profile->index;
 8005a46:	4b1b      	ldr	r3, [pc, #108]	; (8005ab4 <FreqO_MapEncoderPositionCoarse+0x78>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	60fb      	str	r3, [r7, #12]
	if(pEncValue > freq_last_encoder_value)
 8005a4e:	4b1a      	ldr	r3, [pc, #104]	; (8005ab8 <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005a50:	881b      	ldrh	r3, [r3, #0]
 8005a52:	88fa      	ldrh	r2, [r7, #6]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d910      	bls.n	8005a7a <FreqO_MapEncoderPositionCoarse+0x3e>
	{
		tmpFreqIndex++;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2b0d      	cmp	r3, #13
 8005a62:	d901      	bls.n	8005a68 <FreqO_MapEncoderPositionCoarse+0x2c>
 8005a64:	230d      	movs	r3, #13
 8005a66:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f000 f945 	bl	8005cf8 <FreqO_GetProfileByIndex>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 f872 	bl	8005b5c <FreqO_ApplyProfile>
 8005a78:	e014      	b.n	8005aa4 <FreqO_MapEncoderPositionCoarse+0x68>
	}
	else if (pEncValue < freq_last_encoder_value)
 8005a7a:	4b0f      	ldr	r3, [pc, #60]	; (8005ab8 <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005a7c:	881b      	ldrh	r3, [r3, #0]
 8005a7e:	88fa      	ldrh	r2, [r7, #6]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d20f      	bcs.n	8005aa4 <FreqO_MapEncoderPositionCoarse+0x68>
	{
		tmpFreqIndex--;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	3b01      	subs	r3, #1
 8005a88:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2b0d      	cmp	r3, #13
 8005a8e:	d901      	bls.n	8005a94 <FreqO_MapEncoderPositionCoarse+0x58>
 8005a90:	2300      	movs	r3, #0
 8005a92:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 f92f 	bl	8005cf8 <FreqO_GetProfileByIndex>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 f85c 	bl	8005b5c <FreqO_ApplyProfile>
	}
	freq_last_encoder_value = pEncValue;
 8005aa4:	4a04      	ldr	r2, [pc, #16]	; (8005ab8 <FreqO_MapEncoderPositionCoarse+0x7c>)
 8005aa6:	88fb      	ldrh	r3, [r7, #6]
 8005aa8:	8013      	strh	r3, [r2, #0]

}
 8005aaa:	bf00      	nop
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	20000120 	.word	0x20000120
 8005ab8:	200020ea 	.word	0x200020ea

08005abc <FreqO_MapEncoderPositionFine>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionFine(uint16_t pEncValue)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 8005ac6:	4b0e      	ldr	r3, [pc, #56]	; (8005b00 <FreqO_MapEncoderPositionFine+0x44>)
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	88fa      	ldrh	r2, [r7, #6]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d904      	bls.n	8005ada <FreqO_MapEncoderPositionFine+0x1e>
	{
		OUTPUT_TIMER->ARR++;
 8005ad0:	4b0c      	ldr	r3, [pc, #48]	; (8005b04 <FreqO_MapEncoderPositionFine+0x48>)
 8005ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad4:	3201      	adds	r2, #1
 8005ad6:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ad8:	e008      	b.n	8005aec <FreqO_MapEncoderPositionFine+0x30>
//		tmpFreqIndex++;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	else if (pEncValue < freq_last_encoder_value)
 8005ada:	4b09      	ldr	r3, [pc, #36]	; (8005b00 <FreqO_MapEncoderPositionFine+0x44>)
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	88fa      	ldrh	r2, [r7, #6]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d203      	bcs.n	8005aec <FreqO_MapEncoderPositionFine+0x30>
	{
		OUTPUT_TIMER->ARR--;
 8005ae4:	4b07      	ldr	r3, [pc, #28]	; (8005b04 <FreqO_MapEncoderPositionFine+0x48>)
 8005ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ae8:	3a01      	subs	r2, #1
 8005aea:	62da      	str	r2, [r3, #44]	; 0x2c
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 8005aec:	4a04      	ldr	r2, [pc, #16]	; (8005b00 <FreqO_MapEncoderPositionFine+0x44>)
 8005aee:	88fb      	ldrh	r3, [r7, #6]
 8005af0:	8013      	strh	r3, [r2, #0]

}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	200020ea 	.word	0x200020ea
 8005b04:	40013400 	.word	0x40013400

08005b08 <FreqO_MapEncoderPositionToPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToPrescaler(uint16_t pEncValue)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	4603      	mov	r3, r0
 8005b10:	80fb      	strh	r3, [r7, #6]

//	uint32_t tmpFreqIndex = freq_profile->index;
	if(pEncValue > freq_last_encoder_value)
 8005b12:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	88fa      	ldrh	r2, [r7, #6]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d904      	bls.n	8005b26 <FreqO_MapEncoderPositionToPrescaler+0x1e>
	{
		OUTPUT_TIMER->PSC++;
 8005b1c:	4b0e      	ldr	r3, [pc, #56]	; (8005b58 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 8005b1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b20:	3201      	adds	r2, #1
 8005b22:	629a      	str	r2, [r3, #40]	; 0x28
 8005b24:	e00c      	b.n	8005b40 <FreqO_MapEncoderPositionToPrescaler+0x38>

	}
	else if (pEncValue < freq_last_encoder_value)
 8005b26:	4b0b      	ldr	r3, [pc, #44]	; (8005b54 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005b28:	881b      	ldrh	r3, [r3, #0]
 8005b2a:	88fa      	ldrh	r2, [r7, #6]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d207      	bcs.n	8005b40 <FreqO_MapEncoderPositionToPrescaler+0x38>
	{
		if(OUTPUT_TIMER->PSC > 0)
 8005b30:	4b09      	ldr	r3, [pc, #36]	; (8005b58 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 8005b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d003      	beq.n	8005b40 <FreqO_MapEncoderPositionToPrescaler+0x38>
			OUTPUT_TIMER->PSC--;
 8005b38:	4b07      	ldr	r3, [pc, #28]	; (8005b58 <FreqO_MapEncoderPositionToPrescaler+0x50>)
 8005b3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b3c:	3a01      	subs	r2, #1
 8005b3e:	629a      	str	r2, [r3, #40]	; 0x28
//		tmpFreqIndex--;
//		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
//		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
	}
	freq_last_encoder_value = pEncValue;
 8005b40:	4a04      	ldr	r2, [pc, #16]	; (8005b54 <FreqO_MapEncoderPositionToPrescaler+0x4c>)
 8005b42:	88fb      	ldrh	r3, [r7, #6]
 8005b44:	8013      	strh	r3, [r2, #0]

}
 8005b46:	bf00      	nop
 8005b48:	370c      	adds	r7, #12
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop
 8005b54:	200020ea 	.word	0x200020ea
 8005b58:	40013400 	.word	0x40013400

08005b5c <FreqO_ApplyProfile>:
 *	@retval None
 *
 */

void FreqO_ApplyProfile(eFreqSettings_t pPresetEnum)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
//	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
	FreqProfile_t* tmpFreqProfile = FreqO_FindFPresetObject(pPresetEnum);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f899 	bl	8005c9c <FreqO_FindFPresetObject>
 8005b6a:	60f8      	str	r0, [r7, #12]
	if(tmpFreqProfile)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d024      	beq.n	8005bbc <FreqO_ApplyProfile+0x60>
	{

		OUTPUT_TIMER->PSC = tmpFreqProfile->psc;
 8005b72:	4a16      	ldr	r2, [pc, #88]	; (8005bcc <FreqO_ApplyProfile+0x70>)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpFreqProfile->arr;
 8005b7a:	4a14      	ldr	r2, [pc, #80]	; (8005bcc <FreqO_ApplyProfile+0x70>)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005b82:	2001      	movs	r0, #1
 8005b84:	f001 f86a 	bl	8006c5c <SM_GetOutputChannel>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	72fb      	strb	r3, [r7, #11]
		if(tmpOut == PWM_FUNC_MODE)
 8005b92:	7afb      	ldrb	r3, [r7, #11]
 8005b94:	2b06      	cmp	r3, #6
 8005b96:	d10d      	bne.n	8005bb4 <FreqO_ApplyProfile+0x58>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 8005b98:	4b0d      	ldr	r3, [pc, #52]	; (8005bd0 <FreqO_ApplyProfile+0x74>)
 8005b9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b9e:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = tmpFreqProfile->arr/2;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	4a0a      	ldr	r2, [pc, #40]	; (8005bd0 <FreqO_ApplyProfile+0x74>)
 8005ba6:	085b      	lsrs	r3, r3, #1
 8005ba8:	62d3      	str	r3, [r2, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8005baa:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <FreqO_ApplyProfile+0x74>)
 8005bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bae:	4a08      	ldr	r2, [pc, #32]	; (8005bd0 <FreqO_ApplyProfile+0x74>)
 8005bb0:	085b      	lsrs	r3, r3, #1
 8005bb2:	6353      	str	r3, [r2, #52]	; 0x34
		}

		freq_profile = tmpFreqProfile;
 8005bb4:	4a07      	ldr	r2, [pc, #28]	; (8005bd4 <FreqO_ApplyProfile+0x78>)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6013      	str	r3, [r2, #0]
	}
	else
	{
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
	}
}
 8005bba:	e002      	b.n	8005bc2 <FreqO_ApplyProfile+0x66>
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
 8005bbc:	4806      	ldr	r0, [pc, #24]	; (8005bd8 <FreqO_ApplyProfile+0x7c>)
 8005bbe:	f7fb fe95 	bl	80018ec <DM_SetErrorDebugMsg>
}
 8005bc2:	bf00      	nop
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	40013400 	.word	0x40013400
 8005bd0:	40000400 	.word	0x40000400
 8005bd4:	20000120 	.word	0x20000120
 8005bd8:	08016158 	.word	0x08016158

08005bdc <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionFine(SM_GetEncoderValue(ENCODER_NORMAL));
 8005be2:	2000      	movs	r0, #0
 8005be4:	f001 fab6 	bl	8007154 <SM_GetEncoderValue>
 8005be8:	4603      	mov	r3, r0
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7ff ff66 	bl	8005abc <FreqO_MapEncoderPositionFine>


	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005bf0:	2001      	movs	r0, #1
 8005bf2:	f001 f833 	bl	8006c5c <SM_GetOutputChannel>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005bfc:	781b      	ldrb	r3, [r3, #0]
 8005bfe:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 8005c00:	79fb      	ldrb	r3, [r7, #7]
 8005c02:	2b06      	cmp	r3, #6
 8005c04:	d110      	bne.n	8005c28 <FreqO_AdjustFreq+0x4c>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		PWM_AUX_OUT_TIM->PSC = 256;
 8005c06:	4b0a      	ldr	r3, [pc, #40]	; (8005c30 <FreqO_AdjustFreq+0x54>)
 8005c08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c0c:	629a      	str	r2, [r3, #40]	; 0x28
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 8005c0e:	2000      	movs	r0, #0
 8005c10:	f001 faa0 	bl	8007154 <SM_GetEncoderValue>
 8005c14:	4603      	mov	r3, r0
 8005c16:	085b      	lsrs	r3, r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	4b05      	ldr	r3, [pc, #20]	; (8005c30 <FreqO_AdjustFreq+0x54>)
 8005c1c:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8005c1e:	4b04      	ldr	r3, [pc, #16]	; (8005c30 <FreqO_AdjustFreq+0x54>)
 8005c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c22:	4a03      	ldr	r2, [pc, #12]	; (8005c30 <FreqO_AdjustFreq+0x54>)
 8005c24:	085b      	lsrs	r3, r3, #1
 8005c26:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 8005c28:	bf00      	nop
 8005c2a:	3708      	adds	r7, #8
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	40000400 	.word	0x40000400

08005c34 <FreqO_AdjustPrescaler>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustPrescaler()
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
	FreqO_MapEncoderPositionToPrescaler(SM_GetEncoderValue(ENCODER_NORMAL));
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	f001 fa8a 	bl	8007154 <SM_GetEncoderValue>
 8005c40:	4603      	mov	r3, r0
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7ff ff60 	bl	8005b08 <FreqO_MapEncoderPositionToPrescaler>

	// not sure about this code?!?!
	eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005c48:	2001      	movs	r0, #1
 8005c4a:	f001 f807 	bl	8006c5c <SM_GetOutputChannel>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	71fb      	strb	r3, [r7, #7]
	if(tmpOut == PWM_FUNC_MODE)
 8005c58:	79fb      	ldrb	r3, [r7, #7]
 8005c5a:	2b06      	cmp	r3, #6
 8005c5c:	d10c      	bne.n	8005c78 <FreqO_AdjustPrescaler+0x44>
	{
		// duty cycle of PWM require slower settings to get the
		// same frequency as normal output functions
		//PWM_AUX_OUT_TIM->PSC = 256;
		PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_NORMAL)/2;
 8005c5e:	2000      	movs	r0, #0
 8005c60:	f001 fa78 	bl	8007154 <SM_GetEncoderValue>
 8005c64:	4603      	mov	r3, r0
 8005c66:	085b      	lsrs	r3, r3, #1
 8005c68:	b29a      	uxth	r2, r3
 8005c6a:	4b05      	ldr	r3, [pc, #20]	; (8005c80 <FreqO_AdjustPrescaler+0x4c>)
 8005c6c:	62da      	str	r2, [r3, #44]	; 0x2c
		PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8005c6e:	4b04      	ldr	r3, [pc, #16]	; (8005c80 <FreqO_AdjustPrescaler+0x4c>)
 8005c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c72:	4a03      	ldr	r2, [pc, #12]	; (8005c80 <FreqO_AdjustPrescaler+0x4c>)
 8005c74:	085b      	lsrs	r3, r3, #1
 8005c76:	6353      	str	r3, [r2, #52]	; 0x34

	}
}
 8005c78:	bf00      	nop
 8005c7a:	3708      	adds	r7, #8
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	40000400 	.word	0x40000400

08005c84 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
	return freq_profile;
 8005c88:	4b03      	ldr	r3, [pc, #12]	; (8005c98 <FreqO_GetFPresetObject+0x14>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	20000120 	.word	0x20000120

08005c9c <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60fb      	str	r3, [r7, #12]
 8005ca8:	e016      	b.n	8005cd8 <FreqO_FindFPresetObject+0x3c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 8005caa:	4911      	ldr	r1, [pc, #68]	; (8005cf0 <FreqO_FindFPresetObject+0x54>)
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4613      	mov	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	440b      	add	r3, r1
 8005cb8:	3304      	adds	r3, #4
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d107      	bne.n	8005cd2 <FreqO_FindFPresetObject+0x36>
		{
			return &theFreqProfiles[i];
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	4a08      	ldr	r2, [pc, #32]	; (8005cf0 <FreqO_FindFPresetObject+0x54>)
 8005cce:	4413      	add	r3, r2
 8005cd0:	e009      	b.n	8005ce6 <FreqO_FindFPresetObject+0x4a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	60fb      	str	r3, [r7, #12]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2b0d      	cmp	r3, #13
 8005cdc:	dde5      	ble.n	8005caa <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 8005cde:	4805      	ldr	r0, [pc, #20]	; (8005cf4 <FreqO_FindFPresetObject+0x58>)
 8005ce0:	f7fb fe04 	bl	80018ec <DM_SetErrorDebugMsg>
	return 0;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20000008 	.word	0x20000008
 8005cf4:	08016180 	.word	0x08016180

08005cf8 <FreqO_GetProfileByIndex>:
 *	@param pIndex
 *	@retval pointer to FreqProfile_t object
 *
 */
FreqProfile_t* FreqO_GetProfileByIndex(uint32_t pIndex)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
	return &theFreqProfiles[pIndex];
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	4613      	mov	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	4a04      	ldr	r2, [pc, #16]	; (8005d1c <FreqO_GetProfileByIndex+0x24>)
 8005d0c:	4413      	add	r3, r2
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	20000008 	.word	0x20000008

08005d20 <FreqO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ResetLastEncoderValue()
{
 8005d20:	b480      	push	{r7}
 8005d22:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 8005d24:	4b03      	ldr	r3, [pc, #12]	; (8005d34 <FreqO_ResetLastEncoderValue+0x14>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	801a      	strh	r2, [r3, #0]
}
 8005d2a:	bf00      	nop
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr
 8005d34:	200020ea 	.word	0x200020ea

08005d38 <FS_SetSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeDown()
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005d3c:	4b10      	ldr	r3, [pc, #64]	; (8005d80 <FS_SetSweepModeDown+0x48>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a0f      	ldr	r2, [pc, #60]	; (8005d80 <FS_SetSweepModeDown+0x48>)
 8005d42:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005d46:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 8005d48:	4b0d      	ldr	r3, [pc, #52]	; (8005d80 <FS_SetSweepModeDown+0x48>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a0c      	ldr	r2, [pc, #48]	; (8005d80 <FS_SetSweepModeDown+0x48>)
 8005d4e:	f043 0310 	orr.w	r3, r3, #16
 8005d52:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 8005d54:	4b0b      	ldr	r3, [pc, #44]	; (8005d84 <FS_SetSweepModeDown+0x4c>)
 8005d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d58:	ee07 3a90 	vmov	s15, r3
 8005d5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d60:	4b09      	ldr	r3, [pc, #36]	; (8005d88 <FS_SetSweepModeDown+0x50>)
 8005d62:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 8005d66:	4b09      	ldr	r3, [pc, #36]	; (8005d8c <FS_SetSweepModeDown+0x54>)
 8005d68:	4a09      	ldr	r2, [pc, #36]	; (8005d90 <FS_SetSweepModeDown+0x58>)
 8005d6a:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 8005d6c:	4b09      	ldr	r3, [pc, #36]	; (8005d94 <FS_SetSweepModeDown+0x5c>)
 8005d6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d72:	625a      	str	r2, [r3, #36]	; 0x24

}
 8005d74:	bf00      	nop
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40000c00 	.word	0x40000c00
 8005d84:	40013400 	.word	0x40013400
 8005d88:	20000124 	.word	0x20000124
 8005d8c:	20000128 	.word	0x20000128
 8005d90:	477fff00 	.word	0x477fff00
 8005d94:	40012c00 	.word	0x40012c00

08005d98 <FS_SetSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeUp()
{
 8005d98:	b480      	push	{r7}
 8005d9a:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005d9c:	4b0e      	ldr	r3, [pc, #56]	; (8005dd8 <FS_SetSweepModeUp+0x40>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a0d      	ldr	r2, [pc, #52]	; (8005dd8 <FS_SetSweepModeUp+0x40>)
 8005da2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005da6:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8005da8:	4b0b      	ldr	r3, [pc, #44]	; (8005dd8 <FS_SetSweepModeUp+0x40>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a0a      	ldr	r2, [pc, #40]	; (8005dd8 <FS_SetSweepModeUp+0x40>)
 8005dae:	f023 0310 	bic.w	r3, r3, #16
 8005db2:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8005db4:	4b09      	ldr	r3, [pc, #36]	; (8005ddc <FS_SetSweepModeUp+0x44>)
 8005db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db8:	ee07 3a90 	vmov	s15, r3
 8005dbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc0:	4b07      	ldr	r3, [pc, #28]	; (8005de0 <FS_SetSweepModeUp+0x48>)
 8005dc2:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 8005dc6:	4b07      	ldr	r3, [pc, #28]	; (8005de4 <FS_SetSweepModeUp+0x4c>)
 8005dc8:	4a07      	ldr	r2, [pc, #28]	; (8005de8 <FS_SetSweepModeUp+0x50>)
 8005dca:	601a      	str	r2, [r3, #0]


}
 8005dcc:	bf00      	nop
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	40000c00 	.word	0x40000c00
 8005ddc:	40013400 	.word	0x40013400
 8005de0:	20000128 	.word	0x20000128
 8005de4:	20000124 	.word	0x20000124
 8005de8:	41500000 	.word	0x41500000

08005dec <FS_SetEncoderControlMode>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	4603      	mov	r3, r0
 8005df4:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 8005df6:	79fb      	ldrb	r3, [r7, #7]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d038      	beq.n	8005e6e <FS_SetEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005dfc:	4a24      	ldr	r2, [pc, #144]	; (8005e90 <FS_SetEncoderControlMode+0xa4>)
 8005dfe:	79fb      	ldrb	r3, [r7, #7]
 8005e00:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 8005e02:	4b24      	ldr	r3, [pc, #144]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e04:	220d      	movs	r2, #13
 8005e06:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 8005e08:	4b22      	ldr	r3, [pc, #136]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e0e:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 8005e10:	4b21      	ldr	r3, [pc, #132]	; (8005e98 <FS_SetEncoderControlMode+0xac>)
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <FS_SetEncoderControlMode+0x32>
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d014      	beq.n	8005e46 <FS_SetEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 8005e1c:	e031      	b.n	8005e82 <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 8005e1e:	4b1d      	ldr	r3, [pc, #116]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e22:	ee07 3a90 	vmov	s15, r3
 8005e26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e2a:	4b1c      	ldr	r3, [pc, #112]	; (8005e9c <FS_SetEncoderControlMode+0xb0>)
 8005e2c:	edd3 7a00 	vldr	s15, [r3]
 8005e30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e38:	dc00      	bgt.n	8005e3c <FS_SetEncoderControlMode+0x50>
				break;
 8005e3a:	e022      	b.n	8005e82 <FS_SetEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005e3c:	4b18      	ldr	r3, [pc, #96]	; (8005ea0 <FS_SetEncoderControlMode+0xb4>)
 8005e3e:	4a15      	ldr	r2, [pc, #84]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e42:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005e44:	e01d      	b.n	8005e82 <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8005e46:	4b13      	ldr	r3, [pc, #76]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4a:	ee07 3a90 	vmov	s15, r3
 8005e4e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e52:	4b14      	ldr	r3, [pc, #80]	; (8005ea4 <FS_SetEncoderControlMode+0xb8>)
 8005e54:	edd3 7a00 	vldr	s15, [r3]
 8005e58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e60:	d400      	bmi.n	8005e64 <FS_SetEncoderControlMode+0x78>
				break;
 8005e62:	e00e      	b.n	8005e82 <FS_SetEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 8005e64:	4b0e      	ldr	r3, [pc, #56]	; (8005ea0 <FS_SetEncoderControlMode+0xb4>)
 8005e66:	4a0b      	ldr	r2, [pc, #44]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e6a:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 8005e6c:	e009      	b.n	8005e82 <FS_SetEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005e6e:	4a08      	ldr	r2, [pc, #32]	; (8005e90 <FS_SetEncoderControlMode+0xa4>)
 8005e70:	79fb      	ldrb	r3, [r7, #7]
 8005e72:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 8005e74:	4b07      	ldr	r3, [pc, #28]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e76:	2201      	movs	r2, #1
 8005e78:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 8005e7a:	4b06      	ldr	r3, [pc, #24]	; (8005e94 <FS_SetEncoderControlMode+0xa8>)
 8005e7c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8005e80:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 8005e82:	bf00      	nop
 8005e84:	370c      	adds	r7, #12
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	200020d9 	.word	0x200020d9
 8005e94:	40012c00 	.word	0x40012c00
 8005e98:	200020d8 	.word	0x200020d8
 8005e9c:	20000128 	.word	0x20000128
 8005ea0:	40013400 	.word	0x40013400
 8005ea4:	20000124 	.word	0x20000124

08005ea8 <FS_SetSweepTimerAutoReloadForEncoderControl>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8005ea8:	b590      	push	{r4, r7, lr}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	4603      	mov	r3, r0
 8005eb0:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 8005eb2:	79fb      	ldrb	r3, [r7, #7]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d122      	bne.n	8005efe <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8005eb8:	4b17      	ldr	r3, [pc, #92]	; (8005f18 <FS_SetSweepTimerAutoReloadForEncoderControl+0x70>)
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7fa fb49 	bl	8000554 <__aeabi_ui2d>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8005f08 <FS_SetSweepTimerAutoReloadForEncoderControl+0x60>
 8005eca:	ec44 3b10 	vmov	d0, r3, r4
 8005ece:	f00e fb63 	bl	8014598 <pow>
 8005ed2:	ec51 0b10 	vmov	r0, r1, d0
 8005ed6:	a30e      	add	r3, pc, #56	; (adr r3, 8005f10 <FS_SetSweepTimerAutoReloadForEncoderControl+0x68>)
 8005ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005edc:	f7fa f9fe 	bl	80002dc <__adddf3>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	f7fa fe86 	bl	8000bf8 <__aeabi_d2uiz>
 8005eec:	4603      	mov	r3, r0
 8005eee:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ef6:	d002      	beq.n	8005efe <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8005ef8:	4a08      	ldr	r2, [pc, #32]	; (8005f1c <FS_SetSweepTimerAutoReloadForEncoderControl+0x74>)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 8005efe:	bf00      	nop
 8005f00:	3714      	adds	r7, #20
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd90      	pop	{r4, r7, pc}
 8005f06:	bf00      	nop
 8005f08:	00000000 	.word	0x00000000
 8005f0c:	40080000 	.word	0x40080000
 8005f10:	00000000 	.word	0x00000000
 8005f14:	40d06800 	.word	0x40d06800
 8005f18:	40012c00 	.word	0x40012c00
 8005f1c:	40000c00 	.word	0x40000c00

08005f20 <FS_GetCalculatedSweepFrequencyInHertz>:
 *	@param None
 *	@retval None
 *
 */
float FS_GetCalculatedSweepFrequencyInHertz()
{
 8005f20:	b480      	push	{r7}
 8005f22:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 8005f24:	4b13      	ldr	r3, [pc, #76]	; (8005f74 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10a      	bne.n	8005f42 <FS_GetCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 8005f2c:	4b11      	ldr	r3, [pc, #68]	; (8005f74 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f30:	ee07 3a90 	vmov	s15, r3
 8005f34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f38:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8005f78 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f40:	e011      	b.n	8005f66 <FS_GetCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 8005f42:	4b0c      	ldr	r3, [pc, #48]	; (8005f74 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f46:	ee07 3a90 	vmov	s15, r3
 8005f4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f4e:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 8005f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f52:	ee07 3a90 	vmov	s15, r3
 8005f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f5e:	eddf 6a06 	vldr	s13, [pc, #24]	; 8005f78 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 8005f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 8005f66:	eeb0 0a67 	vmov.f32	s0, s15
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	40000c00 	.word	0x40000c00
 8005f78:	4d2037a0 	.word	0x4d2037a0

08005f7c <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005f80:	4b03      	ldr	r3, [pc, #12]	; (8005f90 <FuncO_ResetLastEncoderValue+0x14>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	801a      	strh	r2, [r3, #0]
}
 8005f86:	bf00      	nop
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	20002116 	.word	0x20002116

08005f94 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	f000 fe5c 	bl	8006c5c <SM_GetOutputChannel>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8005fae:	4b15      	ldr	r3, [pc, #84]	; (8006004 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005fb0:	881b      	ldrh	r3, [r3, #0]
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d90c      	bls.n	8005fd2 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-2) tmpFunc = IMPULSE_FUNC_MODE;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	2b05      	cmp	r3, #5
 8005fc2:	d901      	bls.n	8005fc8 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 8005fc4:	2305      	movs	r3, #5
 8005fc6:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005fc8:	7bfb      	ldrb	r3, [r7, #15]
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 f856 	bl	800607c <FuncO_ApplyProfileToSignal>
 8005fd0:	e010      	b.n	8005ff4 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005fd2:	4b0c      	ldr	r3, [pc, #48]	; (8006004 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005fd4:	881b      	ldrh	r3, [r3, #0]
 8005fd6:	88fa      	ldrh	r2, [r7, #6]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d20b      	bcs.n	8005ff4 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 8005fdc:	7bfb      	ldrb	r3, [r7, #15]
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005fe2:	7bfb      	ldrb	r3, [r7, #15]
 8005fe4:	2b06      	cmp	r3, #6
 8005fe6:	d901      	bls.n	8005fec <FuncO_MapEncoderPositionToSignalOutput+0x58>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 f844 	bl	800607c <FuncO_ApplyProfileToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 8005ff4:	4a03      	ldr	r2, [pc, #12]	; (8006004 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005ff6:	88fb      	ldrh	r3, [r7, #6]
 8005ff8:	8013      	strh	r3, [r2, #0]
}
 8005ffa:	bf00      	nop
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	20002116 	.word	0x20002116

08006008 <FuncO_MapEncoderPositionToAuxOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	4603      	mov	r3, r0
 8006010:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8006012:	2001      	movs	r0, #1
 8006014:	f000 fe22 	bl	8006c5c <SM_GetOutputChannel>
 8006018:	4603      	mov	r3, r0
 800601a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 8006022:	4b15      	ldr	r3, [pc, #84]	; (8006078 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8006024:	881b      	ldrh	r3, [r3, #0]
 8006026:	88fa      	ldrh	r2, [r7, #6]
 8006028:	429a      	cmp	r2, r3
 800602a:	d90c      	bls.n	8006046 <FuncO_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpFunc++;
 800602c:	7bfb      	ldrb	r3, [r7, #15]
 800602e:	3301      	adds	r3, #1
 8006030:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 8006032:	7bfb      	ldrb	r3, [r7, #15]
 8006034:	2b06      	cmp	r3, #6
 8006036:	d901      	bls.n	800603c <FuncO_MapEncoderPositionToAuxOutput+0x34>
 8006038:	2306      	movs	r3, #6
 800603a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	4618      	mov	r0, r3
 8006040:	f000 f880 	bl	8006144 <FuncO_ApplyProfileToAux>
 8006044:	e010      	b.n	8006068 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8006046:	4b0c      	ldr	r3, [pc, #48]	; (8006078 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	88fa      	ldrh	r2, [r7, #6]
 800604c:	429a      	cmp	r2, r3
 800604e:	d20b      	bcs.n	8006068 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpFunc--;
 8006050:	7bfb      	ldrb	r3, [r7, #15]
 8006052:	3b01      	subs	r3, #1
 8006054:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8006056:	7bfb      	ldrb	r3, [r7, #15]
 8006058:	2b06      	cmp	r3, #6
 800605a:	d901      	bls.n	8006060 <FuncO_MapEncoderPositionToAuxOutput+0x58>
 800605c:	2300      	movs	r3, #0
 800605e:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 8006060:	7bfb      	ldrb	r3, [r7, #15]
 8006062:	4618      	mov	r0, r3
 8006064:	f000 f86e 	bl	8006144 <FuncO_ApplyProfileToAux>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 8006068:	4a03      	ldr	r2, [pc, #12]	; (8006078 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	8013      	strh	r3, [r2, #0]
}
 800606e:	bf00      	nop
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	20002116 	.word	0x20002116

0800607c <FuncO_ApplyProfileToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToSignal(eOutput_mode pPresetEnum)
{
 800607c:	b590      	push	{r4, r7, lr}
 800607e:	b087      	sub	sp, #28
 8006080:	af02      	add	r7, sp, #8
 8006082:	4603      	mov	r3, r0
 8006084:	71fb      	strb	r3, [r7, #7]

		// set the next function output
		SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8006086:	79fc      	ldrb	r4, [r7, #7]
 8006088:	2000      	movs	r0, #0
 800608a:	f000 fde7 	bl	8006c5c <SM_GetOutputChannel>
 800608e:	4601      	mov	r1, r0
 8006090:	00e3      	lsls	r3, r4, #3
 8006092:	4a27      	ldr	r2, [pc, #156]	; (8006130 <FuncO_ApplyProfileToSignal+0xb4>)
 8006094:	4413      	add	r3, r2
 8006096:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


		// copy the lookup table for the next output function in to SignalChannel object
		printf("SM_GetOutputChannel\n");
 800609a:	4826      	ldr	r0, [pc, #152]	; (8006134 <FuncO_ApplyProfileToSignal+0xb8>)
 800609c:	f00c f964 	bl	8012368 <puts>
		SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80060a0:	79fc      	ldrb	r4, [r7, #7]
 80060a2:	2000      	movs	r0, #0
 80060a4:	f000 fdda 	bl	8006c5c <SM_GetOutputChannel>
 80060a8:	4601      	mov	r1, r0
 80060aa:	4a21      	ldr	r2, [pc, #132]	; (8006130 <FuncO_ApplyProfileToSignal+0xb4>)
 80060ac:	00e3      	lsls	r3, r4, #3
 80060ae:	4413      	add	r3, r2
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	604b      	str	r3, [r1, #4]

		// set preset for PGA gain and dsp amplitude adjustment
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 80060b4:	2000      	movs	r0, #0
 80060b6:	f000 fdd1 	bl	8006c5c <SM_GetOutputChannel>
 80060ba:	4603      	mov	r3, r0
 80060bc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(eTmpVppPreset);
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f001 f8fe 	bl	80072c8 <VPP_ApplyProfileToSignal>

		// pause timer to reAux both outputs
		OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 80060cc:	4b1a      	ldr	r3, [pc, #104]	; (8006138 <FuncO_ApplyProfileToSignal+0xbc>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a19      	ldr	r2, [pc, #100]	; (8006138 <FuncO_ApplyProfileToSignal+0xbc>)
 80060d2:	f023 0301 	bic.w	r3, r3, #1
 80060d6:	6013      	str	r3, [r2, #0]
		//HAL_TIM_Base_Stop(&htim8);

		// restart the DAC with the new data
		HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80060d8:	2100      	movs	r1, #0
 80060da:	4818      	ldr	r0, [pc, #96]	; (800613c <FuncO_ApplyProfileToSignal+0xc0>)
 80060dc:	f005 fb72 	bl	800b7c4 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80060e0:	2000      	movs	r0, #0
 80060e2:	f000 fdbb 	bl	8006c5c <SM_GetOutputChannel>
 80060e6:	4603      	mov	r3, r0
 80060e8:	f103 0208 	add.w	r2, r3, #8
 80060ec:	2300      	movs	r3, #0
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	2378      	movs	r3, #120	; 0x78
 80060f2:	2100      	movs	r1, #0
 80060f4:	4811      	ldr	r0, [pc, #68]	; (800613c <FuncO_ApplyProfileToSignal+0xc0>)
 80060f6:	f005 faa3 	bl	800b640 <HAL_DAC_Start_DMA>

		// restart the the other DAC
		HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80060fa:	2100      	movs	r1, #0
 80060fc:	4810      	ldr	r0, [pc, #64]	; (8006140 <FuncO_ApplyProfileToSignal+0xc4>)
 80060fe:	f005 fb61 	bl	800b7c4 <HAL_DAC_Stop_DMA>
		HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8006102:	2001      	movs	r0, #1
 8006104:	f000 fdaa 	bl	8006c5c <SM_GetOutputChannel>
 8006108:	4603      	mov	r3, r0
 800610a:	f103 0208 	add.w	r2, r3, #8
 800610e:	2300      	movs	r3, #0
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	2378      	movs	r3, #120	; 0x78
 8006114:	2100      	movs	r1, #0
 8006116:	480a      	ldr	r0, [pc, #40]	; (8006140 <FuncO_ApplyProfileToSignal+0xc4>)
 8006118:	f005 fa92 	bl	800b640 <HAL_DAC_Start_DMA>

		// resume timer to reAux both outputs
		//HAL_TIM_Base_Start(&htim8);
		OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 800611c:	4b06      	ldr	r3, [pc, #24]	; (8006138 <FuncO_ApplyProfileToSignal+0xbc>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a05      	ldr	r2, [pc, #20]	; (8006138 <FuncO_ApplyProfileToSignal+0xbc>)
 8006122:	f043 0301 	orr.w	r3, r3, #1
 8006126:	6013      	str	r3, [r2, #0]



}
 8006128:	bf00      	nop
 800612a:	3714      	adds	r7, #20
 800612c:	46bd      	mov	sp, r7
 800612e:	bd90      	pop	{r4, r7, pc}
 8006130:	2000012c 	.word	0x2000012c
 8006134:	080161b0 	.word	0x080161b0
 8006138:	40013400 	.word	0x40013400
 800613c:	20002934 	.word	0x20002934
 8006140:	20002920 	.word	0x20002920

08006144 <FuncO_ApplyProfileToAux>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToAux(eOutput_mode pPresetEnum)
{
 8006144:	b590      	push	{r4, r7, lr}
 8006146:	b087      	sub	sp, #28
 8006148:	af02      	add	r7, sp, #8
 800614a:	4603      	mov	r3, r0
 800614c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

	// set the next output function
	SM_GetOutputChannel(AUX_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 800614e:	79fc      	ldrb	r4, [r7, #7]
 8006150:	2001      	movs	r0, #1
 8006152:	f000 fd83 	bl	8006c5c <SM_GetOutputChannel>
 8006156:	4601      	mov	r1, r0
 8006158:	00e3      	lsls	r3, r4, #3
 800615a:	4a96      	ldr	r2, [pc, #600]	; (80063b4 <FuncO_ApplyProfileToAux+0x270>)
 800615c:	4413      	add	r3, r2
 800615e:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	if(pPresetEnum == PWM_FUNC_MODE)
 8006162:	79fb      	ldrb	r3, [r7, #7]
 8006164:	2b06      	cmp	r3, #6
 8006166:	d10a      	bne.n	800617e <FuncO_ApplyProfileToAux+0x3a>
	{
		printf("FuncO_ApplyProfileToAux PWM_FUNC_MODE\n");
 8006168:	4893      	ldr	r0, [pc, #588]	; (80063b8 <FuncO_ApplyProfileToAux+0x274>)
 800616a:	f00c f8fd 	bl	8012368 <puts>
		// switch output signal from DAC to PWM

		SM_DisableDacToAux();
 800616e:	f000 ffdd 	bl	800712c <SM_DisableDacToAux>
		SM_EnablePwmToAux();
 8006172:	f000 fd89 	bl	8006c88 <SM_EnablePwmToAux>

		last_output_mode_was_pwm = 1;
 8006176:	4b91      	ldr	r3, [pc, #580]	; (80063bc <FuncO_ApplyProfileToAux+0x278>)
 8006178:	2201      	movs	r2, #1
 800617a:	701a      	strb	r2, [r3, #0]
		res = HAL_TIM_Base_Start(&htim8);
		printf("Result:%u\n",res);
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}

}
 800617c:	e115      	b.n	80063aa <FuncO_ApplyProfileToAux+0x266>
	else if(last_output_mode_was_pwm)
 800617e:	4b8f      	ldr	r3, [pc, #572]	; (80063bc <FuncO_ApplyProfileToAux+0x278>)
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 808e 	beq.w	80062a4 <FuncO_ApplyProfileToAux+0x160>
		printf("FuncO_ApplyProfileToAux NOT PWM_FUNC_MODE\n");
 8006188:	488d      	ldr	r0, [pc, #564]	; (80063c0 <FuncO_ApplyProfileToAux+0x27c>)
 800618a:	f00c f8ed 	bl	8012368 <puts>
		SM_DisablePwmToAux();
 800618e:	f000 feb7 	bl	8006f00 <SM_DisablePwmToAux>
		SM_EnableDacToAux();
 8006192:	f000 fef1 	bl	8006f78 <SM_EnableDacToAux>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8006196:	488b      	ldr	r0, [pc, #556]	; (80063c4 <FuncO_ApplyProfileToAux+0x280>)
 8006198:	f00c f8e6 	bl	8012368 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800619c:	79fc      	ldrb	r4, [r7, #7]
 800619e:	2001      	movs	r0, #1
 80061a0:	f000 fd5c 	bl	8006c5c <SM_GetOutputChannel>
 80061a4:	4601      	mov	r1, r0
 80061a6:	4a83      	ldr	r2, [pc, #524]	; (80063b4 <FuncO_ApplyProfileToAux+0x270>)
 80061a8:	00e3      	lsls	r3, r4, #3
 80061aa:	4413      	add	r3, r2
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 80061b0:	4884      	ldr	r0, [pc, #528]	; (80063c4 <FuncO_ApplyProfileToAux+0x280>)
 80061b2:	f00c f8d9 	bl	8012368 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 80061b6:	2001      	movs	r0, #1
 80061b8:	f000 fd50 	bl	8006c5c <SM_GetOutputChannel>
 80061bc:	4603      	mov	r3, r0
 80061be:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	737b      	strb	r3, [r7, #13]
		printf("VPP_ApplyProfileToAux");
 80061c6:	4880      	ldr	r0, [pc, #512]	; (80063c8 <FuncO_ApplyProfileToAux+0x284>)
 80061c8:	f00c f85a 	bl	8012280 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 80061cc:	7b7b      	ldrb	r3, [r7, #13]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f001 f8a8 	bl	8007324 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 80061d4:	487d      	ldr	r0, [pc, #500]	; (80063cc <FuncO_ApplyProfileToAux+0x288>)
 80061d6:	f00c f8c7 	bl	8012368 <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 80061da:	487d      	ldr	r0, [pc, #500]	; (80063d0 <FuncO_ApplyProfileToAux+0x28c>)
 80061dc:	f007 fc98 	bl	800db10 <HAL_TIM_Base_Stop>
 80061e0:	4603      	mov	r3, r0
 80061e2:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80061e4:	7bbb      	ldrb	r3, [r7, #14]
 80061e6:	4619      	mov	r1, r3
 80061e8:	487a      	ldr	r0, [pc, #488]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 80061ea:	f00c f849 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 80061ee:	487a      	ldr	r0, [pc, #488]	; (80063d8 <FuncO_ApplyProfileToAux+0x294>)
 80061f0:	f00c f8ba 	bl	8012368 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 80061f4:	2100      	movs	r1, #0
 80061f6:	4879      	ldr	r0, [pc, #484]	; (80063dc <FuncO_ApplyProfileToAux+0x298>)
 80061f8:	f005 fae4 	bl	800b7c4 <HAL_DAC_Stop_DMA>
 80061fc:	4603      	mov	r3, r0
 80061fe:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006200:	7bbb      	ldrb	r3, [r7, #14]
 8006202:	4619      	mov	r1, r3
 8006204:	4873      	ldr	r0, [pc, #460]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 8006206:	f00c f83b 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 800620a:	4875      	ldr	r0, [pc, #468]	; (80063e0 <FuncO_ApplyProfileToAux+0x29c>)
 800620c:	f00c f8ac 	bl	8012368 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8006210:	2001      	movs	r0, #1
 8006212:	f000 fd23 	bl	8006c5c <SM_GetOutputChannel>
 8006216:	4603      	mov	r3, r0
 8006218:	f103 0208 	add.w	r2, r3, #8
 800621c:	2300      	movs	r3, #0
 800621e:	9300      	str	r3, [sp, #0]
 8006220:	2378      	movs	r3, #120	; 0x78
 8006222:	2100      	movs	r1, #0
 8006224:	486d      	ldr	r0, [pc, #436]	; (80063dc <FuncO_ApplyProfileToAux+0x298>)
 8006226:	f005 fa0b 	bl	800b640 <HAL_DAC_Start_DMA>
 800622a:	4603      	mov	r3, r0
 800622c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800622e:	7bbb      	ldrb	r3, [r7, #14]
 8006230:	4619      	mov	r1, r3
 8006232:	4868      	ldr	r0, [pc, #416]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 8006234:	f00c f824 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8006238:	486a      	ldr	r0, [pc, #424]	; (80063e4 <FuncO_ApplyProfileToAux+0x2a0>)
 800623a:	f00c f895 	bl	8012368 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800623e:	2100      	movs	r1, #0
 8006240:	4869      	ldr	r0, [pc, #420]	; (80063e8 <FuncO_ApplyProfileToAux+0x2a4>)
 8006242:	f005 fabf 	bl	800b7c4 <HAL_DAC_Stop_DMA>
 8006246:	4603      	mov	r3, r0
 8006248:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800624a:	7bbb      	ldrb	r3, [r7, #14]
 800624c:	4619      	mov	r1, r3
 800624e:	4861      	ldr	r0, [pc, #388]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 8006250:	f00c f816 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8006254:	4865      	ldr	r0, [pc, #404]	; (80063ec <FuncO_ApplyProfileToAux+0x2a8>)
 8006256:	f00c f887 	bl	8012368 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800625a:	2000      	movs	r0, #0
 800625c:	f000 fcfe 	bl	8006c5c <SM_GetOutputChannel>
 8006260:	4603      	mov	r3, r0
 8006262:	f103 0208 	add.w	r2, r3, #8
 8006266:	2300      	movs	r3, #0
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	2378      	movs	r3, #120	; 0x78
 800626c:	2100      	movs	r1, #0
 800626e:	485e      	ldr	r0, [pc, #376]	; (80063e8 <FuncO_ApplyProfileToAux+0x2a4>)
 8006270:	f005 f9e6 	bl	800b640 <HAL_DAC_Start_DMA>
 8006274:	4603      	mov	r3, r0
 8006276:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006278:	7bbb      	ldrb	r3, [r7, #14]
 800627a:	4619      	mov	r1, r3
 800627c:	4855      	ldr	r0, [pc, #340]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 800627e:	f00b ffff 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8006282:	485b      	ldr	r0, [pc, #364]	; (80063f0 <FuncO_ApplyProfileToAux+0x2ac>)
 8006284:	f00c f870 	bl	8012368 <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8006288:	4851      	ldr	r0, [pc, #324]	; (80063d0 <FuncO_ApplyProfileToAux+0x28c>)
 800628a:	f007 fc13 	bl	800dab4 <HAL_TIM_Base_Start>
 800628e:	4603      	mov	r3, r0
 8006290:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006292:	7bbb      	ldrb	r3, [r7, #14]
 8006294:	4619      	mov	r1, r3
 8006296:	484f      	ldr	r0, [pc, #316]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 8006298:	f00b fff2 	bl	8012280 <iprintf>
		last_output_mode_was_pwm = 0;
 800629c:	4b47      	ldr	r3, [pc, #284]	; (80063bc <FuncO_ApplyProfileToAux+0x278>)
 800629e:	2200      	movs	r2, #0
 80062a0:	701a      	strb	r2, [r3, #0]
}
 80062a2:	e082      	b.n	80063aa <FuncO_ApplyProfileToAux+0x266>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 80062a4:	4847      	ldr	r0, [pc, #284]	; (80063c4 <FuncO_ApplyProfileToAux+0x280>)
 80062a6:	f00c f85f 	bl	8012368 <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 80062aa:	79fc      	ldrb	r4, [r7, #7]
 80062ac:	2001      	movs	r0, #1
 80062ae:	f000 fcd5 	bl	8006c5c <SM_GetOutputChannel>
 80062b2:	4601      	mov	r1, r0
 80062b4:	4a3f      	ldr	r2, [pc, #252]	; (80063b4 <FuncO_ApplyProfileToAux+0x270>)
 80062b6:	00e3      	lsls	r3, r4, #3
 80062b8:	4413      	add	r3, r2
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 80062be:	4841      	ldr	r0, [pc, #260]	; (80063c4 <FuncO_ApplyProfileToAux+0x280>)
 80062c0:	f00c f852 	bl	8012368 <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 80062c4:	2001      	movs	r0, #1
 80062c6:	f000 fcc9 	bl	8006c5c <SM_GetOutputChannel>
 80062ca:	4603      	mov	r3, r0
 80062cc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	73fb      	strb	r3, [r7, #15]
		printf("VPP_ApplyProfileToAux");
 80062d4:	483c      	ldr	r0, [pc, #240]	; (80063c8 <FuncO_ApplyProfileToAux+0x284>)
 80062d6:	f00b ffd3 	bl	8012280 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 80062da:	7bfb      	ldrb	r3, [r7, #15]
 80062dc:	4618      	mov	r0, r3
 80062de:	f001 f821 	bl	8007324 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim2)\n");
 80062e2:	483a      	ldr	r0, [pc, #232]	; (80063cc <FuncO_ApplyProfileToAux+0x288>)
 80062e4:	f00c f840 	bl	8012368 <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 80062e8:	4839      	ldr	r0, [pc, #228]	; (80063d0 <FuncO_ApplyProfileToAux+0x28c>)
 80062ea:	f007 fc11 	bl	800db10 <HAL_TIM_Base_Stop>
 80062ee:	4603      	mov	r3, r0
 80062f0:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80062f2:	7bbb      	ldrb	r3, [r7, #14]
 80062f4:	4619      	mov	r1, r3
 80062f6:	4837      	ldr	r0, [pc, #220]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 80062f8:	f00b ffc2 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 80062fc:	4836      	ldr	r0, [pc, #216]	; (80063d8 <FuncO_ApplyProfileToAux+0x294>)
 80062fe:	f00c f833 	bl	8012368 <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8006302:	2100      	movs	r1, #0
 8006304:	4835      	ldr	r0, [pc, #212]	; (80063dc <FuncO_ApplyProfileToAux+0x298>)
 8006306:	f005 fa5d 	bl	800b7c4 <HAL_DAC_Stop_DMA>
 800630a:	4603      	mov	r3, r0
 800630c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800630e:	7bbb      	ldrb	r3, [r7, #14]
 8006310:	4619      	mov	r1, r3
 8006312:	4830      	ldr	r0, [pc, #192]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 8006314:	f00b ffb4 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8006318:	4831      	ldr	r0, [pc, #196]	; (80063e0 <FuncO_ApplyProfileToAux+0x29c>)
 800631a:	f00c f825 	bl	8012368 <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800631e:	2001      	movs	r0, #1
 8006320:	f000 fc9c 	bl	8006c5c <SM_GetOutputChannel>
 8006324:	4603      	mov	r3, r0
 8006326:	f103 0208 	add.w	r2, r3, #8
 800632a:	2300      	movs	r3, #0
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	2378      	movs	r3, #120	; 0x78
 8006330:	2100      	movs	r1, #0
 8006332:	482a      	ldr	r0, [pc, #168]	; (80063dc <FuncO_ApplyProfileToAux+0x298>)
 8006334:	f005 f984 	bl	800b640 <HAL_DAC_Start_DMA>
 8006338:	4603      	mov	r3, r0
 800633a:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800633c:	7bbb      	ldrb	r3, [r7, #14]
 800633e:	4619      	mov	r1, r3
 8006340:	4824      	ldr	r0, [pc, #144]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 8006342:	f00b ff9d 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8006346:	4827      	ldr	r0, [pc, #156]	; (80063e4 <FuncO_ApplyProfileToAux+0x2a0>)
 8006348:	f00c f80e 	bl	8012368 <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 800634c:	2100      	movs	r1, #0
 800634e:	4826      	ldr	r0, [pc, #152]	; (80063e8 <FuncO_ApplyProfileToAux+0x2a4>)
 8006350:	f005 fa38 	bl	800b7c4 <HAL_DAC_Stop_DMA>
 8006354:	4603      	mov	r3, r0
 8006356:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006358:	7bbb      	ldrb	r3, [r7, #14]
 800635a:	4619      	mov	r1, r3
 800635c:	481d      	ldr	r0, [pc, #116]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 800635e:	f00b ff8f 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 8006362:	4822      	ldr	r0, [pc, #136]	; (80063ec <FuncO_ApplyProfileToAux+0x2a8>)
 8006364:	f00c f800 	bl	8012368 <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8006368:	2000      	movs	r0, #0
 800636a:	f000 fc77 	bl	8006c5c <SM_GetOutputChannel>
 800636e:	4603      	mov	r3, r0
 8006370:	f103 0208 	add.w	r2, r3, #8
 8006374:	2300      	movs	r3, #0
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	2378      	movs	r3, #120	; 0x78
 800637a:	2100      	movs	r1, #0
 800637c:	481a      	ldr	r0, [pc, #104]	; (80063e8 <FuncO_ApplyProfileToAux+0x2a4>)
 800637e:	f005 f95f 	bl	800b640 <HAL_DAC_Start_DMA>
 8006382:	4603      	mov	r3, r0
 8006384:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8006386:	7bbb      	ldrb	r3, [r7, #14]
 8006388:	4619      	mov	r1, r3
 800638a:	4812      	ldr	r0, [pc, #72]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 800638c:	f00b ff78 	bl	8012280 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim2)\n");
 8006390:	4817      	ldr	r0, [pc, #92]	; (80063f0 <FuncO_ApplyProfileToAux+0x2ac>)
 8006392:	f00b ffe9 	bl	8012368 <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8006396:	480e      	ldr	r0, [pc, #56]	; (80063d0 <FuncO_ApplyProfileToAux+0x28c>)
 8006398:	f007 fb8c 	bl	800dab4 <HAL_TIM_Base_Start>
 800639c:	4603      	mov	r3, r0
 800639e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80063a0:	7bbb      	ldrb	r3, [r7, #14]
 80063a2:	4619      	mov	r1, r3
 80063a4:	480b      	ldr	r0, [pc, #44]	; (80063d4 <FuncO_ApplyProfileToAux+0x290>)
 80063a6:	f00b ff6b 	bl	8012280 <iprintf>
}
 80063aa:	bf00      	nop
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd90      	pop	{r4, r7, pc}
 80063b2:	bf00      	nop
 80063b4:	2000012c 	.word	0x2000012c
 80063b8:	080161c4 	.word	0x080161c4
 80063bc:	20002114 	.word	0x20002114
 80063c0:	080161ec 	.word	0x080161ec
 80063c4:	08016218 	.word	0x08016218
 80063c8:	08016244 	.word	0x08016244
 80063cc:	0801625c 	.word	0x0801625c
 80063d0:	20002a6c 	.word	0x20002a6c
 80063d4:	08016290 	.word	0x08016290
 80063d8:	0801629c 	.word	0x0801629c
 80063dc:	20002920 	.word	0x20002920
 80063e0:	080162e0 	.word	0x080162e0
 80063e4:	08016324 	.word	0x08016324
 80063e8:	20002934 	.word	0x20002934
 80063ec:	08016368 	.word	0x08016368
 80063f0:	080163ac 	.word	0x080163ac

080063f4 <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 80063f8:	4b03      	ldr	r3, [pc, #12]	; (8006408 <GO_ResetLastEncoderValue+0x14>)
 80063fa:	2200      	movs	r2, #0
 80063fc:	801a      	strh	r2, [r3, #0]
}
 80063fe:	bf00      	nop
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	20002118 	.word	0x20002118

0800640c <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 8006416:	2000      	movs	r0, #0
 8006418:	f000 fc20 	bl	8006c5c <SM_GetOutputChannel>
 800641c:	4603      	mov	r3, r0
 800641e:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 8006426:	4b15      	ldr	r3, [pc, #84]	; (800647c <GO_MapEncoderPositionToSignalOutput+0x70>)
 8006428:	881b      	ldrh	r3, [r3, #0]
 800642a:	88fa      	ldrh	r2, [r7, #6]
 800642c:	429a      	cmp	r2, r3
 800642e:	d90c      	bls.n	800644a <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 8006430:	7bfb      	ldrb	r3, [r7, #15]
 8006432:	3301      	adds	r3, #1
 8006434:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	2b07      	cmp	r3, #7
 800643a:	d901      	bls.n	8006440 <GO_MapEncoderPositionToSignalOutput+0x34>
 800643c:	2307      	movs	r3, #7
 800643e:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8006440:	7bfb      	ldrb	r3, [r7, #15]
 8006442:	4618      	mov	r0, r3
 8006444:	f000 f81c 	bl	8006480 <GO_ApplyPresetToSignal>
 8006448:	e010      	b.n	800646c <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 800644a:	4b0c      	ldr	r3, [pc, #48]	; (800647c <GO_MapEncoderPositionToSignalOutput+0x70>)
 800644c:	881b      	ldrh	r3, [r3, #0]
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	429a      	cmp	r2, r3
 8006452:	d20b      	bcs.n	800646c <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 8006454:	7bfb      	ldrb	r3, [r7, #15]
 8006456:	3b01      	subs	r3, #1
 8006458:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 800645a:	7bfb      	ldrb	r3, [r7, #15]
 800645c:	2b07      	cmp	r3, #7
 800645e:	d901      	bls.n	8006464 <GO_MapEncoderPositionToSignalOutput+0x58>
 8006460:	2300      	movs	r3, #0
 8006462:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	4618      	mov	r0, r3
 8006468:	f000 f80a 	bl	8006480 <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 800646c:	4a03      	ldr	r2, [pc, #12]	; (800647c <GO_MapEncoderPositionToSignalOutput+0x70>)
 800646e:	88fb      	ldrh	r3, [r7, #6]
 8006470:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 8006472:	bf00      	nop
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20002118 	.word	0x20002118

08006480 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8006480:	b590      	push	{r4, r7, lr}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	4603      	mov	r3, r0
 8006488:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 800648a:	79fc      	ldrb	r4, [r7, #7]
 800648c:	2000      	movs	r0, #0
 800648e:	f000 fbe5 	bl	8006c5c <SM_GetOutputChannel>
 8006492:	4601      	mov	r1, r0
 8006494:	4623      	mov	r3, r4
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	4423      	add	r3, r4
 800649a:	4a4f      	ldr	r2, [pc, #316]	; (80065d8 <GO_ApplyPresetToSignal+0x158>)
 800649c:	4413      	add	r3, r2
 800649e:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 80064a2:	79fb      	ldrb	r3, [r7, #7]
 80064a4:	2b07      	cmp	r3, #7
 80064a6:	f200 8093 	bhi.w	80065d0 <GO_ApplyPresetToSignal+0x150>
 80064aa:	a201      	add	r2, pc, #4	; (adr r2, 80064b0 <GO_ApplyPresetToSignal+0x30>)
 80064ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b0:	080064d1 	.word	0x080064d1
 80064b4:	080064f1 	.word	0x080064f1
 80064b8:	08006511 	.word	0x08006511
 80064bc:	08006531 	.word	0x08006531
 80064c0:	08006551 	.word	0x08006551
 80064c4:	08006571 	.word	0x08006571
 80064c8:	08006591 	.word	0x08006591
 80064cc:	080065b1 	.word	0x080065b1
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 80064d0:	2200      	movs	r2, #0
 80064d2:	2101      	movs	r1, #1
 80064d4:	4841      	ldr	r0, [pc, #260]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 80064d6:	f006 f9f3 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 80064da:	2200      	movs	r2, #0
 80064dc:	2120      	movs	r1, #32
 80064de:	4840      	ldr	r0, [pc, #256]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 80064e0:	f006 f9ee 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 80064e4:	2200      	movs	r2, #0
 80064e6:	2110      	movs	r1, #16
 80064e8:	483d      	ldr	r0, [pc, #244]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 80064ea:	f006 f9e9 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 80064ee:	e06f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 80064f0:	2201      	movs	r2, #1
 80064f2:	2101      	movs	r1, #1
 80064f4:	4839      	ldr	r0, [pc, #228]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 80064f6:	f006 f9e3 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 80064fa:	2200      	movs	r2, #0
 80064fc:	2120      	movs	r1, #32
 80064fe:	4838      	ldr	r0, [pc, #224]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 8006500:	f006 f9de 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8006504:	2200      	movs	r2, #0
 8006506:	2110      	movs	r1, #16
 8006508:	4835      	ldr	r0, [pc, #212]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 800650a:	f006 f9d9 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 800650e:	e05f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006510:	2200      	movs	r2, #0
 8006512:	2101      	movs	r1, #1
 8006514:	4831      	ldr	r0, [pc, #196]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 8006516:	f006 f9d3 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 800651a:	2201      	movs	r2, #1
 800651c:	2120      	movs	r1, #32
 800651e:	4830      	ldr	r0, [pc, #192]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 8006520:	f006 f9ce 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8006524:	2200      	movs	r2, #0
 8006526:	2110      	movs	r1, #16
 8006528:	482d      	ldr	r0, [pc, #180]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 800652a:	f006 f9c9 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 800652e:	e04f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006530:	2201      	movs	r2, #1
 8006532:	2101      	movs	r1, #1
 8006534:	4829      	ldr	r0, [pc, #164]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 8006536:	f006 f9c3 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 800653a:	2201      	movs	r2, #1
 800653c:	2120      	movs	r1, #32
 800653e:	4828      	ldr	r0, [pc, #160]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 8006540:	f006 f9be 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_RESET);
 8006544:	2200      	movs	r2, #0
 8006546:	2110      	movs	r1, #16
 8006548:	4825      	ldr	r0, [pc, #148]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 800654a:	f006 f9b9 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 800654e:	e03f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006550:	2200      	movs	r2, #0
 8006552:	2101      	movs	r1, #1
 8006554:	4821      	ldr	r0, [pc, #132]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 8006556:	f006 f9b3 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 800655a:	2200      	movs	r2, #0
 800655c:	2120      	movs	r1, #32
 800655e:	4820      	ldr	r0, [pc, #128]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 8006560:	f006 f9ae 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8006564:	2201      	movs	r2, #1
 8006566:	2110      	movs	r1, #16
 8006568:	481d      	ldr	r0, [pc, #116]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 800656a:	f006 f9a9 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 800656e:	e02f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 8006570:	2201      	movs	r2, #1
 8006572:	2101      	movs	r1, #1
 8006574:	4819      	ldr	r0, [pc, #100]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 8006576:	f006 f9a3 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_RESET);
 800657a:	2200      	movs	r2, #0
 800657c:	2120      	movs	r1, #32
 800657e:	4818      	ldr	r0, [pc, #96]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 8006580:	f006 f99e 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 8006584:	2201      	movs	r2, #1
 8006586:	2110      	movs	r1, #16
 8006588:	4815      	ldr	r0, [pc, #84]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 800658a:	f006 f999 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 800658e:	e01f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_RESET);
 8006590:	2200      	movs	r2, #0
 8006592:	2101      	movs	r1, #1
 8006594:	4811      	ldr	r0, [pc, #68]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 8006596:	f006 f993 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 800659a:	2201      	movs	r2, #1
 800659c:	2120      	movs	r1, #32
 800659e:	4810      	ldr	r0, [pc, #64]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 80065a0:	f006 f98e 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 80065a4:	2201      	movs	r2, #1
 80065a6:	2110      	movs	r1, #16
 80065a8:	480d      	ldr	r0, [pc, #52]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 80065aa:	f006 f989 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 80065ae:	e00f      	b.n	80065d0 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin, GPIO_PIN_SET);
 80065b0:	2201      	movs	r2, #1
 80065b2:	2101      	movs	r1, #1
 80065b4:	4809      	ldr	r0, [pc, #36]	; (80065dc <GO_ApplyPresetToSignal+0x15c>)
 80065b6:	f006 f983 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin, GPIO_PIN_SET);
 80065ba:	2201      	movs	r2, #1
 80065bc:	2120      	movs	r1, #32
 80065be:	4808      	ldr	r0, [pc, #32]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 80065c0:	f006 f97e 	bl	800c8c0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin, GPIO_PIN_SET);
 80065c4:	2201      	movs	r2, #1
 80065c6:	2110      	movs	r1, #16
 80065c8:	4805      	ldr	r0, [pc, #20]	; (80065e0 <GO_ApplyPresetToSignal+0x160>)
 80065ca:	f006 f979 	bl	800c8c0 <HAL_GPIO_WritePin>
			break;
 80065ce:	bf00      	nop
	}

}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd90      	pop	{r4, r7, pc}
 80065d8:	20000164 	.word	0x20000164
 80065dc:	48000400 	.word	0x48000400
 80065e0:	48000800 	.word	0x48000800

080065e4 <IT_ArbitrateInputTrigger>:
 *	@param None
 *	@retval None
 *
 */
void IT_ArbitrateInputTrigger()
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af02      	add	r7, sp, #8
	if(IT_GetTriggerStatus())
 80065ea:	f000 fa07 	bl	80069fc <IT_GetTriggerStatus>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d020      	beq.n	8006636 <IT_ArbitrateInputTrigger+0x52>
		OUTPUT_TIMER->SMCR &= ~(TIM_SMCR_SMS_2);
		// set status to disabled
*/

		// disable freq count timer
		HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80065f4:	2100      	movs	r1, #0
 80065f6:	484e      	ldr	r0, [pc, #312]	; (8006730 <IT_ArbitrateInputTrigger+0x14c>)
 80065f8:	f007 fede 	bl	800e3b8 <HAL_TIM_IC_Stop_DMA>

		// disable the comparator
		HAL_COMP_Stop(&hcomp1);
 80065fc:	484d      	ldr	r0, [pc, #308]	; (8006734 <IT_ArbitrateInputTrigger+0x150>)
 80065fe:	f004 fdb5 	bl	800b16c <HAL_COMP_Stop>

		// stop the ADC
		HAL_ADC_Stop_DMA(&hadc1);
 8006602:	484d      	ldr	r0, [pc, #308]	; (8006738 <IT_ArbitrateInputTrigger+0x154>)
 8006604:	f003 fb58 	bl	8009cb8 <HAL_ADC_Stop_DMA>

		GPIOA->AFR[0] &= ~(GPIO_AF1_TIM2);
 8006608:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006612:	f023 0301 	bic.w	r3, r3, #1
 8006616:	6213      	str	r3, [r2, #32]
		GPIOA->AFR[0] &= ~(GPIO_AF8_COMP1);
 8006618:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006622:	f023 0308 	bic.w	r3, r3, #8
 8006626:	6213      	str	r3, [r2, #32]


		IT_SetTriggerStatus(DISABLE_TRIGGER);
 8006628:	2000      	movs	r0, #0
 800662a:	f000 f9f3 	bl	8006a14 <IT_SetTriggerStatus>

		FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 800662e:	2000      	movs	r0, #0
 8006630:	f7ff fd24 	bl	800607c <FuncO_ApplyProfileToSignal>
		}
		// set status to enabled
		IT_SetTriggerStatus(ENABLE_TRIGGER);
	}

}
 8006634:	e079      	b.n	800672a <IT_ArbitrateInputTrigger+0x146>
		switch(IT_GetActiveTriggerMode())
 8006636:	f000 f9c5 	bl	80069c4 <IT_GetActiveTriggerMode>
 800663a:	4603      	mov	r3, r0
 800663c:	2b01      	cmp	r3, #1
 800663e:	d037      	beq.n	80066b0 <IT_ArbitrateInputTrigger+0xcc>
 8006640:	2b02      	cmp	r3, #2
 8006642:	d042      	beq.n	80066ca <IT_ArbitrateInputTrigger+0xe6>
 8006644:	2b00      	cmp	r3, #0
 8006646:	d000      	beq.n	800664a <IT_ArbitrateInputTrigger+0x66>
				break;
 8006648:	e06c      	b.n	8006724 <IT_ArbitrateInputTrigger+0x140>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 800664a:	2201      	movs	r2, #1
 800664c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006650:	483a      	ldr	r0, [pc, #232]	; (800673c <IT_ArbitrateInputTrigger+0x158>)
 8006652:	f006 f935 	bl	800c8c0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); 	// TS5A3357 Pin5
 8006656:	2200      	movs	r2, #0
 8006658:	f44f 7100 	mov.w	r1, #512	; 0x200
 800665c:	4837      	ldr	r0, [pc, #220]	; (800673c <IT_ArbitrateInputTrigger+0x158>)
 800665e:	f006 f92f 	bl	800c8c0 <HAL_GPIO_WritePin>
				HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, freq_count_store, MAX_FREQ_COUNT_STORE);
 8006662:	2308      	movs	r3, #8
 8006664:	4a36      	ldr	r2, [pc, #216]	; (8006740 <IT_ArbitrateInputTrigger+0x15c>)
 8006666:	2100      	movs	r1, #0
 8006668:	4831      	ldr	r0, [pc, #196]	; (8006730 <IT_ArbitrateInputTrigger+0x14c>)
 800666a:	f007 fd17 	bl	800e09c <HAL_TIM_IC_Start_DMA>
				GPIOA->MODER &= ~(GPIO_MODER_MODE0_0 | GPIO_MODER_MODE0_1);	// reset mode registers
 800666e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006678:	f023 0303 	bic.w	r3, r3, #3
 800667c:	6013      	str	r3, [r2, #0]
				GPIOA->MODER |= (GPIO_MODER_MODE0_1);	// set port mode to AF
 800667e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006688:	f043 0302 	orr.w	r3, r3, #2
 800668c:	6013      	str	r3, [r2, #0]
				GPIOA->AFR[0] &= ~((1 << 0x04) | (1 << 0x03) | (1 << 0x02) | (1 << 0x01));	// reset AF registers - See Table 13 "Alternate Functions" in STM32G474 datasheet
 800668e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8006698:	f023 031e 	bic.w	r3, r3, #30
 800669c:	6213      	str	r3, [r2, #32]
				GPIOA->AFR[0] |= GPIO_AF1_TIM2;		// set AF to TIM2_CH1
 800669e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80066a8:	f043 0301 	orr.w	r3, r3, #1
 80066ac:	6213      	str	r3, [r2, #32]
				break;
 80066ae:	e039      	b.n	8006724 <IT_ArbitrateInputTrigger+0x140>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 80066b0:	2200      	movs	r2, #0
 80066b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066b6:	4821      	ldr	r0, [pc, #132]	; (800673c <IT_ArbitrateInputTrigger+0x158>)
 80066b8:	f006 f902 	bl	800c8c0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET); 		// TS5A3357 Pin5
 80066bc:	2201      	movs	r2, #1
 80066be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80066c2:	481e      	ldr	r0, [pc, #120]	; (800673c <IT_ArbitrateInputTrigger+0x158>)
 80066c4:	f006 f8fc 	bl	800c8c0 <HAL_GPIO_WritePin>
				break;
 80066c8:	e02c      	b.n	8006724 <IT_ArbitrateInputTrigger+0x140>
				HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);		// TS5A3357 Pin6
 80066ca:	2201      	movs	r2, #1
 80066cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066d0:	481a      	ldr	r0, [pc, #104]	; (800673c <IT_ArbitrateInputTrigger+0x158>)
 80066d2:	f006 f8f5 	bl	800c8c0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_SET);		// TS5A3357 Pin5
 80066d6:	2201      	movs	r2, #1
 80066d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80066dc:	4817      	ldr	r0, [pc, #92]	; (800673c <IT_ArbitrateInputTrigger+0x158>)
 80066de:	f006 f8ef 	bl	800c8c0 <HAL_GPIO_WritePin>
				HAL_ADC_Start_DMA(&hadc1, adcsteps_measure_store, MAX_ADCSTEPS_MEASURE_STORE);
 80066e2:	2210      	movs	r2, #16
 80066e4:	4917      	ldr	r1, [pc, #92]	; (8006744 <IT_ArbitrateInputTrigger+0x160>)
 80066e6:	4814      	ldr	r0, [pc, #80]	; (8006738 <IT_ArbitrateInputTrigger+0x154>)
 80066e8:	f003 fa18 	bl	8009b1c <HAL_ADC_Start_DMA>
				OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 80066ec:	4b16      	ldr	r3, [pc, #88]	; (8006748 <IT_ArbitrateInputTrigger+0x164>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a15      	ldr	r2, [pc, #84]	; (8006748 <IT_ArbitrateInputTrigger+0x164>)
 80066f2:	f023 0301 	bic.w	r3, r3, #1
 80066f6:	6013      	str	r3, [r2, #0]
				HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80066f8:	2100      	movs	r1, #0
 80066fa:	4814      	ldr	r0, [pc, #80]	; (800674c <IT_ArbitrateInputTrigger+0x168>)
 80066fc:	f005 f862 	bl	800b7c4 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, adcsteps_measure_store, MAX_ADCSTEPS_MEASURE_STORE, DAC_ALIGN_12B_R);
 8006700:	2300      	movs	r3, #0
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	2310      	movs	r3, #16
 8006706:	4a0f      	ldr	r2, [pc, #60]	; (8006744 <IT_ArbitrateInputTrigger+0x160>)
 8006708:	2100      	movs	r1, #0
 800670a:	4810      	ldr	r0, [pc, #64]	; (800674c <IT_ArbitrateInputTrigger+0x168>)
 800670c:	f004 ff98 	bl	800b640 <HAL_DAC_Start_DMA>
				OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8006710:	4b0d      	ldr	r3, [pc, #52]	; (8006748 <IT_ArbitrateInputTrigger+0x164>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a0c      	ldr	r2, [pc, #48]	; (8006748 <IT_ArbitrateInputTrigger+0x164>)
 8006716:	f043 0301 	orr.w	r3, r3, #1
 800671a:	6013      	str	r3, [r2, #0]
				FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 800671c:	2000      	movs	r0, #0
 800671e:	f7ff fcad 	bl	800607c <FuncO_ApplyProfileToSignal>
				break;
 8006722:	bf00      	nop
		IT_SetTriggerStatus(ENABLE_TRIGGER);
 8006724:	2001      	movs	r0, #1
 8006726:	f000 f975 	bl	8006a14 <IT_SetTriggerStatus>
}
 800672a:	bf00      	nop
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	20002be8 	.word	0x20002be8
 8006734:	200028fc 	.word	0x200028fc
 8006738:	20002830 	.word	0x20002830
 800673c:	48000800 	.word	0x48000800
 8006740:	2000223c 	.word	0x2000223c
 8006744:	2000211c 	.word	0x2000211c
 8006748:	40013400 	.word	0x40013400
 800674c:	20002934 	.word	0x20002934

08006750 <IT_CycleInputTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_CycleInputTriggerMode()
{
 8006750:	b580      	push	{r7, lr}
 8006752:	af00      	add	r7, sp, #0
	// change the trigger input mode
	switch(IT_GetActiveTriggerMode())
 8006754:	f000 f936 	bl	80069c4 <IT_GetActiveTriggerMode>
 8006758:	4603      	mov	r3, r0
 800675a:	2b01      	cmp	r3, #1
 800675c:	d008      	beq.n	8006770 <IT_CycleInputTriggerMode+0x20>
 800675e:	2b02      	cmp	r3, #2
 8006760:	d00a      	beq.n	8006778 <IT_CycleInputTriggerMode+0x28>
 8006762:	2b00      	cmp	r3, #0
 8006764:	d000      	beq.n	8006768 <IT_CycleInputTriggerMode+0x18>
		case INPUT_TIMER_ADC:
			IT_SetActiveTriggerMode(INPUT_TIMER_TIM);
			break;

		default:
			break;
 8006766:	e00b      	b.n	8006780 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TIMER_COMP);
 8006768:	2001      	movs	r0, #1
 800676a:	f000 f937 	bl	80069dc <IT_SetActiveTriggerMode>
			break;
 800676e:	e007      	b.n	8006780 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TIMER_ADC);
 8006770:	2002      	movs	r0, #2
 8006772:	f000 f933 	bl	80069dc <IT_SetActiveTriggerMode>
			break;
 8006776:	e003      	b.n	8006780 <IT_CycleInputTriggerMode+0x30>
			IT_SetActiveTriggerMode(INPUT_TIMER_TIM);
 8006778:	2000      	movs	r0, #0
 800677a:	f000 f92f 	bl	80069dc <IT_SetActiveTriggerMode>
			break;
 800677e:	bf00      	nop
	}
}
 8006780:	bf00      	nop
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_COMP_TriggerCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b082      	sub	sp, #8
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
	if(HAL_COMP_GetOutputLevel(&hcomp1))
 800678c:	4808      	ldr	r0, [pc, #32]	; (80067b0 <HAL_COMP_TriggerCallback+0x2c>)
 800678e:	f004 fd93 	bl	800b2b8 <HAL_COMP_GetOutputLevel>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d004      	beq.n	80067a2 <HAL_COMP_TriggerCallback+0x1e>
	{
		comp1_output_value[0] = 4095;
 8006798:	4b06      	ldr	r3, [pc, #24]	; (80067b4 <HAL_COMP_TriggerCallback+0x30>)
 800679a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800679e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		comp1_output_value[0] = 0;
	}
}
 80067a0:	e002      	b.n	80067a8 <HAL_COMP_TriggerCallback+0x24>
		comp1_output_value[0] = 0;
 80067a2:	4b04      	ldr	r3, [pc, #16]	; (80067b4 <HAL_COMP_TriggerCallback+0x30>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	601a      	str	r2, [r3, #0]
}
 80067a8:	bf00      	nop
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	200028fc 	.word	0x200028fc
 80067b4:	20002230 	.word	0x20002230

080067b8 <HAL_ADC_ConvCpltCallback>:
 *	@param None
 *	@retval None
 *
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80067b8:	b590      	push	{r4, r7, lr}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
	// mean average the DMA data set
	avg_adcsteps_measure = 0;
 80067c0:	4b29      	ldr	r3, [pc, #164]	; (8006868 <HAL_ADC_ConvCpltCallback+0xb0>)
 80067c2:	f04f 0200 	mov.w	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]
	for(int x = 0; x < MAX_ADCSTEPS_MEASURE_STORE; x++)
 80067c8:	2300      	movs	r3, #0
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	e012      	b.n	80067f4 <HAL_ADC_ConvCpltCallback+0x3c>
	{
		avg_adcsteps_measure += adcsteps_measure_store[x];
 80067ce:	4a27      	ldr	r2, [pc, #156]	; (800686c <HAL_ADC_ConvCpltCallback+0xb4>)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067d6:	ee07 3a90 	vmov	s15, r3
 80067da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80067de:	4b22      	ldr	r3, [pc, #136]	; (8006868 <HAL_ADC_ConvCpltCallback+0xb0>)
 80067e0:	edd3 7a00 	vldr	s15, [r3]
 80067e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067e8:	4b1f      	ldr	r3, [pc, #124]	; (8006868 <HAL_ADC_ConvCpltCallback+0xb0>)
 80067ea:	edc3 7a00 	vstr	s15, [r3]
	for(int x = 0; x < MAX_ADCSTEPS_MEASURE_STORE; x++)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	3301      	adds	r3, #1
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2b0f      	cmp	r3, #15
 80067f8:	dde9      	ble.n	80067ce <HAL_ADC_ConvCpltCallback+0x16>
	}
	avg_adcsteps_measure = avg_adcsteps_measure / MAX_ADCSTEPS_MEASURE_STORE;
 80067fa:	4b1b      	ldr	r3, [pc, #108]	; (8006868 <HAL_ADC_ConvCpltCallback+0xb0>)
 80067fc:	ed93 7a00 	vldr	s14, [r3]
 8006800:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8006804:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006808:	4b17      	ldr	r3, [pc, #92]	; (8006868 <HAL_ADC_ConvCpltCallback+0xb0>)
 800680a:	edc3 7a00 	vstr	s15, [r3]

	// convert ADC steps into voltage
	avg_volt_measure = avg_adcsteps_measure * VOLT_ADC_RESOLUTION;
 800680e:	4b16      	ldr	r3, [pc, #88]	; (8006868 <HAL_ADC_ConvCpltCallback+0xb0>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4618      	mov	r0, r3
 8006814:	f7f9 fec0 	bl	8000598 <__aeabi_f2d>
 8006818:	a311      	add	r3, pc, #68	; (adr r3, 8006860 <HAL_ADC_ConvCpltCallback+0xa8>)
 800681a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681e:	f7f9 ff13 	bl	8000648 <__aeabi_dmul>
 8006822:	4603      	mov	r3, r0
 8006824:	460c      	mov	r4, r1
 8006826:	4618      	mov	r0, r3
 8006828:	4621      	mov	r1, r4
 800682a:	f7fa fa05 	bl	8000c38 <__aeabi_d2f>
 800682e:	4602      	mov	r2, r0
 8006830:	4b0f      	ldr	r3, [pc, #60]	; (8006870 <HAL_ADC_ConvCpltCallback+0xb8>)
 8006832:	601a      	str	r2, [r3, #0]

	// find nearest freq in ref table
	uint16_t new_output_period = _GetNearestPeriodToVolts(avg_volt_measure);
 8006834:	4b0e      	ldr	r3, [pc, #56]	; (8006870 <HAL_ADC_ConvCpltCallback+0xb8>)
 8006836:	edd3 7a00 	vldr	s15, [r3]
 800683a:	eeb0 0a67 	vmov.f32	s0, s15
 800683e:	f000 f87f 	bl	8006940 <_GetNearestPeriodToVolts>
 8006842:	4603      	mov	r3, r0
 8006844:	817b      	strh	r3, [r7, #10]
	if(new_output_period > 0)
 8006846:	897b      	ldrh	r3, [r7, #10]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d005      	beq.n	8006858 <HAL_ADC_ConvCpltCallback+0xa0>
	{
		// set the output timer to new period
		OUTPUT_TIMER->ARR = new_output_period;
 800684c:	4a09      	ldr	r2, [pc, #36]	; (8006874 <HAL_ADC_ConvCpltCallback+0xbc>)
 800684e:	897b      	ldrh	r3, [r7, #10]
 8006850:	62d3      	str	r3, [r2, #44]	; 0x2c
		OUTPUT_TIMER->PSC = 1;
 8006852:	4b08      	ldr	r3, [pc, #32]	; (8006874 <HAL_ADC_ConvCpltCallback+0xbc>)
 8006854:	2201      	movs	r2, #1
 8006856:	629a      	str	r2, [r3, #40]	; 0x28
	}

}
 8006858:	bf00      	nop
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	bd90      	pop	{r4, r7, pc}
 8006860:	51ef8352 	.word	0x51ef8352
 8006864:	3f4a680d 	.word	0x3f4a680d
 8006868:	20002264 	.word	0x20002264
 800686c:	2000211c 	.word	0x2000211c
 8006870:	20002238 	.word	0x20002238
 8006874:	40013400 	.word	0x40013400

08006878 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]

	// mean average the DMA data set
	avg_freq_count_period = 0;
 8006880:	4b29      	ldr	r3, [pc, #164]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8006882:	2200      	movs	r2, #0
 8006884:	601a      	str	r2, [r3, #0]
	for(int x = 0; x < MAX_FREQ_COUNT_STORE; x++)
 8006886:	2300      	movs	r3, #0
 8006888:	60fb      	str	r3, [r7, #12]
 800688a:	e00b      	b.n	80068a4 <HAL_TIM_IC_CaptureCallback+0x2c>
	{
		avg_freq_count_period += freq_count_store[x];
 800688c:	4a27      	ldr	r2, [pc, #156]	; (800692c <HAL_TIM_IC_CaptureCallback+0xb4>)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006894:	4b24      	ldr	r3, [pc, #144]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4413      	add	r3, r2
 800689a:	4a23      	ldr	r2, [pc, #140]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800689c:	6013      	str	r3, [r2, #0]
	for(int x = 0; x < MAX_FREQ_COUNT_STORE; x++)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	3301      	adds	r3, #1
 80068a2:	60fb      	str	r3, [r7, #12]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2b07      	cmp	r3, #7
 80068a8:	ddf0      	ble.n	800688c <HAL_TIM_IC_CaptureCallback+0x14>
	}
	avg_freq_count_period /= MAX_FREQ_COUNT_STORE;
 80068aa:	4b1f      	ldr	r3, [pc, #124]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	08db      	lsrs	r3, r3, #3
 80068b0:	4a1d      	ldr	r2, [pc, #116]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80068b2:	6013      	str	r3, [r2, #0]

	// convert period to hertz
	avg_freq_count_hertz = (float)SM_MCLK / ((float)INPUT_TIMER->PSC * (float)avg_freq_count_period);
 80068b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ba:	ee07 3a90 	vmov	s15, r3
 80068be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80068c2:	4b19      	ldr	r3, [pc, #100]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	ee07 3a90 	vmov	s15, r3
 80068ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068d2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8006930 <HAL_TIM_IC_CaptureCallback+0xb8>
 80068d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068da:	4b16      	ldr	r3, [pc, #88]	; (8006934 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80068dc:	edc3 7a00 	vstr	s15, [r3]

	// sync the output timer (DAC) with the input timer
	OUTPUT_TIMER->ARR = avg_freq_count_period;
 80068e0:	4a15      	ldr	r2, [pc, #84]	; (8006938 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80068e2:	4b11      	ldr	r3, [pc, #68]	; (8006928 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	62d3      	str	r3, [r2, #44]	; 0x2c

	// auto toggle "LF" mode
	if(avg_freq_count_hertz < 50)
 80068e8:	4b12      	ldr	r3, [pc, #72]	; (8006934 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80068ea:	edd3 7a00 	vldr	s15, [r3]
 80068ee:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800693c <HAL_TIM_IC_CaptureCallback+0xc4>
 80068f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068fa:	d508      	bpl.n	800690e <HAL_TIM_IC_CaptureCallback+0x96>
	{
		INPUT_TIMER->PSC = 8000;
 80068fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006900:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8006904:	629a      	str	r2, [r3, #40]	; 0x28
		OUTPUT_TIMER->PSC = 48;
 8006906:	4b0c      	ldr	r3, [pc, #48]	; (8006938 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8006908:	2230      	movs	r2, #48	; 0x30
 800690a:	629a      	str	r2, [r3, #40]	; 0x28
		OUTPUT_TIMER->PSC = 0;
	}

	//printf("ARR %lu = %4.2fHz\n",avg_freq_count_period, avg_freq_count_hertz);

}
 800690c:	e006      	b.n	800691c <HAL_TIM_IC_CaptureCallback+0xa4>
		INPUT_TIMER->PSC = 128;
 800690e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006912:	2280      	movs	r2, #128	; 0x80
 8006914:	629a      	str	r2, [r3, #40]	; 0x28
		OUTPUT_TIMER->PSC = 0;
 8006916:	4b08      	ldr	r3, [pc, #32]	; (8006938 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8006918:	2200      	movs	r2, #0
 800691a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800691c:	bf00      	nop
 800691e:	3714      	adds	r7, #20
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	2000225c 	.word	0x2000225c
 800692c:	2000223c 	.word	0x2000223c
 8006930:	4d2037a0 	.word	0x4d2037a0
 8006934:	20002260 	.word	0x20002260
 8006938:	40013400 	.word	0x40013400
 800693c:	42480000 	.word	0x42480000

08006940 <_GetNearestPeriodToVolts>:
	}
	return 0.0f;
}

uint16_t _GetNearestPeriodToVolts(float volts)
{
 8006940:	b480      	push	{r7}
 8006942:	b085      	sub	sp, #20
 8006944:	af00      	add	r7, sp, #0
 8006946:	ed87 0a01 	vstr	s0, [r7, #4]
	float error_margin = 0.05;
 800694a:	4b15      	ldr	r3, [pc, #84]	; (80069a0 <_GetNearestPeriodToVolts+0x60>)
 800694c:	60bb      	str	r3, [r7, #8]
	for(int x = 0; x < MAX_VOLTS_PER_OCTAVE_INDEX; x++)
 800694e:	2300      	movs	r3, #0
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	e01b      	b.n	800698c <_GetNearestPeriodToVolts+0x4c>
	{
		if((volts - theVoltsPerOctaveTable[x].volts) < error_margin)
 8006954:	4a13      	ldr	r2, [pc, #76]	; (80069a4 <_GetNearestPeriodToVolts+0x64>)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	011b      	lsls	r3, r3, #4
 800695a:	4413      	add	r3, r2
 800695c:	3304      	adds	r3, #4
 800695e:	edd3 7a00 	vldr	s15, [r3]
 8006962:	ed97 7a01 	vldr	s14, [r7, #4]
 8006966:	ee77 7a67 	vsub.f32	s15, s14, s15
 800696a:	ed97 7a02 	vldr	s14, [r7, #8]
 800696e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006976:	dd06      	ble.n	8006986 <_GetNearestPeriodToVolts+0x46>
		{
			return theVoltsPerOctaveTable[x].period;
 8006978:	4a0a      	ldr	r2, [pc, #40]	; (80069a4 <_GetNearestPeriodToVolts+0x64>)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	011b      	lsls	r3, r3, #4
 800697e:	4413      	add	r3, r2
 8006980:	330c      	adds	r3, #12
 8006982:	881b      	ldrh	r3, [r3, #0]
 8006984:	e006      	b.n	8006994 <_GetNearestPeriodToVolts+0x54>
	for(int x = 0; x < MAX_VOLTS_PER_OCTAVE_INDEX; x++)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	3301      	adds	r3, #1
 800698a:	60fb      	str	r3, [r7, #12]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2b27      	cmp	r3, #39	; 0x27
 8006990:	dde0      	ble.n	8006954 <_GetNearestPeriodToVolts+0x14>
		}

	}
	return 0.0f;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3714      	adds	r7, #20
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	3d4ccccd 	.word	0x3d4ccccd
 80069a4:	2000017c 	.word	0x2000017c

080069a8 <IT_GetAverageFreqCountHertz>:
 *	@param None
 *	@retval None
 *
 */
float IT_GetAverageFreqCountHertz()
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
	return avg_freq_count_hertz;
 80069ac:	4b04      	ldr	r3, [pc, #16]	; (80069c0 <IT_GetAverageFreqCountHertz+0x18>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	ee07 3a90 	vmov	s15, r3
}
 80069b4:	eeb0 0a67 	vmov.f32	s0, s15
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr
 80069c0:	20002260 	.word	0x20002260

080069c4 <IT_GetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInputMode IT_GetActiveTriggerMode()
{
 80069c4:	b480      	push	{r7}
 80069c6:	af00      	add	r7, sp, #0
	return activeInputerTriggerMode;
 80069c8:	4b03      	ldr	r3, [pc, #12]	; (80069d8 <IT_GetActiveTriggerMode+0x14>)
 80069ca:	781b      	ldrb	r3, [r3, #0]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	2000211a 	.word	0x2000211a

080069dc <IT_SetActiveTriggerMode>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetActiveTriggerMode(eTriggerInputMode newTriggerMode)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	4603      	mov	r3, r0
 80069e4:	71fb      	strb	r3, [r7, #7]
	activeInputerTriggerMode = newTriggerMode;
 80069e6:	4a04      	ldr	r2, [pc, #16]	; (80069f8 <IT_SetActiveTriggerMode+0x1c>)
 80069e8:	79fb      	ldrb	r3, [r7, #7]
 80069ea:	7013      	strb	r3, [r2, #0]
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr
 80069f8:	2000211a 	.word	0x2000211a

080069fc <IT_GetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
eTriggerInput IT_GetTriggerStatus()
{
 80069fc:	b480      	push	{r7}
 80069fe:	af00      	add	r7, sp, #0
	return isTriggerInputEnabled;
 8006a00:	4b03      	ldr	r3, [pc, #12]	; (8006a10 <IT_GetTriggerStatus+0x14>)
 8006a02:	781b      	ldrb	r3, [r3, #0]
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	2000211b 	.word	0x2000211b

08006a14 <IT_SetTriggerStatus>:
 *	@param None
 *	@retval None
 *
 */
void IT_SetTriggerStatus(eTriggerInput newTriggerStatus)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	71fb      	strb	r3, [r7, #7]
	isTriggerInputEnabled = newTriggerStatus;
 8006a1e:	4a04      	ldr	r2, [pc, #16]	; (8006a30 <IT_SetTriggerStatus+0x1c>)
 8006a20:	79fb      	ldrb	r3, [r7, #7]
 8006a22:	7013      	strb	r3, [r2, #0]
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr
 8006a30:	2000211b 	.word	0x2000211b

08006a34 <SM_Init>:
void _InitOutputChannels();
void _InitAmpProfiles();
void _InitGainInDecibels();

void SM_Init()
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	af00      	add	r7, sp, #0

	FreqO_InitFreqProfiles();
 8006a38:	f7fe ff80 	bl	800593c <FreqO_InitFreqProfiles>

	_InitOutputChannels();
 8006a3c:	f000 f8ae 	bl	8006b9c <_InitOutputChannels>
	_InitAmpProfiles();
 8006a40:	f000 f824 	bl	8006a8c <_InitAmpProfiles>

	// Start OFFSET DAC and set to positive
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8006a44:	2110      	movs	r1, #16
 8006a46:	480f      	ldr	r0, [pc, #60]	; (8006a84 <SM_Init+0x50>)
 8006a48:	f004 fda7 	bl	800b59a <HAL_DAC_Start>
	HAL_GPIO_WritePin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin, GPIO_PIN_SET);
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	2108      	movs	r1, #8
 8006a50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a54:	f005 ff34 	bl	800c8c0 <HAL_GPIO_WritePin>

	// send trigger input out to dac
	//HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, volt_measure_store, MAX_VOLT_MEASURE_STORE, DAC_ALIGN_12B_R);

	// Start DAC trigger timer
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8006a58:	4b0b      	ldr	r3, [pc, #44]	; (8006a88 <SM_Init+0x54>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a0a      	ldr	r2, [pc, #40]	; (8006a88 <SM_Init+0x54>)
 8006a5e:	f043 0301 	orr.w	r3, r3, #1
 8006a62:	6013      	str	r3, [r2, #0]

	// Set the SIGNAL function and amplitude
	FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8006a64:	2000      	movs	r0, #0
 8006a66:	f7ff fb09 	bl	800607c <FuncO_ApplyProfileToSignal>
	VPP_ApplyProfileToSignal(eDefaultVppPreset);
 8006a6a:	2059      	movs	r0, #89	; 0x59
 8006a6c:	f000 fc2c 	bl	80072c8 <VPP_ApplyProfileToSignal>

	// set the AUX function
	FuncO_ApplyProfileToAux(eDefaultFuncPreset);
 8006a70:	2000      	movs	r0, #0
 8006a72:	f7ff fb67 	bl	8006144 <FuncO_ApplyProfileToAux>

	// set freq for both SIGNAL and AUX
	FreqO_ApplyProfile(eDefaultFreqPreset);
 8006a76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a7a:	f7ff f86f 	bl	8005b5c <FreqO_ApplyProfile>

}
 8006a7e:	bf00      	nop
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	20002934 	.word	0x20002934
 8006a88:	40013400 	.word	0x40013400

08006a8c <_InitAmpProfiles>:

void _InitAmpProfiles()
{
 8006a8c:	b590      	push	{r4, r7, lr}
 8006a8e:	b08b      	sub	sp, #44	; 0x2c
 8006a90:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8006a92:	2300      	movs	r3, #0
 8006a94:	627b      	str	r3, [r7, #36]	; 0x24
 8006a96:	e033      	b.n	8006b00 <_InitAmpProfiles+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 8006a98:	493c      	ldr	r1, [pc, #240]	; (8006b8c <_InitAmpProfiles+0x100>)
 8006a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	00db      	lsls	r3, r3, #3
 8006aa0:	1a9b      	subs	r3, r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	440b      	add	r3, r1
 8006aa6:	3304      	adds	r3, #4
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 8006aac:	4b38      	ldr	r3, [pc, #224]	; (8006b90 <_InitAmpProfiles+0x104>)
 8006aae:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 8006ab0:	4936      	ldr	r1, [pc, #216]	; (8006b8c <_InitAmpProfiles+0x100>)
 8006ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	00db      	lsls	r3, r3, #3
 8006ab8:	1a9b      	subs	r3, r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	440b      	add	r3, r1
 8006abe:	3308      	adds	r3, #8
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	ee07 3a90 	vmov	s15, r3
 8006ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aca:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 8006ace:	ed97 7a04 	vldr	s14, [r7, #16]
 8006ad2:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ad6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006ada:	ed97 7a02 	vldr	s14, [r7, #8]
 8006ade:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ae2:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 8006ae6:	4929      	ldr	r1, [pc, #164]	; (8006b8c <_InitAmpProfiles+0x100>)
 8006ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006aea:	4613      	mov	r3, r2
 8006aec:	00db      	lsls	r3, r3, #3
 8006aee:	1a9b      	subs	r3, r3, r2
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	440b      	add	r3, r1
 8006af4:	3310      	adds	r3, #16
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	3301      	adds	r3, #1
 8006afe:	627b      	str	r3, [r7, #36]	; 0x24
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	2b61      	cmp	r3, #97	; 0x61
 8006b04:	ddc8      	ble.n	8006a98 <_InitAmpProfiles+0xc>
	}

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8006b06:	2300      	movs	r3, #0
 8006b08:	623b      	str	r3, [r7, #32]
 8006b0a:	e037      	b.n	8006b7c <_InitAmpProfiles+0xf0>
	{
		float decibel_mvolt_ref = 0.001;
 8006b0c:	4b21      	ldr	r3, [pc, #132]	; (8006b94 <_InitAmpProfiles+0x108>)
 8006b0e:	61fb      	str	r3, [r7, #28]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8006b10:	491e      	ldr	r1, [pc, #120]	; (8006b8c <_InitAmpProfiles+0x100>)
 8006b12:	6a3a      	ldr	r2, [r7, #32]
 8006b14:	4613      	mov	r3, r2
 8006b16:	00db      	lsls	r3, r3, #3
 8006b18:	1a9b      	subs	r3, r3, r2
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	440b      	add	r3, r1
 8006b1e:	3304      	adds	r3, #4
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	61bb      	str	r3, [r7, #24]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8006b24:	ed97 7a06 	vldr	s14, [r7, #24]
 8006b28:	edd7 7a07 	vldr	s15, [r7, #28]
 8006b2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006b30:	ee16 0a90 	vmov	r0, s13
 8006b34:	f7f9 fd30 	bl	8000598 <__aeabi_f2d>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	460c      	mov	r4, r1
 8006b3c:	ec44 3b10 	vmov	d0, r3, r4
 8006b40:	f00d fcaa 	bl	8014498 <log10>
 8006b44:	ec51 0b10 	vmov	r0, r1, d0
 8006b48:	f04f 0200 	mov.w	r2, #0
 8006b4c:	4b12      	ldr	r3, [pc, #72]	; (8006b98 <_InitAmpProfiles+0x10c>)
 8006b4e:	f7f9 fd7b 	bl	8000648 <__aeabi_dmul>
 8006b52:	4603      	mov	r3, r0
 8006b54:	460c      	mov	r4, r1
 8006b56:	4618      	mov	r0, r3
 8006b58:	4621      	mov	r1, r4
 8006b5a:	f7fa f86d 	bl	8000c38 <__aeabi_d2f>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	617b      	str	r3, [r7, #20]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 8006b62:	490a      	ldr	r1, [pc, #40]	; (8006b8c <_InitAmpProfiles+0x100>)
 8006b64:	6a3a      	ldr	r2, [r7, #32]
 8006b66:	4613      	mov	r3, r2
 8006b68:	00db      	lsls	r3, r3, #3
 8006b6a:	1a9b      	subs	r3, r3, r2
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	440b      	add	r3, r1
 8006b70:	330c      	adds	r3, #12
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8006b76:	6a3b      	ldr	r3, [r7, #32]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	623b      	str	r3, [r7, #32]
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	2b61      	cmp	r3, #97	; 0x61
 8006b80:	ddc4      	ble.n	8006b0c <_InitAmpProfiles+0x80>

	}
}
 8006b82:	bf00      	nop
 8006b84:	372c      	adds	r7, #44	; 0x2c
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd90      	pop	{r4, r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	200003fc 	.word	0x200003fc
 8006b90:	402ccccd 	.word	0x402ccccd
 8006b94:	3a83126f 	.word	0x3a83126f
 8006b98:	40340000 	.word	0x40340000

08006b9c <_InitOutputChannels>:

void _InitOutputChannels()
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8006ba2:	4b28      	ldr	r3, [pc, #160]	; (8006c44 <_InitOutputChannels+0xa8>)
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8006ba8:	4b27      	ldr	r3, [pc, #156]	; (8006c48 <_InitOutputChannels+0xac>)
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	4a25      	ldr	r2, [pc, #148]	; (8006c44 <_InitOutputChannels+0xa8>)
 8006bae:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8006bb0:	4b24      	ldr	r3, [pc, #144]	; (8006c44 <_InitOutputChannels+0xa8>)
 8006bb2:	4a25      	ldr	r2, [pc, #148]	; (8006c48 <_InitOutputChannels+0xac>)
 8006bb4:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006bb8:	2300      	movs	r3, #0
 8006bba:	607b      	str	r3, [r7, #4]
 8006bbc:	e00b      	b.n	8006bd6 <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8006bbe:	4a23      	ldr	r2, [pc, #140]	; (8006c4c <_InitOutputChannels+0xb0>)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006bc6:	491f      	ldr	r1, [pc, #124]	; (8006c44 <_InitOutputChannels+0xa8>)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	3302      	adds	r3, #2
 8006bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	607b      	str	r3, [r7, #4]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b77      	cmp	r3, #119	; 0x77
 8006bda:	ddf0      	ble.n	8006bbe <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8006bdc:	4b19      	ldr	r3, [pc, #100]	; (8006c44 <_InitOutputChannels+0xa8>)
 8006bde:	4a1c      	ldr	r2, [pc, #112]	; (8006c50 <_InitOutputChannels+0xb4>)
 8006be0:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006be4:	4b17      	ldr	r3, [pc, #92]	; (8006c44 <_InitOutputChannels+0xa8>)
 8006be6:	4a1b      	ldr	r2, [pc, #108]	; (8006c54 <_InitOutputChannels+0xb8>)
 8006be8:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the Aux output channel
	AuxChannel.channel = AUX_CHANNEL;
 8006bec:	4b1a      	ldr	r3, [pc, #104]	; (8006c58 <_InitOutputChannels+0xbc>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	701a      	strb	r2, [r3, #0]
	AuxChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8006bf2:	4b15      	ldr	r3, [pc, #84]	; (8006c48 <_InitOutputChannels+0xac>)
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	4a18      	ldr	r2, [pc, #96]	; (8006c58 <_InitOutputChannels+0xbc>)
 8006bf8:	6053      	str	r3, [r2, #4]
	AuxChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8006bfa:	4b17      	ldr	r3, [pc, #92]	; (8006c58 <_InitOutputChannels+0xbc>)
 8006bfc:	4a12      	ldr	r2, [pc, #72]	; (8006c48 <_InitOutputChannels+0xac>)
 8006bfe:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006c02:	2300      	movs	r3, #0
 8006c04:	603b      	str	r3, [r7, #0]
 8006c06:	e00b      	b.n	8006c20 <_InitOutputChannels+0x84>
		AuxChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8006c08:	4a10      	ldr	r2, [pc, #64]	; (8006c4c <_InitOutputChannels+0xb0>)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006c10:	4911      	ldr	r1, [pc, #68]	; (8006c58 <_InitOutputChannels+0xbc>)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	3302      	adds	r3, #2
 8006c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	603b      	str	r3, [r7, #0]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b77      	cmp	r3, #119	; 0x77
 8006c24:	ddf0      	ble.n	8006c08 <_InitOutputChannels+0x6c>

	AuxChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8006c26:	4b0c      	ldr	r3, [pc, #48]	; (8006c58 <_InitOutputChannels+0xbc>)
 8006c28:	4a09      	ldr	r2, [pc, #36]	; (8006c50 <_InitOutputChannels+0xb4>)
 8006c2a:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	AuxChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8006c2e:	4b0a      	ldr	r3, [pc, #40]	; (8006c58 <_InitOutputChannels+0xbc>)
 8006c30:	4a08      	ldr	r2, [pc, #32]	; (8006c54 <_InitOutputChannels+0xb8>)
 8006c32:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0


}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	20002268 	.word	0x20002268
 8006c48:	2000012c 	.word	0x2000012c
 8006c4c:	20001738 	.word	0x20001738
 8006c50:	20000db8 	.word	0x20000db8
 8006c54:	20000179 	.word	0x20000179
 8006c58:	2000245c 	.word	0x2000245c

08006c5c <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	4603      	mov	r3, r0
 8006c64:	71fb      	strb	r3, [r7, #7]

	if(!pChannel)
 8006c66:	79fb      	ldrb	r3, [r7, #7]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d101      	bne.n	8006c70 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8006c6c:	4b04      	ldr	r3, [pc, #16]	; (8006c80 <SM_GetOutputChannel+0x24>)
 8006c6e:	e000      	b.n	8006c72 <SM_GetOutputChannel+0x16>
	else
		return &AuxChannel;
 8006c70:	4b04      	ldr	r3, [pc, #16]	; (8006c84 <SM_GetOutputChannel+0x28>)
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	370c      	adds	r7, #12
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	20002268 	.word	0x20002268
 8006c84:	2000245c 	.word	0x2000245c

08006c88 <SM_EnablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToAux()
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b096      	sub	sp, #88	; 0x58
 8006c8c:	af00      	add	r7, sp, #0
	printf("SM_EnablePwmToAux\n");
 8006c8e:	4889      	ldr	r0, [pc, #548]	; (8006eb4 <SM_EnablePwmToAux+0x22c>)
 8006c90:	f00b fb6a 	bl	8012368 <puts>

	HAL_StatusTypeDef res = 0;
 8006c94:	2300      	movs	r3, #0
 8006c96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006c9a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	605a      	str	r2, [r3, #4]
 8006ca4:	609a      	str	r2, [r3, #8]
 8006ca6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ca8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006cac:	2200      	movs	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]
 8006cb0:	605a      	str	r2, [r3, #4]
 8006cb2:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8006cb4:	f107 031c 	add.w	r3, r7, #28
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]
 8006cbc:	605a      	str	r2, [r3, #4]
 8006cbe:	609a      	str	r2, [r3, #8]
 8006cc0:	60da      	str	r2, [r3, #12]
 8006cc2:	611a      	str	r2, [r3, #16]
 8006cc4:	615a      	str	r2, [r3, #20]
 8006cc6:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cc8:	f107 0308 	add.w	r3, r7, #8
 8006ccc:	2200      	movs	r2, #0
 8006cce:	601a      	str	r2, [r3, #0]
 8006cd0:	605a      	str	r2, [r3, #4]
 8006cd2:	609a      	str	r2, [r3, #8]
 8006cd4:	60da      	str	r2, [r3, #12]
 8006cd6:	611a      	str	r2, [r3, #16]


	htim3.Instance = PWM_AUX_OUT_TIM;
 8006cd8:	4b77      	ldr	r3, [pc, #476]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006cda:	4a78      	ldr	r2, [pc, #480]	; (8006ebc <SM_EnablePwmToAux+0x234>)
 8006cdc:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8006cde:	4b76      	ldr	r3, [pc, #472]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8006ce4:	4b74      	ldr	r3, [pc, #464]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006ce6:	2210      	movs	r2, #16
 8006ce8:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 8006cea:	4b73      	ldr	r3, [pc, #460]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006cec:	2201      	movs	r2, #1
 8006cee:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006cf0:	4b71      	ldr	r3, [pc, #452]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006cf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cf6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006cf8:	4b6f      	ldr	r3, [pc, #444]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006cfa:	2280      	movs	r2, #128	; 0x80
 8006cfc:	619a      	str	r2, [r3, #24]
	if ((res == HAL_TIM_Base_Init(&htim3)) != HAL_OK)
 8006cfe:	486e      	ldr	r0, [pc, #440]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006d00:	f006 fe80 	bl	800da04 <HAL_TIM_Base_Init>
 8006d04:	4603      	mov	r3, r0
 8006d06:	461a      	mov	r2, r3
 8006d08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d107      	bne.n	8006d20 <SM_EnablePwmToAux+0x98>
	{
		printf("SM_EnablePwmToAux HAL_TIM_Base_Init() Result:%u\n",res);
 8006d10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d14:	4619      	mov	r1, r3
 8006d16:	486a      	ldr	r0, [pc, #424]	; (8006ec0 <SM_EnablePwmToAux+0x238>)
 8006d18:	f00b fab2 	bl	8012280 <iprintf>
		Error_Handler();
 8006d1c:	f001 fb9a 	bl	8008454 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006d20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d24:	647b      	str	r3, [r7, #68]	; 0x44
	if ((res == HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig)) != HAL_OK)
 8006d26:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	4862      	ldr	r0, [pc, #392]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006d2e:	f007 ffd9 	bl	800ece4 <HAL_TIM_ConfigClockSource>
 8006d32:	4603      	mov	r3, r0
 8006d34:	461a      	mov	r2, r3
 8006d36:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d107      	bne.n	8006d4e <SM_EnablePwmToAux+0xc6>
	{
		printf("SM_EnablePwmToAux HAL_TIM_ConfigClockSource() Result:%u\n",res);
 8006d3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d42:	4619      	mov	r1, r3
 8006d44:	485f      	ldr	r0, [pc, #380]	; (8006ec4 <SM_EnablePwmToAux+0x23c>)
 8006d46:	f00b fa9b 	bl	8012280 <iprintf>
		Error_Handler();
 8006d4a:	f001 fb83 	bl	8008454 <Error_Handler>
	}
	if ((res == HAL_TIM_PWM_Init(&htim3)) != HAL_OK)
 8006d4e:	485a      	ldr	r0, [pc, #360]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006d50:	f006 ff6b 	bl	800dc2a <HAL_TIM_PWM_Init>
 8006d54:	4603      	mov	r3, r0
 8006d56:	461a      	mov	r2, r3
 8006d58:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d107      	bne.n	8006d70 <SM_EnablePwmToAux+0xe8>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Init() Result:%u\n",res);
 8006d60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d64:	4619      	mov	r1, r3
 8006d66:	4858      	ldr	r0, [pc, #352]	; (8006ec8 <SM_EnablePwmToAux+0x240>)
 8006d68:	f00b fa8a 	bl	8012280 <iprintf>
		Error_Handler();
 8006d6c:	f001 fb72 	bl	8008454 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006d70:	2320      	movs	r3, #32
 8006d72:	63bb      	str	r3, [r7, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006d74:	2300      	movs	r3, #0
 8006d76:	643b      	str	r3, [r7, #64]	; 0x40
	if ((res == HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)) != HAL_OK)
 8006d78:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	484e      	ldr	r0, [pc, #312]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006d80:	f009 f87a 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8006d84:	4603      	mov	r3, r0
 8006d86:	461a      	mov	r2, r3
 8006d88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d107      	bne.n	8006da0 <SM_EnablePwmToAux+0x118>
	{
		printf("SM_EnablePwmToAux HAL_TIMEx_MasterConfigSynchronization() Result:%u\n",res);
 8006d90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d94:	4619      	mov	r1, r3
 8006d96:	484d      	ldr	r0, [pc, #308]	; (8006ecc <SM_EnablePwmToAux+0x244>)
 8006d98:	f00b fa72 	bl	8012280 <iprintf>
		Error_Handler();
 8006d9c:	f001 fb5a 	bl	8008454 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006da0:	2360      	movs	r3, #96	; 0x60
 8006da2:	61fb      	str	r3, [r7, #28]
	sConfigOC.Pulse = 0;
 8006da4:	2300      	movs	r3, #0
 8006da6:	623b      	str	r3, [r7, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006da8:	2300      	movs	r3, #0
 8006daa:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006dac:	2300      	movs	r3, #0
 8006dae:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)) != HAL_OK)
 8006db0:	f107 031c 	add.w	r3, r7, #28
 8006db4:	2200      	movs	r2, #0
 8006db6:	4619      	mov	r1, r3
 8006db8:	483f      	ldr	r0, [pc, #252]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006dba:	f007 fe83 	bl	800eac4 <HAL_TIM_PWM_ConfigChannel>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d107      	bne.n	8006dda <SM_EnablePwmToAux+0x152>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_ConfigChannel() Result:%u\n",res);
 8006dca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006dce:	4619      	mov	r1, r3
 8006dd0:	483f      	ldr	r0, [pc, #252]	; (8006ed0 <SM_EnablePwmToAux+0x248>)
 8006dd2:	f00b fa55 	bl	8012280 <iprintf>
		Error_Handler();
 8006dd6:	f001 fb3d 	bl	8008454 <Error_Handler>
	}


	// Timer Post Initialization
	printf("SM_EnablePwmToAux: __HAL_RCC_GPIOA_CLK_ENABLE\n");
 8006dda:	483e      	ldr	r0, [pc, #248]	; (8006ed4 <SM_EnablePwmToAux+0x24c>)
 8006ddc:	f00b fac4 	bl	8012368 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006de0:	4b3d      	ldr	r3, [pc, #244]	; (8006ed8 <SM_EnablePwmToAux+0x250>)
 8006de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006de4:	4a3c      	ldr	r2, [pc, #240]	; (8006ed8 <SM_EnablePwmToAux+0x250>)
 8006de6:	f043 0301 	orr.w	r3, r3, #1
 8006dea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006dec:	4b3a      	ldr	r3, [pc, #232]	; (8006ed8 <SM_EnablePwmToAux+0x250>)
 8006dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	607b      	str	r3, [r7, #4]
 8006df6:	687b      	ldr	r3, [r7, #4]
	/**PWM_AUX_OUT_TIM GPIO Configuration
	PA4     ------> PWM_AUX_OUT_TIM_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006df8:	2340      	movs	r3, #64	; 0x40
 8006dfa:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e00:	2300      	movs	r3, #0
 8006e02:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e04:	2300      	movs	r3, #0
 8006e06:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006e08:	2302      	movs	r3, #2
 8006e0a:	61bb      	str	r3, [r7, #24]
	printf("SM_EnablePwmToAux: HAL_GPIO_Init\n");
 8006e0c:	4833      	ldr	r0, [pc, #204]	; (8006edc <SM_EnablePwmToAux+0x254>)
 8006e0e:	f00b faab 	bl	8012368 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e12:	f107 0308 	add.w	r3, r7, #8
 8006e16:	4619      	mov	r1, r3
 8006e18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e1c:	f005 faec 	bl	800c3f8 <HAL_GPIO_Init>


	// PWM_AUX_OUT_TIM_MspInit 0

	/* PWM_AUX_OUT_TIM clock enable */
	printf("SM_EnablePwmToAux: __HAL_RCC_PWM_AUX_OUT_TIM_CLK_ENABLE\n");
 8006e20:	482f      	ldr	r0, [pc, #188]	; (8006ee0 <SM_EnablePwmToAux+0x258>)
 8006e22:	f00b faa1 	bl	8012368 <puts>
	__HAL_RCC_TIM3_CLK_ENABLE();
 8006e26:	4b2c      	ldr	r3, [pc, #176]	; (8006ed8 <SM_EnablePwmToAux+0x250>)
 8006e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e2a:	4a2b      	ldr	r2, [pc, #172]	; (8006ed8 <SM_EnablePwmToAux+0x250>)
 8006e2c:	f043 0302 	orr.w	r3, r3, #2
 8006e30:	6593      	str	r3, [r2, #88]	; 0x58
 8006e32:	4b29      	ldr	r3, [pc, #164]	; (8006ed8 <SM_EnablePwmToAux+0x250>)
 8006e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	603b      	str	r3, [r7, #0]
 8006e3c:	683b      	ldr	r3, [r7, #0]

	/* PWM_AUX_OUT_TIM interrupt Init */
	printf("SM_EnablePwmToAux: HAL_NVIC_SetPriority\n");
 8006e3e:	4829      	ldr	r0, [pc, #164]	; (8006ee4 <SM_EnablePwmToAux+0x25c>)
 8006e40:	f00b fa92 	bl	8012368 <puts>
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006e44:	2200      	movs	r2, #0
 8006e46:	2100      	movs	r1, #0
 8006e48:	201d      	movs	r0, #29
 8006e4a:	f004 fb42 	bl	800b4d2 <HAL_NVIC_SetPriority>
	printf("SM_EnablePwmToAux: HAL_NVIC_EnableIRQ\n");
 8006e4e:	4826      	ldr	r0, [pc, #152]	; (8006ee8 <SM_EnablePwmToAux+0x260>)
 8006e50:	f00b fa8a 	bl	8012368 <puts>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006e54:	201d      	movs	r0, #29
 8006e56:	f004 fb56 	bl	800b506 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspInit 1 */
	printf("SM_EnablePwmToAux: HAL_TIM_PWM_Start\n");
 8006e5a:	4824      	ldr	r0, [pc, #144]	; (8006eec <SM_EnablePwmToAux+0x264>)
 8006e5c:	f00b fa84 	bl	8012368 <puts>
	if ((res == HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8006e60:	2100      	movs	r1, #0
 8006e62:	4815      	ldr	r0, [pc, #84]	; (8006eb8 <SM_EnablePwmToAux+0x230>)
 8006e64:	f006 ff42 	bl	800dcec <HAL_TIM_PWM_Start>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d107      	bne.n	8006e84 <SM_EnablePwmToAux+0x1fc>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Start() Result:%u\n",res);
 8006e74:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006e78:	4619      	mov	r1, r3
 8006e7a:	481d      	ldr	r0, [pc, #116]	; (8006ef0 <SM_EnablePwmToAux+0x268>)
 8006e7c:	f00b fa00 	bl	8012280 <iprintf>
		Error_Handler();
 8006e80:	f001 fae8 	bl	8008454 <Error_Handler>
	}

	printf("SM_EnablePwmToAux: GO_ApplyPresetToSignal\n");
 8006e84:	481b      	ldr	r0, [pc, #108]	; (8006ef4 <SM_EnablePwmToAux+0x26c>)
 8006e86:	f00b fa6f 	bl	8012368 <puts>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 8006e8a:	2007      	movs	r0, #7
 8006e8c:	f7ff faf8 	bl	8006480 <GO_ApplyPresetToSignal>

	// 50% duty cycle
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->CCR1 = 32768\n");
 8006e90:	4819      	ldr	r0, [pc, #100]	; (8006ef8 <SM_EnablePwmToAux+0x270>)
 8006e92:	f00b fa69 	bl	8012368 <puts>
	PWM_AUX_OUT_TIM->CCR1 = 32768;
 8006e96:	4b09      	ldr	r3, [pc, #36]	; (8006ebc <SM_EnablePwmToAux+0x234>)
 8006e98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006e9c:	635a      	str	r2, [r3, #52]	; 0x34
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->ARR = 65535\n");
 8006e9e:	4817      	ldr	r0, [pc, #92]	; (8006efc <SM_EnablePwmToAux+0x274>)
 8006ea0:	f00b fa62 	bl	8012368 <puts>
	PWM_AUX_OUT_TIM->ARR = 65535;
 8006ea4:	4b05      	ldr	r3, [pc, #20]	; (8006ebc <SM_EnablePwmToAux+0x234>)
 8006ea6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006eaa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006eac:	bf00      	nop
 8006eae:	3758      	adds	r7, #88	; 0x58
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	08016458 	.word	0x08016458
 8006eb8:	200021e0 	.word	0x200021e0
 8006ebc:	40000400 	.word	0x40000400
 8006ec0:	0801646c 	.word	0x0801646c
 8006ec4:	080164a0 	.word	0x080164a0
 8006ec8:	080164dc 	.word	0x080164dc
 8006ecc:	0801650c 	.word	0x0801650c
 8006ed0:	08016554 	.word	0x08016554
 8006ed4:	08016590 	.word	0x08016590
 8006ed8:	40021000 	.word	0x40021000
 8006edc:	080165c0 	.word	0x080165c0
 8006ee0:	080165e4 	.word	0x080165e4
 8006ee4:	0801661c 	.word	0x0801661c
 8006ee8:	08016644 	.word	0x08016644
 8006eec:	0801666c 	.word	0x0801666c
 8006ef0:	08016694 	.word	0x08016694
 8006ef4:	080166c8 	.word	0x080166c8
 8006ef8:	080166f4 	.word	0x080166f4
 8006efc:	08016728 	.word	0x08016728

08006f00 <SM_DisablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToAux()
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
	printf("SM_DisablePwmToAux");
 8006f06:	4815      	ldr	r0, [pc, #84]	; (8006f5c <SM_DisablePwmToAux+0x5c>)
 8006f08:	f00b f9ba 	bl	8012280 <iprintf>

	HAL_StatusTypeDef res = 0;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	71fb      	strb	r3, [r7, #7]


	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 0 */
	printf("SM_DisablePwmToAux: HAL_TIM_PWM_Stop\n");
 8006f10:	4813      	ldr	r0, [pc, #76]	; (8006f60 <SM_DisablePwmToAux+0x60>)
 8006f12:	f00b fa29 	bl	8012368 <puts>
	if ((res == HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8006f16:	2100      	movs	r1, #0
 8006f18:	4812      	ldr	r0, [pc, #72]	; (8006f64 <SM_DisablePwmToAux+0x64>)
 8006f1a:	f006 ffc1 	bl	800dea0 <HAL_TIM_PWM_Stop>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	461a      	mov	r2, r3
 8006f22:	79fb      	ldrb	r3, [r7, #7]
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d106      	bne.n	8006f36 <SM_DisablePwmToAux+0x36>
	{
		printf("SM_DisablePwmToAux HAL_TIM_PWM_Stop() Result:%u\n",res);
 8006f28:	79fb      	ldrb	r3, [r7, #7]
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	480e      	ldr	r0, [pc, #56]	; (8006f68 <SM_DisablePwmToAux+0x68>)
 8006f2e:	f00b f9a7 	bl	8012280 <iprintf>
		Error_Handler();
 8006f32:	f001 fa8f 	bl	8008454 <Error_Handler>
	}
	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 0 */
	/* Peripheral clock disable */
	printf("SM_DisablePwmToAux __HAL_RCC_PWM_AUX_OUT_TIM_CLK_DISABLE\n");
 8006f36:	480d      	ldr	r0, [pc, #52]	; (8006f6c <SM_DisablePwmToAux+0x6c>)
 8006f38:	f00b fa16 	bl	8012368 <puts>
	__HAL_RCC_TIM3_CLK_DISABLE();
 8006f3c:	4b0c      	ldr	r3, [pc, #48]	; (8006f70 <SM_DisablePwmToAux+0x70>)
 8006f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f40:	4a0b      	ldr	r2, [pc, #44]	; (8006f70 <SM_DisablePwmToAux+0x70>)
 8006f42:	f023 0302 	bic.w	r3, r3, #2
 8006f46:	6593      	str	r3, [r2, #88]	; 0x58

	/* PWM_AUX_OUT_TIM interrupt Deinit */
	printf("SM_DisablePwmToAux HAL_NVIC_DisableIRQ\n");
 8006f48:	480a      	ldr	r0, [pc, #40]	; (8006f74 <SM_DisablePwmToAux+0x74>)
 8006f4a:	f00b fa0d 	bl	8012368 <puts>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8006f4e:	201d      	movs	r0, #29
 8006f50:	f004 fae7 	bl	800b522 <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 1 */
}
 8006f54:	bf00      	nop
 8006f56:	3708      	adds	r7, #8
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	08016758 	.word	0x08016758
 8006f60:	0801676c 	.word	0x0801676c
 8006f64:	200021e0 	.word	0x200021e0
 8006f68:	08016794 	.word	0x08016794
 8006f6c:	080167c8 	.word	0x080167c8
 8006f70:	40021000 	.word	0x40021000
 8006f74:	08016804 	.word	0x08016804

08006f78 <SM_EnableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToAux()
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b0b2      	sub	sp, #200	; 0xc8
 8006f7c:	af00      	add	r7, sp, #0
	printf("SM_EnableDacToAux");
 8006f7e:	4860      	ldr	r0, [pc, #384]	; (8007100 <SM_EnableDacToAux+0x188>)
 8006f80:	f00b f97e 	bl	8012280 <iprintf>

	HAL_StatusTypeDef res = 0;
 8006f84:	2300      	movs	r3, #0
 8006f86:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	DAC_ChannelConfTypeDef sConfig = {0};
 8006f8a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006f8e:	2230      	movs	r2, #48	; 0x30
 8006f90:	2100      	movs	r1, #0
 8006f92:	4618      	mov	r0, r3
 8006f94:	f00a fd10 	bl	80119b8 <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f98:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	601a      	str	r2, [r3, #0]
 8006fa0:	605a      	str	r2, [r3, #4]
 8006fa2:	609a      	str	r2, [r3, #8]
 8006fa4:	60da      	str	r2, [r3, #12]
 8006fa6:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 8006fa8:	4b56      	ldr	r3, [pc, #344]	; (8007104 <SM_EnableDacToAux+0x18c>)
 8006faa:	66fb      	str	r3, [r7, #108]	; 0x6c
	if ((res == HAL_DAC_Init(&hdac2)) != HAL_OK)
 8006fac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f004 fad0 	bl	800b556 <HAL_DAC_Init>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	461a      	mov	r2, r3
 8006fba:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d107      	bne.n	8006fd2 <SM_EnableDacToAux+0x5a>
	{
		printf("SM_EnableDacToAux HAL_DAC_Init() Result:%u\n",res);
 8006fc2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	484f      	ldr	r0, [pc, #316]	; (8007108 <SM_EnableDacToAux+0x190>)
 8006fca:	f00b f959 	bl	8012280 <iprintf>
		Error_Handler();
 8006fce:	f001 fa41 	bl	8008454 <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006fd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006fd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_SignedFormat = DISABLE;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006fec:	2306      	movs	r3, #6
 8006fee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006ffe:	2301      	movs	r3, #1
 8007000:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8007004:	2300      	movs	r3, #0
 8007006:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if ((res == HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1)) != HAL_OK)
 800700a:	f107 0194 	add.w	r1, r7, #148	; 0x94
 800700e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8007012:	2200      	movs	r2, #0
 8007014:	4618      	mov	r0, r3
 8007016:	f004 fc87 	bl	800b928 <HAL_DAC_ConfigChannel>
 800701a:	4603      	mov	r3, r0
 800701c:	461a      	mov	r2, r3
 800701e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8007022:	4293      	cmp	r3, r2
 8007024:	d107      	bne.n	8007036 <SM_EnableDacToAux+0xbe>
	{
		printf("SM_EnableDacToAux HAL_DAC_ConfigChannel() Result:%u\n",res);
 8007026:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800702a:	4619      	mov	r1, r3
 800702c:	4837      	ldr	r0, [pc, #220]	; (800710c <SM_EnableDacToAux+0x194>)
 800702e:	f00b f927 	bl	8012280 <iprintf>
		Error_Handler();
 8007032:	f001 fa0f 	bl	8008454 <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	printf("SM_EnableDacToAux __HAL_RCC_DAC2_CLK_ENABLE()\n");
 8007036:	4836      	ldr	r0, [pc, #216]	; (8007110 <SM_EnableDacToAux+0x198>)
 8007038:	f00b f996 	bl	8012368 <puts>
	__HAL_RCC_DAC2_CLK_ENABLE();
 800703c:	4b35      	ldr	r3, [pc, #212]	; (8007114 <SM_EnableDacToAux+0x19c>)
 800703e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007040:	4a34      	ldr	r2, [pc, #208]	; (8007114 <SM_EnableDacToAux+0x19c>)
 8007042:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007046:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007048:	4b32      	ldr	r3, [pc, #200]	; (8007114 <SM_EnableDacToAux+0x19c>)
 800704a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800704c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007050:	60bb      	str	r3, [r7, #8]
 8007052:	68bb      	ldr	r3, [r7, #8]

	printf("SM_EnableDacToAux __HAL_RCC_GPIOA_CLK_ENABLE()\n");
 8007054:	4830      	ldr	r0, [pc, #192]	; (8007118 <SM_EnableDacToAux+0x1a0>)
 8007056:	f00b f987 	bl	8012368 <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800705a:	4b2e      	ldr	r3, [pc, #184]	; (8007114 <SM_EnableDacToAux+0x19c>)
 800705c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800705e:	4a2d      	ldr	r2, [pc, #180]	; (8007114 <SM_EnableDacToAux+0x19c>)
 8007060:	f043 0301 	orr.w	r3, r3, #1
 8007064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007066:	4b2b      	ldr	r3, [pc, #172]	; (8007114 <SM_EnableDacToAux+0x19c>)
 8007068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	607b      	str	r3, [r7, #4]
 8007070:	687b      	ldr	r3, [r7, #4]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007072:	2340      	movs	r3, #64	; 0x40
 8007074:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007078:	2303      	movs	r3, #3
 800707a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800707e:	2300      	movs	r3, #0
 8007080:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	printf("SM_EnableDacToAux HAL_GPIO_Init()\n");
 8007084:	4825      	ldr	r0, [pc, #148]	; (800711c <SM_EnableDacToAux+0x1a4>)
 8007086:	f00b f96f 	bl	8012368 <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800708a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800708e:	4619      	mov	r1, r3
 8007090:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007094:	f005 f9b0 	bl	800c3f8 <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 8007098:	4b21      	ldr	r3, [pc, #132]	; (8007120 <SM_EnableDacToAux+0x1a8>)
 800709a:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 800709c:	2329      	movs	r3, #41	; 0x29
 800709e:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80070a0:	2310      	movs	r3, #16
 80070a2:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80070a4:	2300      	movs	r3, #0
 80070a6:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80070a8:	2380      	movs	r3, #128	; 0x80
 80070aa:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80070ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80070b0:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80070b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80070b6:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80070b8:	2320      	movs	r3, #32
 80070ba:	62bb      	str	r3, [r7, #40]	; 0x28
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80070bc:	2300      	movs	r3, #0
 80070be:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_DMA_Init(&hdma_dac2_ch1)) != HAL_OK)
 80070c0:	f107 030c 	add.w	r3, r7, #12
 80070c4:	4618      	mov	r0, r3
 80070c6:	f004 fe65 	bl	800bd94 <HAL_DMA_Init>
 80070ca:	4603      	mov	r3, r0
 80070cc:	461a      	mov	r2, r3
 80070ce:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d107      	bne.n	80070e6 <SM_EnableDacToAux+0x16e>
	{
		printf("SM_EnableDacToAux HAL_DMA_Init() Result:%u\n",res);
 80070d6:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 80070da:	4619      	mov	r1, r3
 80070dc:	4811      	ldr	r0, [pc, #68]	; (8007124 <SM_EnableDacToAux+0x1ac>)
 80070de:	f00b f8cf 	bl	8012280 <iprintf>
		Error_Handler();
 80070e2:	f001 f9b7 	bl	8008454 <Error_Handler>
	}

	printf("SM_EnableDacToAux __HAL_LINKDMA()\n");
 80070e6:	4810      	ldr	r0, [pc, #64]	; (8007128 <SM_EnableDacToAux+0x1b0>)
 80070e8:	f00b f93e 	bl	8012368 <puts>
	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 80070ec:	f107 030c 	add.w	r3, r7, #12
 80070f0:	677b      	str	r3, [r7, #116]	; 0x74
 80070f2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80070f6:	637b      	str	r3, [r7, #52]	; 0x34

    //GO_ApplyPresetToAux(eDefaultGainPreset);
}
 80070f8:	bf00      	nop
 80070fa:	37c8      	adds	r7, #200	; 0xc8
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	0801682c 	.word	0x0801682c
 8007104:	50000c00 	.word	0x50000c00
 8007108:	08016840 	.word	0x08016840
 800710c:	0801686c 	.word	0x0801686c
 8007110:	080168a4 	.word	0x080168a4
 8007114:	40021000 	.word	0x40021000
 8007118:	080168d4 	.word	0x080168d4
 800711c:	08016904 	.word	0x08016904
 8007120:	40020030 	.word	0x40020030
 8007124:	08016928 	.word	0x08016928
 8007128:	08016954 	.word	0x08016954

0800712c <SM_DisableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToAux()
{
 800712c:	b580      	push	{r7, lr}
 800712e:	af00      	add	r7, sp, #0


	printf("SM_DisableDacToAux\n");
 8007130:	4806      	ldr	r0, [pc, #24]	; (800714c <SM_DisableDacToAux+0x20>)
 8007132:	f00b f919 	bl	8012368 <puts>
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
	printf("SM_DisableDacToAux HAL_GPIO_DeInit\n");
 8007136:	4806      	ldr	r0, [pc, #24]	; (8007150 <SM_DisableDacToAux+0x24>)
 8007138:	f00b f916 	bl	8012368 <puts>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 800713c:	2140      	movs	r1, #64	; 0x40
 800713e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007142:	f005 fadb 	bl	800c6fc <HAL_GPIO_DeInit>

}
 8007146:	bf00      	nop
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	08016978 	.word	0x08016978
 8007150:	0801698c 	.word	0x0801698c

08007154 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Inversion direction)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	4603      	mov	r3, r0
 800715c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800715e:	79fb      	ldrb	r3, [r7, #7]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d008      	beq.n	8007176 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8007164:	4b08      	ldr	r3, [pc, #32]	; (8007188 <SM_GetEncoderValue+0x34>)
 8007166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007168:	b29a      	uxth	r2, r3
 800716a:	4b07      	ldr	r3, [pc, #28]	; (8007188 <SM_GetEncoderValue+0x34>)
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	b29b      	uxth	r3, r3
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	b29b      	uxth	r3, r3
 8007174:	e002      	b.n	800717c <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8007176:	4b04      	ldr	r3, [pc, #16]	; (8007188 <SM_GetEncoderValue+0x34>)
 8007178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717a:	b29b      	uxth	r3, r3
	}
}
 800717c:	4618      	mov	r0, r3
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr
 8007188:	40012c00 	.word	0x40012c00

0800718c <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 800718c:	b480      	push	{r7}
 800718e:	b085      	sub	sp, #20
 8007190:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 8007192:	4b1d      	ldr	r3, [pc, #116]	; (8007208 <SM_GetOutputInHertz+0x7c>)
 8007194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007196:	2b00      	cmp	r3, #0
 8007198:	d103      	bne.n	80071a2 <SM_GetOutputInHertz+0x16>
 800719a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800719e:	60bb      	str	r3, [r7, #8]
 80071a0:	e007      	b.n	80071b2 <SM_GetOutputInHertz+0x26>
 80071a2:	4b19      	ldr	r3, [pc, #100]	; (8007208 <SM_GetOutputInHertz+0x7c>)
 80071a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071a6:	ee07 3a90 	vmov	s15, r3
 80071aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ae:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80071b2:	4b15      	ldr	r3, [pc, #84]	; (8007208 <SM_GetOutputInHertz+0x7c>)
 80071b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d103      	bne.n	80071c2 <SM_GetOutputInHertz+0x36>
 80071ba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80071be:	607b      	str	r3, [r7, #4]
 80071c0:	e007      	b.n	80071d2 <SM_GetOutputInHertz+0x46>
 80071c2:	4b11      	ldr	r3, [pc, #68]	; (8007208 <SM_GetOutputInHertz+0x7c>)
 80071c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ce:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 80071d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80071d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80071da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80071de:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800720c <SM_GetOutputInHertz+0x80>
 80071e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071e6:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 80071ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80071ee:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8007210 <SM_GetOutputInHertz+0x84>
 80071f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80071f6:	eef0 7a66 	vmov.f32	s15, s13
}
 80071fa:	eeb0 0a67 	vmov.f32	s0, s15
 80071fe:	3714      	adds	r7, #20
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr
 8007208:	40013400 	.word	0x40013400
 800720c:	4d2037a0 	.word	0x4d2037a0
 8007210:	42f00000 	.word	0x42f00000

08007214 <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	460b      	mov	r3, r1
 800721e:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8007220:	887b      	ldrh	r3, [r7, #2]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <SM_ConvertPeriodToHertz+0x16>
 8007226:	2301      	movs	r3, #1
 8007228:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 800722a:	887b      	ldrh	r3, [r7, #2]
 800722c:	ee07 3a90 	vmov	s15, r3
 8007230:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	ee07 3a90 	vmov	s15, r3
 800723a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800723e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007242:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800725c <SM_ConvertPeriodToHertz+0x48>
 8007246:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800724a:	eef0 7a66 	vmov.f32	s15, s13
}
 800724e:	eeb0 0a67 	vmov.f32	s0, s15
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr
 800725c:	4d2037a0 	.word	0x4d2037a0

08007260 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 8007260:	b480      	push	{r7}
 8007262:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 8007264:	4b03      	ldr	r3, [pc, #12]	; (8007274 <SM_IsFuncPwmDutyMode+0x14>)
 8007266:	781b      	ldrb	r3, [r3, #0]
}
 8007268:	4618      	mov	r0, r3
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	2000215c 	.word	0x2000215c

08007278 <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 8007278:	b480      	push	{r7}
 800727a:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 800727c:	4b05      	ldr	r3, [pc, #20]	; (8007294 <SM_ToggleFuncPwmDutyMode+0x1c>)
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	f083 0301 	eor.w	r3, r3, #1
 8007284:	b2da      	uxtb	r2, r3
 8007286:	4b03      	ldr	r3, [pc, #12]	; (8007294 <SM_ToggleFuncPwmDutyMode+0x1c>)
 8007288:	701a      	strb	r2, [r3, #0]
}
 800728a:	bf00      	nop
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr
 8007294:	2000215c 	.word	0x2000215c

08007298 <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 8007298:	b480      	push	{r7}
 800729a:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 800729c:	4b03      	ldr	r3, [pc, #12]	; (80072ac <SM_ResetFuncPwmDutyMode+0x14>)
 800729e:	2200      	movs	r2, #0
 80072a0:	701a      	strb	r2, [r3, #0]

}
 80072a2:	bf00      	nop
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr
 80072ac:	2000215c 	.word	0x2000215c

080072b0 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 80072b0:	b480      	push	{r7}
 80072b2:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 80072b4:	4b03      	ldr	r3, [pc, #12]	; (80072c4 <VPP_ResetLastEncoderValue+0x14>)
 80072b6:	2200      	movs	r2, #0
 80072b8:	801a      	strh	r2, [r3, #0]
}
 80072ba:	bf00      	nop
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	2000215e 	.word	0x2000215e

080072c8 <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	4603      	mov	r3, r0
 80072d0:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 80072d2:	79fa      	ldrb	r2, [r7, #7]
 80072d4:	4613      	mov	r3, r2
 80072d6:	00db      	lsls	r3, r3, #3
 80072d8:	1a9b      	subs	r3, r3, r2
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	4a10      	ldr	r2, [pc, #64]	; (8007320 <VPP_ApplyProfileToSignal+0x58>)
 80072de:	4413      	add	r3, r2
 80072e0:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 80072e2:	2000      	movs	r0, #0
 80072e4:	f7ff fcba 	bl	8006c5c <SM_GetOutputChannel>
 80072e8:	4602      	mov	r2, r0
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	7a1b      	ldrb	r3, [r3, #8]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7ff f8c3 	bl	8006480 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	edd3 7a04 	vldr	s15, [r3, #16]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	ed93 7a05 	vldr	s14, [r3, #20]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	8b1b      	ldrh	r3, [r3, #24]
 800730a:	4618      	mov	r0, r3
 800730c:	eef0 0a47 	vmov.f32	s1, s14
 8007310:	eeb0 0a67 	vmov.f32	s0, s15
 8007314:	f000 f830 	bl	8007378 <_ProcessSignalDataTable>


}
 8007318:	bf00      	nop
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	200003fc 	.word	0x200003fc

08007324 <VPP_ApplyProfileToAux>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToAux(eAmpSettings_t pPresetEnum)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	4603      	mov	r3, r0
 800732c:	71fb      	strb	r3, [r7, #7]

	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 800732e:	79fa      	ldrb	r2, [r7, #7]
 8007330:	4613      	mov	r3, r2
 8007332:	00db      	lsls	r3, r3, #3
 8007334:	1a9b      	subs	r3, r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4a0e      	ldr	r2, [pc, #56]	; (8007374 <VPP_ApplyProfileToAux+0x50>)
 800733a:	4413      	add	r3, r2
 800733c:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the AuxChannel object
	SM_GetOutputChannel(AUX_CHANNEL)->amp_profile = pNextEncPreset;
 800733e:	2001      	movs	r0, #1
 8007340:	f7ff fc8c 	bl	8006c5c <SM_GetOutputChannel>
 8007344:	4602      	mov	r2, r0
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToAux(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the AuxChannel object
	_ProcessAuxDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	edd3 7a04 	vldr	s15, [r3, #16]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	ed93 7a05 	vldr	s14, [r3, #20]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	8b1b      	ldrh	r3, [r3, #24]
 800735c:	4618      	mov	r0, r3
 800735e:	eef0 0a47 	vmov.f32	s1, s14
 8007362:	eeb0 0a67 	vmov.f32	s0, s15
 8007366:	f000 f88d 	bl	8007484 <_ProcessAuxDataTable>



}
 800736a:	bf00      	nop
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	200003fc 	.word	0x200003fc

08007378 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b08a      	sub	sp, #40	; 0x28
 800737c:	af00      	add	r7, sp, #0
 800737e:	ed87 0a03 	vstr	s0, [r7, #12]
 8007382:	edc7 0a02 	vstr	s1, [r7, #8]
 8007386:	4603      	mov	r3, r0
 8007388:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 800738a:	2000      	movs	r0, #0
 800738c:	f7ff fc66 	bl	8006c5c <SM_GetOutputChannel>
 8007390:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	2b06      	cmp	r3, #6
 800739c:	d06b      	beq.n	8007476 <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 800739e:	2300      	movs	r3, #0
 80073a0:	627b      	str	r3, [r7, #36]	; 0x24
 80073a2:	e00c      	b.n	80073be <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	685a      	ldr	r2, [r3, #4]
 80073a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	4413      	add	r3, r2
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	4933      	ldr	r1, [pc, #204]	; (8007480 <_ProcessSignalDataTable+0x108>)
 80073b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80073b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ba:	3301      	adds	r3, #1
 80073bc:	627b      	str	r3, [r7, #36]	; 0x24
 80073be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c0:	2b77      	cmp	r3, #119	; 0x77
 80073c2:	ddef      	ble.n	80073a4 <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80073c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80073c8:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 80073ca:	88fb      	ldrh	r3, [r7, #6]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d008      	beq.n	80073e2 <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 80073d0:	88fb      	ldrh	r3, [r7, #6]
 80073d2:	089b      	lsrs	r3, r3, #2
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	ee07 3a90 	vmov	s15, r3
 80073da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073de:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
 80073e6:	e02e      	b.n	8007446 <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 80073e8:	4a25      	ldr	r2, [pc, #148]	; (8007480 <_ProcessSignalDataTable+0x108>)
 80073ea:	69fb      	ldr	r3, [r7, #28]
 80073ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073f0:	ee07 3a90 	vmov	s15, r3
 80073f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80073f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80073fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007400:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007404:	ee17 1a90 	vmov	r1, s15
 8007408:	4a1d      	ldr	r2, [pc, #116]	; (8007480 <_ProcessSignalDataTable+0x108>)
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8007410:	4a1b      	ldr	r2, [pc, #108]	; (8007480 <_ProcessSignalDataTable+0x108>)
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007418:	ee07 3a90 	vmov	s15, r3
 800741c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007420:	edd7 7a08 	vldr	s15, [r7, #32]
 8007424:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8007428:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800742c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007430:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007434:	ee17 1a90 	vmov	r1, s15
 8007438:	4a11      	ldr	r2, [pc, #68]	; (8007480 <_ProcessSignalDataTable+0x108>)
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	3301      	adds	r3, #1
 8007444:	61fb      	str	r3, [r7, #28]
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	2b77      	cmp	r3, #119	; 0x77
 800744a:	ddcd      	ble.n	80073e8 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 800744c:	2300      	movs	r3, #0
 800744e:	61bb      	str	r3, [r7, #24]
 8007450:	e00e      	b.n	8007470 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8007452:	2000      	movs	r0, #0
 8007454:	f7ff fc02 	bl	8006c5c <SM_GetOutputChannel>
 8007458:	4601      	mov	r1, r0
 800745a:	4a09      	ldr	r2, [pc, #36]	; (8007480 <_ProcessSignalDataTable+0x108>)
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	3302      	adds	r3, #2
 8007466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	3301      	adds	r3, #1
 800746e:	61bb      	str	r3, [r7, #24]
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	2b77      	cmp	r3, #119	; 0x77
 8007474:	dded      	ble.n	8007452 <_ProcessSignalDataTable+0xda>
		}
	}

}
 8007476:	bf00      	nop
 8007478:	3728      	adds	r7, #40	; 0x28
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	20002650 	.word	0x20002650

08007484 <_ProcessAuxDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessAuxDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b088      	sub	sp, #32
 8007488:	af00      	add	r7, sp, #0
 800748a:	ed87 0a03 	vstr	s0, [r7, #12]
 800748e:	edc7 0a02 	vstr	s1, [r7, #8]
 8007492:	4603      	mov	r3, r0
 8007494:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 8007496:	2001      	movs	r0, #1
 8007498:	f7ff fbe0 	bl	8006c5c <SM_GetOutputChannel>
 800749c:	4603      	mov	r3, r0
 800749e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	2b06      	cmp	r3, #6
 80074a6:	d059      	beq.n	800755c <_ProcessAuxDataTable+0xd8>
	{
		// copy refer lookup datat table from AuxChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80074a8:	2300      	movs	r3, #0
 80074aa:	61fb      	str	r3, [r7, #28]
 80074ac:	e00f      	b.n	80074ce <_ProcessAuxDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data[i];
 80074ae:	2001      	movs	r0, #1
 80074b0:	f7ff fbd4 	bl	8006c5c <SM_GetOutputChannel>
 80074b4:	4603      	mov	r3, r0
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	681a      	ldr	r2, [r3, #0]
 80074c0:	4933      	ldr	r1, [pc, #204]	; (8007590 <_ProcessAuxDataTable+0x10c>)
 80074c2:	69fb      	ldr	r3, [r7, #28]
 80074c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	3301      	adds	r3, #1
 80074cc:	61fb      	str	r3, [r7, #28]
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	2b77      	cmp	r3, #119	; 0x77
 80074d2:	ddec      	ble.n	80074ae <_ProcessAuxDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80074d4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80074d8:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 80074da:	88fb      	ldrh	r3, [r7, #6]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d008      	beq.n	80074f2 <_ProcessAuxDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 80074e0:	88fb      	ldrh	r3, [r7, #6]
 80074e2:	089b      	lsrs	r3, r3, #2
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	ee07 3a90 	vmov	s15, r3
 80074ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074ee:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80074f2:	2300      	movs	r3, #0
 80074f4:	617b      	str	r3, [r7, #20]
 80074f6:	e02e      	b.n	8007556 <_ProcessAuxDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 80074f8:	4a25      	ldr	r2, [pc, #148]	; (8007590 <_ProcessAuxDataTable+0x10c>)
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007500:	ee07 3a90 	vmov	s15, r3
 8007504:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007508:	edd7 7a03 	vldr	s15, [r7, #12]
 800750c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007514:	ee17 1a90 	vmov	r1, s15
 8007518:	4a1d      	ldr	r2, [pc, #116]	; (8007590 <_ProcessAuxDataTable+0x10c>)
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8007520:	4a1b      	ldr	r2, [pc, #108]	; (8007590 <_ProcessAuxDataTable+0x10c>)
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007528:	ee07 3a90 	vmov	s15, r3
 800752c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007530:	edd7 7a06 	vldr	s15, [r7, #24]
 8007534:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8007538:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800753c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007544:	ee17 1a90 	vmov	r1, s15
 8007548:	4a11      	ldr	r2, [pc, #68]	; (8007590 <_ProcessAuxDataTable+0x10c>)
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	3301      	adds	r3, #1
 8007554:	617b      	str	r3, [r7, #20]
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	2b77      	cmp	r3, #119	; 0x77
 800755a:	ddcd      	ble.n	80074f8 <_ProcessAuxDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800755c:	2300      	movs	r3, #0
 800755e:	613b      	str	r3, [r7, #16]
 8007560:	e00e      	b.n	8007580 <_ProcessAuxDataTable+0xfc>
	{
		SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8007562:	2001      	movs	r0, #1
 8007564:	f7ff fb7a 	bl	8006c5c <SM_GetOutputChannel>
 8007568:	4601      	mov	r1, r0
 800756a:	4a09      	ldr	r2, [pc, #36]	; (8007590 <_ProcessAuxDataTable+0x10c>)
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	3302      	adds	r3, #2
 8007576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	3301      	adds	r3, #1
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	2b77      	cmp	r3, #119	; 0x77
 8007584:	dded      	ble.n	8007562 <_ProcessAuxDataTable+0xde>
	}
}
 8007586:	bf00      	nop
 8007588:	3720      	adds	r7, #32
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	20002650 	.word	0x20002650

08007594 <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	4603      	mov	r3, r0
 800759c:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 800759e:	2000      	movs	r0, #0
 80075a0:	f7ff fb5c 	bl	8006c5c <SM_GetOutputChannel>
 80075a4:	4603      	mov	r3, r0
 80075a6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 80075ae:	4b15      	ldr	r3, [pc, #84]	; (8007604 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80075b0:	881b      	ldrh	r3, [r3, #0]
 80075b2:	88fa      	ldrh	r2, [r7, #6]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d90c      	bls.n	80075d2 <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 80075b8:	7bfb      	ldrb	r3, [r7, #15]
 80075ba:	3301      	adds	r3, #1
 80075bc:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 80075be:	7bfb      	ldrb	r3, [r7, #15]
 80075c0:	2b61      	cmp	r3, #97	; 0x61
 80075c2:	d901      	bls.n	80075c8 <VPP_MapEncoderPositionToSignalOutput+0x34>
 80075c4:	2361      	movs	r3, #97	; 0x61
 80075c6:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80075c8:	7bfb      	ldrb	r3, [r7, #15]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7ff fe7c 	bl	80072c8 <VPP_ApplyProfileToSignal>
 80075d0:	e010      	b.n	80075f4 <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 80075d2:	4b0c      	ldr	r3, [pc, #48]	; (8007604 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80075d4:	881b      	ldrh	r3, [r3, #0]
 80075d6:	88fa      	ldrh	r2, [r7, #6]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d20b      	bcs.n	80075f4 <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
 80075de:	3b01      	subs	r3, #1
 80075e0:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 80075e2:	7bfb      	ldrb	r3, [r7, #15]
 80075e4:	2b61      	cmp	r3, #97	; 0x61
 80075e6:	d901      	bls.n	80075ec <VPP_MapEncoderPositionToSignalOutput+0x58>
 80075e8:	2300      	movs	r3, #0
 80075ea:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80075ec:	7bfb      	ldrb	r3, [r7, #15]
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7ff fe6a 	bl	80072c8 <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 80075f4:	4a03      	ldr	r2, [pc, #12]	; (8007604 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80075f6:	88fb      	ldrh	r3, [r7, #6]
 80075f8:	8013      	strh	r3, [r2, #0]

}
 80075fa:	bf00      	nop
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	2000215e 	.word	0x2000215e

08007608 <VPP_MapEncoderPositionToAuxOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	4603      	mov	r3, r0
 8007610:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8007612:	2001      	movs	r0, #1
 8007614:	f7ff fb22 	bl	8006c5c <SM_GetOutputChannel>
 8007618:	4603      	mov	r3, r0
 800761a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8007622:	4b15      	ldr	r3, [pc, #84]	; (8007678 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8007624:	881b      	ldrh	r3, [r3, #0]
 8007626:	88fa      	ldrh	r2, [r7, #6]
 8007628:	429a      	cmp	r2, r3
 800762a:	d90c      	bls.n	8007646 <VPP_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpAmp++;
 800762c:	7bfb      	ldrb	r3, [r7, #15]
 800762e:	3301      	adds	r3, #1
 8007630:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8007632:	7bfb      	ldrb	r3, [r7, #15]
 8007634:	2b61      	cmp	r3, #97	; 0x61
 8007636:	d901      	bls.n	800763c <VPP_MapEncoderPositionToAuxOutput+0x34>
 8007638:	2361      	movs	r3, #97	; 0x61
 800763a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 800763c:	7bfb      	ldrb	r3, [r7, #15]
 800763e:	4618      	mov	r0, r3
 8007640:	f7ff fe70 	bl	8007324 <VPP_ApplyProfileToAux>
 8007644:	e010      	b.n	8007668 <VPP_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8007646:	4b0c      	ldr	r3, [pc, #48]	; (8007678 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8007648:	881b      	ldrh	r3, [r3, #0]
 800764a:	88fa      	ldrh	r2, [r7, #6]
 800764c:	429a      	cmp	r2, r3
 800764e:	d20b      	bcs.n	8007668 <VPP_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpAmp--;
 8007650:	7bfb      	ldrb	r3, [r7, #15]
 8007652:	3b01      	subs	r3, #1
 8007654:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8007656:	7bfb      	ldrb	r3, [r7, #15]
 8007658:	2b61      	cmp	r3, #97	; 0x61
 800765a:	d901      	bls.n	8007660 <VPP_MapEncoderPositionToAuxOutput+0x58>
 800765c:	2300      	movs	r3, #0
 800765e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8007660:	7bfb      	ldrb	r3, [r7, #15]
 8007662:	4618      	mov	r0, r3
 8007664:	f7ff fe5e 	bl	8007324 <VPP_ApplyProfileToAux>
	}
	amp_last_encoder_value = pEncoderValue;
 8007668:	4a03      	ldr	r2, [pc, #12]	; (8007678 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 800766a:	88fb      	ldrh	r3, [r7, #6]
 800766c:	8013      	strh	r3, [r2, #0]

}
 800766e:	bf00      	nop
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	2000215e 	.word	0x2000215e

0800767c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b08c      	sub	sp, #48	; 0x30
 8007680:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8007682:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]
 800768a:	605a      	str	r2, [r3, #4]
 800768c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800768e:	1d3b      	adds	r3, r7, #4
 8007690:	2220      	movs	r2, #32
 8007692:	2100      	movs	r1, #0
 8007694:	4618      	mov	r0, r3
 8007696:	f00a f98f 	bl	80119b8 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 800769a:	4b32      	ldr	r3, [pc, #200]	; (8007764 <MX_ADC1_Init+0xe8>)
 800769c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80076a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80076a2:	4b30      	ldr	r3, [pc, #192]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80076a8:	4b2e      	ldr	r3, [pc, #184]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80076ae:	4b2d      	ldr	r3, [pc, #180]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80076b4:	4b2b      	ldr	r3, [pc, #172]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80076ba:	4b2a      	ldr	r3, [pc, #168]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076bc:	2200      	movs	r2, #0
 80076be:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80076c0:	4b28      	ldr	r3, [pc, #160]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076c2:	2204      	movs	r2, #4
 80076c4:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80076c6:	4b27      	ldr	r3, [pc, #156]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80076cc:	4b25      	ldr	r3, [pc, #148]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076ce:	2201      	movs	r2, #1
 80076d0:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80076d2:	4b24      	ldr	r3, [pc, #144]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076d4:	2201      	movs	r2, #1
 80076d6:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80076d8:	4b22      	ldr	r3, [pc, #136]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80076e0:	4b20      	ldr	r3, [pc, #128]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80076e6:	4b1f      	ldr	r3, [pc, #124]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076e8:	2200      	movs	r2, #0
 80076ea:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80076ec:	4b1d      	ldr	r3, [pc, #116]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80076f4:	4b1b      	ldr	r3, [pc, #108]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80076fa:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80076fc:	4b19      	ldr	r3, [pc, #100]	; (8007764 <MX_ADC1_Init+0xe8>)
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007704:	4817      	ldr	r0, [pc, #92]	; (8007764 <MX_ADC1_Init+0xe8>)
 8007706:	f002 f849 	bl	800979c <HAL_ADC_Init>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d001      	beq.n	8007714 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8007710:	f000 fea0 	bl	8008454 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8007714:	2300      	movs	r3, #0
 8007716:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8007718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800771c:	4619      	mov	r1, r3
 800771e:	4811      	ldr	r0, [pc, #68]	; (8007764 <MX_ADC1_Init+0xe8>)
 8007720:	f003 f910 	bl	800a944 <HAL_ADCEx_MultiModeConfigChannel>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d001      	beq.n	800772e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800772a:	f000 fe93 	bl	8008454 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800772e:	4b0e      	ldr	r3, [pc, #56]	; (8007768 <MX_ADC1_Init+0xec>)
 8007730:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007732:	2306      	movs	r3, #6
 8007734:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8007736:	2300      	movs	r3, #0
 8007738:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800773a:	237f      	movs	r3, #127	; 0x7f
 800773c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800773e:	2304      	movs	r3, #4
 8007740:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8007742:	2300      	movs	r3, #0
 8007744:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007746:	1d3b      	adds	r3, r7, #4
 8007748:	4619      	mov	r1, r3
 800774a:	4806      	ldr	r0, [pc, #24]	; (8007764 <MX_ADC1_Init+0xe8>)
 800774c:	f002 fb2a 	bl	8009da4 <HAL_ADC_ConfigChannel>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d001      	beq.n	800775a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8007756:	f000 fe7d 	bl	8008454 <Error_Handler>
  }

}
 800775a:	bf00      	nop
 800775c:	3730      	adds	r7, #48	; 0x30
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	20002830 	.word	0x20002830
 8007768:	0c900008 	.word	0x0c900008

0800776c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b08a      	sub	sp, #40	; 0x28
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007774:	f107 0314 	add.w	r3, r7, #20
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]
 800777c:	605a      	str	r2, [r3, #4]
 800777e:	609a      	str	r2, [r3, #8]
 8007780:	60da      	str	r2, [r3, #12]
 8007782:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800778c:	d14f      	bne.n	800782e <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800778e:	4b2a      	ldr	r3, [pc, #168]	; (8007838 <HAL_ADC_MspInit+0xcc>)
 8007790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007792:	4a29      	ldr	r2, [pc, #164]	; (8007838 <HAL_ADC_MspInit+0xcc>)
 8007794:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007798:	64d3      	str	r3, [r2, #76]	; 0x4c
 800779a:	4b27      	ldr	r3, [pc, #156]	; (8007838 <HAL_ADC_MspInit+0xcc>)
 800779c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800779e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077a2:	613b      	str	r3, [r7, #16]
 80077a4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077a6:	4b24      	ldr	r3, [pc, #144]	; (8007838 <HAL_ADC_MspInit+0xcc>)
 80077a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077aa:	4a23      	ldr	r2, [pc, #140]	; (8007838 <HAL_ADC_MspInit+0xcc>)
 80077ac:	f043 0301 	orr.w	r3, r3, #1
 80077b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80077b2:	4b21      	ldr	r3, [pc, #132]	; (8007838 <HAL_ADC_MspInit+0xcc>)
 80077b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	60fb      	str	r3, [r7, #12]
 80077bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80077be:	2304      	movs	r3, #4
 80077c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80077c2:	2303      	movs	r3, #3
 80077c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077ca:	f107 0314 	add.w	r3, r7, #20
 80077ce:	4619      	mov	r1, r3
 80077d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80077d4:	f004 fe10 	bl	800c3f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80077d8:	4b18      	ldr	r3, [pc, #96]	; (800783c <HAL_ADC_MspInit+0xd0>)
 80077da:	4a19      	ldr	r2, [pc, #100]	; (8007840 <HAL_ADC_MspInit+0xd4>)
 80077dc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80077de:	4b17      	ldr	r3, [pc, #92]	; (800783c <HAL_ADC_MspInit+0xd0>)
 80077e0:	2205      	movs	r2, #5
 80077e2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80077e4:	4b15      	ldr	r3, [pc, #84]	; (800783c <HAL_ADC_MspInit+0xd0>)
 80077e6:	2200      	movs	r2, #0
 80077e8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80077ea:	4b14      	ldr	r3, [pc, #80]	; (800783c <HAL_ADC_MspInit+0xd0>)
 80077ec:	2200      	movs	r2, #0
 80077ee:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80077f0:	4b12      	ldr	r3, [pc, #72]	; (800783c <HAL_ADC_MspInit+0xd0>)
 80077f2:	2280      	movs	r2, #128	; 0x80
 80077f4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80077f6:	4b11      	ldr	r3, [pc, #68]	; (800783c <HAL_ADC_MspInit+0xd0>)
 80077f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077fc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80077fe:	4b0f      	ldr	r3, [pc, #60]	; (800783c <HAL_ADC_MspInit+0xd0>)
 8007800:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007804:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007806:	4b0d      	ldr	r3, [pc, #52]	; (800783c <HAL_ADC_MspInit+0xd0>)
 8007808:	2220      	movs	r2, #32
 800780a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800780c:	4b0b      	ldr	r3, [pc, #44]	; (800783c <HAL_ADC_MspInit+0xd0>)
 800780e:	2200      	movs	r2, #0
 8007810:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007812:	480a      	ldr	r0, [pc, #40]	; (800783c <HAL_ADC_MspInit+0xd0>)
 8007814:	f004 fabe 	bl	800bd94 <HAL_DMA_Init>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d001      	beq.n	8007822 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 800781e:	f000 fe19 	bl	8008454 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a05      	ldr	r2, [pc, #20]	; (800783c <HAL_ADC_MspInit+0xd0>)
 8007826:	655a      	str	r2, [r3, #84]	; 0x54
 8007828:	4a04      	ldr	r2, [pc, #16]	; (800783c <HAL_ADC_MspInit+0xd0>)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800782e:	bf00      	nop
 8007830:	3728      	adds	r7, #40	; 0x28
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	40021000 	.word	0x40021000
 800783c:	2000289c 	.word	0x2000289c
 8007840:	40020008 	.word	0x40020008

08007844 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8007848:	4b0f      	ldr	r3, [pc, #60]	; (8007888 <MX_COMP1_Init+0x44>)
 800784a:	4a10      	ldr	r2, [pc, #64]	; (800788c <MX_COMP1_Init+0x48>)
 800784c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800784e:	4b0e      	ldr	r3, [pc, #56]	; (8007888 <MX_COMP1_Init+0x44>)
 8007850:	2200      	movs	r2, #0
 8007852:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8007854:	4b0c      	ldr	r3, [pc, #48]	; (8007888 <MX_COMP1_Init+0x44>)
 8007856:	4a0e      	ldr	r2, [pc, #56]	; (8007890 <MX_COMP1_Init+0x4c>)
 8007858:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800785a:	4b0b      	ldr	r3, [pc, #44]	; (8007888 <MX_COMP1_Init+0x44>)
 800785c:	2200      	movs	r2, #0
 800785e:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 8007860:	4b09      	ldr	r3, [pc, #36]	; (8007888 <MX_COMP1_Init+0x44>)
 8007862:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8007866:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8007868:	4b07      	ldr	r3, [pc, #28]	; (8007888 <MX_COMP1_Init+0x44>)
 800786a:	2200      	movs	r2, #0
 800786c:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 800786e:	4b06      	ldr	r3, [pc, #24]	; (8007888 <MX_COMP1_Init+0x44>)
 8007870:	2231      	movs	r2, #49	; 0x31
 8007872:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8007874:	4804      	ldr	r0, [pc, #16]	; (8007888 <MX_COMP1_Init+0x44>)
 8007876:	f003 fae5 	bl	800ae44 <HAL_COMP_Init>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d001      	beq.n	8007884 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8007880:	f000 fde8 	bl	8008454 <Error_Handler>
  }

}
 8007884:	bf00      	nop
 8007886:	bd80      	pop	{r7, pc}
 8007888:	200028fc 	.word	0x200028fc
 800788c:	40010200 	.word	0x40010200
 8007890:	00800030 	.word	0x00800030

08007894 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b088      	sub	sp, #32
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800789c:	f107 030c 	add.w	r3, r7, #12
 80078a0:	2200      	movs	r2, #0
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	605a      	str	r2, [r3, #4]
 80078a6:	609a      	str	r2, [r3, #8]
 80078a8:	60da      	str	r2, [r3, #12]
 80078aa:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a13      	ldr	r2, [pc, #76]	; (8007900 <HAL_COMP_MspInit+0x6c>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d120      	bne.n	80078f8 <HAL_COMP_MspInit+0x64>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078b6:	4b13      	ldr	r3, [pc, #76]	; (8007904 <HAL_COMP_MspInit+0x70>)
 80078b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ba:	4a12      	ldr	r2, [pc, #72]	; (8007904 <HAL_COMP_MspInit+0x70>)
 80078bc:	f043 0301 	orr.w	r3, r3, #1
 80078c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80078c2:	4b10      	ldr	r3, [pc, #64]	; (8007904 <HAL_COMP_MspInit+0x70>)
 80078c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	60bb      	str	r3, [r7, #8]
 80078cc:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80078ce:	2302      	movs	r3, #2
 80078d0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80078d2:	2303      	movs	r3, #3
 80078d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078d6:	2300      	movs	r3, #0
 80078d8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078da:	f107 030c 	add.w	r3, r7, #12
 80078de:	4619      	mov	r1, r3
 80078e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80078e4:	f004 fd88 	bl	800c3f8 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 0, 0);
 80078e8:	2200      	movs	r2, #0
 80078ea:	2100      	movs	r1, #0
 80078ec:	2040      	movs	r0, #64	; 0x40
 80078ee:	f003 fdf0 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 80078f2:	2040      	movs	r0, #64	; 0x40
 80078f4:	f003 fe07 	bl	800b506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80078f8:	bf00      	nop
 80078fa:	3720      	adds	r7, #32
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	40010200 	.word	0x40010200
 8007904:	40021000 	.word	0x40021000

08007908 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b08c      	sub	sp, #48	; 0x30
 800790c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800790e:	463b      	mov	r3, r7
 8007910:	2230      	movs	r2, #48	; 0x30
 8007912:	2100      	movs	r1, #0
 8007914:	4618      	mov	r0, r3
 8007916:	f00a f84f 	bl	80119b8 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800791a:	4b1e      	ldr	r3, [pc, #120]	; (8007994 <MX_DAC1_Init+0x8c>)
 800791c:	4a1e      	ldr	r2, [pc, #120]	; (8007998 <MX_DAC1_Init+0x90>)
 800791e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8007920:	481c      	ldr	r0, [pc, #112]	; (8007994 <MX_DAC1_Init+0x8c>)
 8007922:	f003 fe18 	bl	800b556 <HAL_DAC_Init>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d001      	beq.n	8007930 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800792c:	f000 fd92 	bl	8008454 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007930:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007934:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8007936:	2300      	movs	r3, #0
 8007938:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800793a:	2300      	movs	r3, #0
 800793c:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800793e:	2300      	movs	r3, #0
 8007940:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8007942:	2306      	movs	r3, #6
 8007944:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8007946:	2300      	movs	r3, #0
 8007948:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800794a:	2300      	movs	r3, #0
 800794c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800794e:	2301      	movs	r3, #1
 8007950:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8007952:	2300      	movs	r3, #0
 8007954:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8007956:	463b      	mov	r3, r7
 8007958:	2200      	movs	r2, #0
 800795a:	4619      	mov	r1, r3
 800795c:	480d      	ldr	r0, [pc, #52]	; (8007994 <MX_DAC1_Init+0x8c>)
 800795e:	f003 ffe3 	bl	800b928 <HAL_DAC_ConfigChannel>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8007968:	f000 fd74 	bl	8008454 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800796c:	2300      	movs	r3, #0
 800796e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8007970:	2301      	movs	r3, #1
 8007972:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8007974:	463b      	mov	r3, r7
 8007976:	2210      	movs	r2, #16
 8007978:	4619      	mov	r1, r3
 800797a:	4806      	ldr	r0, [pc, #24]	; (8007994 <MX_DAC1_Init+0x8c>)
 800797c:	f003 ffd4 	bl	800b928 <HAL_DAC_ConfigChannel>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d001      	beq.n	800798a <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8007986:	f000 fd65 	bl	8008454 <Error_Handler>
  }

}
 800798a:	bf00      	nop
 800798c:	3730      	adds	r7, #48	; 0x30
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	20002934 	.word	0x20002934
 8007998:	50000800 	.word	0x50000800

0800799c <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b08c      	sub	sp, #48	; 0x30
 80079a0:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80079a2:	463b      	mov	r3, r7
 80079a4:	2230      	movs	r2, #48	; 0x30
 80079a6:	2100      	movs	r1, #0
 80079a8:	4618      	mov	r0, r3
 80079aa:	f00a f805 	bl	80119b8 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80079ae:	4b16      	ldr	r3, [pc, #88]	; (8007a08 <MX_DAC2_Init+0x6c>)
 80079b0:	4a16      	ldr	r2, [pc, #88]	; (8007a0c <MX_DAC2_Init+0x70>)
 80079b2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80079b4:	4814      	ldr	r0, [pc, #80]	; (8007a08 <MX_DAC2_Init+0x6c>)
 80079b6:	f003 fdce 	bl	800b556 <HAL_DAC_Init>
 80079ba:	4603      	mov	r3, r0
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d001      	beq.n	80079c4 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80079c0:	f000 fd48 	bl	8008454 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80079c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80079c8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80079ca:	2300      	movs	r3, #0
 80079cc:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80079ce:	2300      	movs	r3, #0
 80079d0:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80079d2:	2300      	movs	r3, #0
 80079d4:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80079d6:	2306      	movs	r3, #6
 80079d8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80079da:	2300      	movs	r3, #0
 80079dc:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80079de:	2300      	movs	r3, #0
 80079e0:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80079e2:	2301      	movs	r3, #1
 80079e4:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80079e6:	2300      	movs	r3, #0
 80079e8:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80079ea:	463b      	mov	r3, r7
 80079ec:	2200      	movs	r2, #0
 80079ee:	4619      	mov	r1, r3
 80079f0:	4805      	ldr	r0, [pc, #20]	; (8007a08 <MX_DAC2_Init+0x6c>)
 80079f2:	f003 ff99 	bl	800b928 <HAL_DAC_ConfigChannel>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d001      	beq.n	8007a00 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 80079fc:	f000 fd2a 	bl	8008454 <Error_Handler>
  }

}
 8007a00:	bf00      	nop
 8007a02:	3730      	adds	r7, #48	; 0x30
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	20002920 	.word	0x20002920
 8007a0c:	50000c00 	.word	0x50000c00

08007a10 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b08c      	sub	sp, #48	; 0x30
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a18:	f107 031c 	add.w	r3, r7, #28
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	601a      	str	r2, [r3, #0]
 8007a20:	605a      	str	r2, [r3, #4]
 8007a22:	609a      	str	r2, [r3, #8]
 8007a24:	60da      	str	r2, [r3, #12]
 8007a26:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a56      	ldr	r2, [pc, #344]	; (8007b88 <HAL_DAC_MspInit+0x178>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d150      	bne.n	8007ad4 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8007a32:	4b56      	ldr	r3, [pc, #344]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a36:	4a55      	ldr	r2, [pc, #340]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a3e:	4b53      	ldr	r3, [pc, #332]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a46:	61bb      	str	r3, [r7, #24]
 8007a48:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a4a:	4b50      	ldr	r3, [pc, #320]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a4e:	4a4f      	ldr	r2, [pc, #316]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007a50:	f043 0301 	orr.w	r3, r3, #1
 8007a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a56:	4b4d      	ldr	r3, [pc, #308]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	617b      	str	r3, [r7, #20]
 8007a60:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007a62:	2330      	movs	r3, #48	; 0x30
 8007a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007a66:	2303      	movs	r3, #3
 8007a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a6e:	f107 031c 	add.w	r3, r7, #28
 8007a72:	4619      	mov	r1, r3
 8007a74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007a78:	f004 fcbe 	bl	800c3f8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8007a7c:	4b44      	ldr	r3, [pc, #272]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007a7e:	4a45      	ldr	r2, [pc, #276]	; (8007b94 <HAL_DAC_MspInit+0x184>)
 8007a80:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8007a82:	4b43      	ldr	r3, [pc, #268]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007a84:	2206      	movs	r2, #6
 8007a86:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007a88:	4b41      	ldr	r3, [pc, #260]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007a8a:	2210      	movs	r2, #16
 8007a8c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007a8e:	4b40      	ldr	r3, [pc, #256]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007a94:	4b3e      	ldr	r3, [pc, #248]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007a96:	2280      	movs	r2, #128	; 0x80
 8007a98:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007a9a:	4b3d      	ldr	r3, [pc, #244]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007aa0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007aa2:	4b3b      	ldr	r3, [pc, #236]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007aa4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007aa8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8007aaa:	4b39      	ldr	r3, [pc, #228]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007aac:	2220      	movs	r2, #32
 8007aae:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007ab0:	4b37      	ldr	r3, [pc, #220]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8007ab6:	4836      	ldr	r0, [pc, #216]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007ab8:	f004 f96c 	bl	800bd94 <HAL_DMA_Init>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d001      	beq.n	8007ac6 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8007ac2:	f000 fcc7 	bl	8008454 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a31      	ldr	r2, [pc, #196]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007aca:	609a      	str	r2, [r3, #8]
 8007acc:	4a30      	ldr	r2, [pc, #192]	; (8007b90 <HAL_DAC_MspInit+0x180>)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8007ad2:	e054      	b.n	8007b7e <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a2f      	ldr	r2, [pc, #188]	; (8007b98 <HAL_DAC_MspInit+0x188>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d14f      	bne.n	8007b7e <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8007ade:	4b2b      	ldr	r3, [pc, #172]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ae2:	4a2a      	ldr	r2, [pc, #168]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007aea:	4b28      	ldr	r3, [pc, #160]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007af2:	613b      	str	r3, [r7, #16]
 8007af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007af6:	4b25      	ldr	r3, [pc, #148]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007afa:	4a24      	ldr	r2, [pc, #144]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007afc:	f043 0301 	orr.w	r3, r3, #1
 8007b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007b02:	4b22      	ldr	r3, [pc, #136]	; (8007b8c <HAL_DAC_MspInit+0x17c>)
 8007b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b06:	f003 0301 	and.w	r3, r3, #1
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007b0e:	2340      	movs	r3, #64	; 0x40
 8007b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007b12:	2303      	movs	r3, #3
 8007b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b1a:	f107 031c 	add.w	r3, r7, #28
 8007b1e:	4619      	mov	r1, r3
 8007b20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007b24:	f004 fc68 	bl	800c3f8 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8007b28:	4b1c      	ldr	r3, [pc, #112]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b2a:	4a1d      	ldr	r2, [pc, #116]	; (8007ba0 <HAL_DAC_MspInit+0x190>)
 8007b2c:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8007b2e:	4b1b      	ldr	r3, [pc, #108]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b30:	2229      	movs	r2, #41	; 0x29
 8007b32:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007b34:	4b19      	ldr	r3, [pc, #100]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b36:	2210      	movs	r2, #16
 8007b38:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b3a:	4b18      	ldr	r3, [pc, #96]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8007b40:	4b16      	ldr	r3, [pc, #88]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b42:	2280      	movs	r2, #128	; 0x80
 8007b44:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007b46:	4b15      	ldr	r3, [pc, #84]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b4c:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007b4e:	4b13      	ldr	r3, [pc, #76]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b54:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8007b56:	4b11      	ldr	r3, [pc, #68]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b58:	2220      	movs	r2, #32
 8007b5a:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8007b5c:	4b0f      	ldr	r3, [pc, #60]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b5e:	2200      	movs	r2, #0
 8007b60:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8007b62:	480e      	ldr	r0, [pc, #56]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b64:	f004 f916 	bl	800bd94 <HAL_DMA_Init>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8007b6e:	f000 fc71 	bl	8008454 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a09      	ldr	r2, [pc, #36]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b76:	609a      	str	r2, [r3, #8]
 8007b78:	4a08      	ldr	r2, [pc, #32]	; (8007b9c <HAL_DAC_MspInit+0x18c>)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6293      	str	r3, [r2, #40]	; 0x28
}
 8007b7e:	bf00      	nop
 8007b80:	3730      	adds	r7, #48	; 0x30
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	50000800 	.word	0x50000800
 8007b8c:	40021000 	.word	0x40021000
 8007b90:	20002174 	.word	0x20002174
 8007b94:	4002001c 	.word	0x4002001c
 8007b98:	50000c00 	.word	0x50000c00
 8007b9c:	20002948 	.word	0x20002948
 8007ba0:	40020030 	.word	0x40020030

08007ba4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8007baa:	4b1e      	ldr	r3, [pc, #120]	; (8007c24 <MX_DMA_Init+0x80>)
 8007bac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bae:	4a1d      	ldr	r2, [pc, #116]	; (8007c24 <MX_DMA_Init+0x80>)
 8007bb0:	f043 0304 	orr.w	r3, r3, #4
 8007bb4:	6493      	str	r3, [r2, #72]	; 0x48
 8007bb6:	4b1b      	ldr	r3, [pc, #108]	; (8007c24 <MX_DMA_Init+0x80>)
 8007bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bba:	f003 0304 	and.w	r3, r3, #4
 8007bbe:	607b      	str	r3, [r7, #4]
 8007bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007bc2:	4b18      	ldr	r3, [pc, #96]	; (8007c24 <MX_DMA_Init+0x80>)
 8007bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bc6:	4a17      	ldr	r2, [pc, #92]	; (8007c24 <MX_DMA_Init+0x80>)
 8007bc8:	f043 0301 	orr.w	r3, r3, #1
 8007bcc:	6493      	str	r3, [r2, #72]	; 0x48
 8007bce:	4b15      	ldr	r3, [pc, #84]	; (8007c24 <MX_DMA_Init+0x80>)
 8007bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	603b      	str	r3, [r7, #0]
 8007bd8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2101      	movs	r1, #1
 8007bde:	200b      	movs	r0, #11
 8007be0:	f003 fc77 	bl	800b4d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8007be4:	200b      	movs	r0, #11
 8007be6:	f003 fc8e 	bl	800b506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8007bea:	2200      	movs	r2, #0
 8007bec:	2100      	movs	r1, #0
 8007bee:	200c      	movs	r0, #12
 8007bf0:	f003 fc6f 	bl	800b4d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8007bf4:	200c      	movs	r0, #12
 8007bf6:	f003 fc86 	bl	800b506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	200d      	movs	r0, #13
 8007c00:	f003 fc67 	bl	800b4d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8007c04:	200d      	movs	r0, #13
 8007c06:	f003 fc7e 	bl	800b506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	200e      	movs	r0, #14
 8007c10:	f003 fc5f 	bl	800b4d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8007c14:	200e      	movs	r0, #14
 8007c16:	f003 fc76 	bl	800b506 <HAL_NVIC_EnableIRQ>

}
 8007c1a:	bf00      	nop
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	40021000 	.word	0x40021000

08007c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007c2c:	4b04      	ldr	r3, [pc, #16]	; (8007c40 <__NVIC_GetPriorityGrouping+0x18>)
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	0a1b      	lsrs	r3, r3, #8
 8007c32:	f003 0307 	and.w	r3, r3, #7
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr
 8007c40:	e000ed00 	.word	0xe000ed00

08007c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	db0b      	blt.n	8007c6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007c56:	79fb      	ldrb	r3, [r7, #7]
 8007c58:	f003 021f 	and.w	r2, r3, #31
 8007c5c:	4907      	ldr	r1, [pc, #28]	; (8007c7c <__NVIC_EnableIRQ+0x38>)
 8007c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c62:	095b      	lsrs	r3, r3, #5
 8007c64:	2001      	movs	r0, #1
 8007c66:	fa00 f202 	lsl.w	r2, r0, r2
 8007c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007c6e:	bf00      	nop
 8007c70:	370c      	adds	r7, #12
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	e000e100 	.word	0xe000e100

08007c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	4603      	mov	r3, r0
 8007c88:	6039      	str	r1, [r7, #0]
 8007c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	db0a      	blt.n	8007caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	b2da      	uxtb	r2, r3
 8007c98:	490c      	ldr	r1, [pc, #48]	; (8007ccc <__NVIC_SetPriority+0x4c>)
 8007c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c9e:	0112      	lsls	r2, r2, #4
 8007ca0:	b2d2      	uxtb	r2, r2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007ca8:	e00a      	b.n	8007cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	4908      	ldr	r1, [pc, #32]	; (8007cd0 <__NVIC_SetPriority+0x50>)
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
 8007cb2:	f003 030f 	and.w	r3, r3, #15
 8007cb6:	3b04      	subs	r3, #4
 8007cb8:	0112      	lsls	r2, r2, #4
 8007cba:	b2d2      	uxtb	r2, r2
 8007cbc:	440b      	add	r3, r1
 8007cbe:	761a      	strb	r2, [r3, #24]
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr
 8007ccc:	e000e100 	.word	0xe000e100
 8007cd0:	e000ed00 	.word	0xe000ed00

08007cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b089      	sub	sp, #36	; 0x24
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f003 0307 	and.w	r3, r3, #7
 8007ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	f1c3 0307 	rsb	r3, r3, #7
 8007cee:	2b04      	cmp	r3, #4
 8007cf0:	bf28      	it	cs
 8007cf2:	2304      	movcs	r3, #4
 8007cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	3304      	adds	r3, #4
 8007cfa:	2b06      	cmp	r3, #6
 8007cfc:	d902      	bls.n	8007d04 <NVIC_EncodePriority+0x30>
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	3b03      	subs	r3, #3
 8007d02:	e000      	b.n	8007d06 <NVIC_EncodePriority+0x32>
 8007d04:	2300      	movs	r3, #0
 8007d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d12:	43da      	mvns	r2, r3
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	401a      	ands	r2, r3
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007d1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	fa01 f303 	lsl.w	r3, r1, r3
 8007d26:	43d9      	mvns	r1, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d2c:	4313      	orrs	r3, r2
         );
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3724      	adds	r7, #36	; 0x24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
	...

08007d3c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8007d46:	4a14      	ldr	r2, [pc, #80]	; (8007d98 <LL_SYSCFG_SetEXTISource+0x5c>)
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	f003 0303 	and.w	r3, r3, #3
 8007d4e:	3302      	adds	r3, #2
 8007d50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	0c1b      	lsrs	r3, r3, #16
 8007d58:	43db      	mvns	r3, r3
 8007d5a:	ea02 0103 	and.w	r1, r2, r3
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	0c1b      	lsrs	r3, r3, #16
 8007d62:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	fa93 f3a3 	rbit	r3, r3
 8007d6a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	fab3 f383 	clz	r3, r3
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	f003 031f 	and.w	r3, r3, #31
 8007d78:	687a      	ldr	r2, [r7, #4]
 8007d7a:	409a      	lsls	r2, r3
 8007d7c:	4806      	ldr	r0, [pc, #24]	; (8007d98 <LL_SYSCFG_SetEXTISource+0x5c>)
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	f003 0303 	and.w	r3, r3, #3
 8007d84:	430a      	orrs	r2, r1
 8007d86:	3302      	adds	r3, #2
 8007d88:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8007d8c:	bf00      	nop
 8007d8e:	3714      	adds	r7, #20
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	40010000 	.word	0x40010000

08007d9c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b089      	sub	sp, #36	; 0x24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	fa93 f3a3 	rbit	r3, r3
 8007db6:	613b      	str	r3, [r7, #16]
  return result;
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	fab3 f383 	clz	r3, r3
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	005b      	lsls	r3, r3, #1
 8007dc2:	2103      	movs	r1, #3
 8007dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc8:	43db      	mvns	r3, r3
 8007dca:	401a      	ands	r2, r3
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	fa93 f3a3 	rbit	r3, r3
 8007dd6:	61bb      	str	r3, [r7, #24]
  return result;
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	fab3 f383 	clz	r3, r3
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	6879      	ldr	r1, [r7, #4]
 8007de4:	fa01 f303 	lsl.w	r3, r1, r3
 8007de8:	431a      	orrs	r2, r3
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	601a      	str	r2, [r3, #0]
}
 8007dee:	bf00      	nop
 8007df0:	3724      	adds	r7, #36	; 0x24
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr

08007dfa <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8007dfa:	b480      	push	{r7}
 8007dfc:	b089      	sub	sp, #36	; 0x24
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	60f8      	str	r0, [r7, #12]
 8007e02:	60b9      	str	r1, [r7, #8]
 8007e04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	68da      	ldr	r2, [r3, #12]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	fa93 f3a3 	rbit	r3, r3
 8007e14:	613b      	str	r3, [r7, #16]
  return result;
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	fab3 f383 	clz	r3, r3
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	005b      	lsls	r3, r3, #1
 8007e20:	2103      	movs	r1, #3
 8007e22:	fa01 f303 	lsl.w	r3, r1, r3
 8007e26:	43db      	mvns	r3, r3
 8007e28:	401a      	ands	r2, r3
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	fa93 f3a3 	rbit	r3, r3
 8007e34:	61bb      	str	r3, [r7, #24]
  return result;
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	fab3 f383 	clz	r3, r3
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	005b      	lsls	r3, r3, #1
 8007e40:	6879      	ldr	r1, [r7, #4]
 8007e42:	fa01 f303 	lsl.w	r3, r1, r3
 8007e46:	431a      	orrs	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	60da      	str	r2, [r3, #12]
}
 8007e4c:	bf00      	nop
 8007e4e:	3724      	adds	r7, #36	; 0x24
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	683a      	ldr	r2, [r7, #0]
 8007e66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007e68:	bf00      	nop
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007e7c:	4b08      	ldr	r3, [pc, #32]	; (8007ea0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e80:	4907      	ldr	r1, [pc, #28]	; (8007ea0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007e88:	4b05      	ldr	r3, [pc, #20]	; (8007ea0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007e8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4013      	ands	r3, r2
 8007e90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007e92:	68fb      	ldr	r3, [r7, #12]
}
 8007e94:	bf00      	nop
 8007e96:	3714      	adds	r7, #20
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr
 8007ea0:	40021000 	.word	0x40021000

08007ea4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08a      	sub	sp, #40	; 0x28
 8007ea8:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8007eaa:	f107 031c 	add.w	r3, r7, #28
 8007eae:	2200      	movs	r2, #0
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	605a      	str	r2, [r3, #4]
 8007eb4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007eb6:	1d3b      	adds	r3, r7, #4
 8007eb8:	2200      	movs	r2, #0
 8007eba:	601a      	str	r2, [r3, #0]
 8007ebc:	605a      	str	r2, [r3, #4]
 8007ebe:	609a      	str	r2, [r3, #8]
 8007ec0:	60da      	str	r2, [r3, #12]
 8007ec2:	611a      	str	r2, [r3, #16]
 8007ec4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8007ec6:	2004      	movs	r0, #4
 8007ec8:	f7ff ffd4 	bl	8007e74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007ecc:	2020      	movs	r0, #32
 8007ece:	f7ff ffd1 	bl	8007e74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007ed2:	2001      	movs	r0, #1
 8007ed4:	f7ff ffce 	bl	8007e74 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8007ed8:	2002      	movs	r0, #2
 8007eda:	f7ff ffcb 	bl	8007e74 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8007ede:	2108      	movs	r1, #8
 8007ee0:	48d3      	ldr	r0, [pc, #844]	; (8008230 <MX_GPIO_Init+0x38c>)
 8007ee2:	f7ff ffb9 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OFFSET_ENABLE_GPIO_Port, OFFSET_ENABLE_Pin);
 8007ee6:	2108      	movs	r1, #8
 8007ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007eec:	f7ff ffb4 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_C_GPIO_Port, CH1_GAIN_C_Pin);
 8007ef0:	2110      	movs	r1, #16
 8007ef2:	48cf      	ldr	r0, [pc, #828]	; (8008230 <MX_GPIO_Init+0x38c>)
 8007ef4:	f7ff ffb0 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_B_GPIO_Port, CH1_GAIN_B_Pin);
 8007ef8:	2120      	movs	r1, #32
 8007efa:	48cd      	ldr	r0, [pc, #820]	; (8008230 <MX_GPIO_Init+0x38c>)
 8007efc:	f7ff ffac 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CH1_GAIN_A_GPIO_Port, CH1_GAIN_A_Pin);
 8007f00:	2101      	movs	r1, #1
 8007f02:	48cc      	ldr	r0, [pc, #816]	; (8008234 <MX_GPIO_Init+0x390>)
 8007f04:	f7ff ffa8 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8007f08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007f0c:	48c8      	ldr	r0, [pc, #800]	; (8008230 <MX_GPIO_Init+0x38c>)
 8007f0e:	f7ff ffa3 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8007f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f16:	48c6      	ldr	r0, [pc, #792]	; (8008230 <MX_GPIO_Init+0x38c>)
 8007f18:	f7ff ff9e 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8007f1c:	2140      	movs	r1, #64	; 0x40
 8007f1e:	48c5      	ldr	r0, [pc, #788]	; (8008234 <MX_GPIO_Init+0x390>)
 8007f20:	f7ff ff9a 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8007f24:	2180      	movs	r1, #128	; 0x80
 8007f26:	48c3      	ldr	r0, [pc, #780]	; (8008234 <MX_GPIO_Init+0x390>)
 8007f28:	f7ff ff96 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8007f2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f30:	48c0      	ldr	r0, [pc, #768]	; (8008234 <MX_GPIO_Init+0x390>)
 8007f32:	f7ff ff91 	bl	8007e58 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8007f36:	49c0      	ldr	r1, [pc, #768]	; (8008238 <MX_GPIO_Init+0x394>)
 8007f38:	2002      	movs	r0, #2
 8007f3a:	f7ff feff 	bl	8007d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8007f3e:	49bf      	ldr	r1, [pc, #764]	; (800823c <MX_GPIO_Init+0x398>)
 8007f40:	2002      	movs	r0, #2
 8007f42:	f7ff fefb 	bl	8007d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8007f46:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8007f4a:	2005      	movs	r0, #5
 8007f4c:	f7ff fef6 	bl	8007d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8007f50:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8007f54:	2005      	movs	r0, #5
 8007f56:	f7ff fef1 	bl	8007d3c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8007f5a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8007f5e:	2002      	movs	r0, #2
 8007f60:	f7ff feec 	bl	8007d3c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8007f64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007f68:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007f70:	2300      	movs	r3, #0
 8007f72:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007f76:	2302      	movs	r3, #2
 8007f78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007f7c:	f107 031c 	add.w	r3, r7, #28
 8007f80:	4618      	mov	r0, r3
 8007f82:	f008 fa37 	bl	80103f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8007f86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f8a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007f92:	2300      	movs	r3, #0
 8007f94:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007f98:	2302      	movs	r3, #2
 8007f9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007f9e:	f107 031c 	add.w	r3, r7, #28
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f008 fa26 	bl	80103f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007fac:	2301      	movs	r3, #1
 8007fae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007fb8:	2302      	movs	r3, #2
 8007fba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007fbe:	f107 031c 	add.w	r3, r7, #28
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f008 fa16 	bl	80103f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8007fc8:	2302      	movs	r3, #2
 8007fca:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007fd8:	2302      	movs	r3, #2
 8007fda:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007fde:	f107 031c 	add.w	r3, r7, #28
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f008 fa06 	bl	80103f4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8007fe8:	2304      	movs	r3, #4
 8007fea:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8007fec:	2301      	movs	r3, #1
 8007fee:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8007ffe:	f107 031c 	add.w	r3, r7, #28
 8008002:	4618      	mov	r0, r3
 8008004:	f008 f9f6 	bl	80103f4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8008008:	2201      	movs	r2, #1
 800800a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800800e:	4888      	ldr	r0, [pc, #544]	; (8008230 <MX_GPIO_Init+0x38c>)
 8008010:	f7ff fef3 	bl	8007dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8008014:	2201      	movs	r2, #1
 8008016:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800801a:	4885      	ldr	r0, [pc, #532]	; (8008230 <MX_GPIO_Init+0x38c>)
 800801c:	f7ff feed 	bl	8007dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8008020:	2201      	movs	r2, #1
 8008022:	2101      	movs	r1, #1
 8008024:	4886      	ldr	r0, [pc, #536]	; (8008240 <MX_GPIO_Init+0x39c>)
 8008026:	f7ff fee8 	bl	8007dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800802a:	2201      	movs	r2, #1
 800802c:	2102      	movs	r1, #2
 800802e:	4884      	ldr	r0, [pc, #528]	; (8008240 <MX_GPIO_Init+0x39c>)
 8008030:	f7ff fee3 	bl	8007dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_PULL_UP);
 8008034:	2201      	movs	r2, #1
 8008036:	2104      	movs	r1, #4
 8008038:	487d      	ldr	r0, [pc, #500]	; (8008230 <MX_GPIO_Init+0x38c>)
 800803a:	f7ff fede 	bl	8007dfa <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 800803e:	2200      	movs	r2, #0
 8008040:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008044:	487a      	ldr	r0, [pc, #488]	; (8008230 <MX_GPIO_Init+0x38c>)
 8008046:	f7ff fea9 	bl	8007d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 800804a:	2200      	movs	r2, #0
 800804c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008050:	4877      	ldr	r0, [pc, #476]	; (8008230 <MX_GPIO_Init+0x38c>)
 8008052:	f7ff fea3 	bl	8007d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8008056:	2200      	movs	r2, #0
 8008058:	2101      	movs	r1, #1
 800805a:	4879      	ldr	r0, [pc, #484]	; (8008240 <MX_GPIO_Init+0x39c>)
 800805c:	f7ff fe9e 	bl	8007d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8008060:	2200      	movs	r2, #0
 8008062:	2102      	movs	r1, #2
 8008064:	4876      	ldr	r0, [pc, #472]	; (8008240 <MX_GPIO_Init+0x39c>)
 8008066:	f7ff fe99 	bl	8007d9c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_SW_GPIO_Port, ENC_SW_Pin, LL_GPIO_MODE_INPUT);
 800806a:	2200      	movs	r2, #0
 800806c:	2104      	movs	r1, #4
 800806e:	4870      	ldr	r0, [pc, #448]	; (8008230 <MX_GPIO_Init+0x38c>)
 8008070:	f7ff fe94 	bl	8007d9c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8008074:	2308      	movs	r3, #8
 8008076:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8008078:	2301      	movs	r3, #1
 800807a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800807c:	2300      	movs	r3, #0
 800807e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008080:	2300      	movs	r3, #0
 8008082:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8008084:	2302      	movs	r3, #2
 8008086:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8008088:	1d3b      	adds	r3, r7, #4
 800808a:	4619      	mov	r1, r3
 800808c:	4868      	ldr	r0, [pc, #416]	; (8008230 <MX_GPIO_Init+0x38c>)
 800808e:	f008 fba4 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OFFSET_ENABLE_Pin;
 8008092:	2308      	movs	r3, #8
 8008094:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8008096:	2301      	movs	r3, #1
 8008098:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800809a:	2300      	movs	r3, #0
 800809c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800809e:	2300      	movs	r3, #0
 80080a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80080a2:	2300      	movs	r3, #0
 80080a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(OFFSET_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80080a6:	1d3b      	adds	r3, r7, #4
 80080a8:	4619      	mov	r1, r3
 80080aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80080ae:	f008 fb94 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_C_Pin;
 80080b2:	2310      	movs	r3, #16
 80080b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80080b6:	2301      	movs	r3, #1
 80080b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80080ba:	2300      	movs	r3, #0
 80080bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80080be:	2300      	movs	r3, #0
 80080c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80080c2:	2300      	movs	r3, #0
 80080c4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_C_GPIO_Port, &GPIO_InitStruct);
 80080c6:	1d3b      	adds	r3, r7, #4
 80080c8:	4619      	mov	r1, r3
 80080ca:	4859      	ldr	r0, [pc, #356]	; (8008230 <MX_GPIO_Init+0x38c>)
 80080cc:	f008 fb85 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_B_Pin;
 80080d0:	2320      	movs	r3, #32
 80080d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80080d4:	2301      	movs	r3, #1
 80080d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80080d8:	2300      	movs	r3, #0
 80080da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80080dc:	2300      	movs	r3, #0
 80080de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80080e0:	2300      	movs	r3, #0
 80080e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_B_GPIO_Port, &GPIO_InitStruct);
 80080e4:	1d3b      	adds	r3, r7, #4
 80080e6:	4619      	mov	r1, r3
 80080e8:	4851      	ldr	r0, [pc, #324]	; (8008230 <MX_GPIO_Init+0x38c>)
 80080ea:	f008 fb76 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH1_GAIN_A_Pin;
 80080ee:	2301      	movs	r3, #1
 80080f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80080f2:	2301      	movs	r3, #1
 80080f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80080f6:	2300      	movs	r3, #0
 80080f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80080fe:	2300      	movs	r3, #0
 8008100:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CH1_GAIN_A_GPIO_Port, &GPIO_InitStruct);
 8008102:	1d3b      	adds	r3, r7, #4
 8008104:	4619      	mov	r1, r3
 8008106:	484b      	ldr	r0, [pc, #300]	; (8008234 <MX_GPIO_Init+0x390>)
 8008108:	f008 fb67 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 800810c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008110:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8008112:	2301      	movs	r3, #1
 8008114:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008116:	2300      	movs	r3, #0
 8008118:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800811a:	2300      	movs	r3, #0
 800811c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800811e:	2300      	movs	r3, #0
 8008120:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8008122:	1d3b      	adds	r3, r7, #4
 8008124:	4619      	mov	r1, r3
 8008126:	4842      	ldr	r0, [pc, #264]	; (8008230 <MX_GPIO_Init+0x38c>)
 8008128:	f008 fb57 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 800812c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008130:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8008132:	2301      	movs	r3, #1
 8008134:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8008136:	2300      	movs	r3, #0
 8008138:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800813a:	2300      	movs	r3, #0
 800813c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800813e:	2300      	movs	r3, #0
 8008140:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8008142:	1d3b      	adds	r3, r7, #4
 8008144:	4619      	mov	r1, r3
 8008146:	483a      	ldr	r0, [pc, #232]	; (8008230 <MX_GPIO_Init+0x38c>)
 8008148:	f008 fb47 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 800814c:	2340      	movs	r3, #64	; 0x40
 800814e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8008150:	2301      	movs	r3, #1
 8008152:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008154:	2303      	movs	r3, #3
 8008156:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008158:	2300      	movs	r3, #0
 800815a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800815c:	2300      	movs	r3, #0
 800815e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8008160:	1d3b      	adds	r3, r7, #4
 8008162:	4619      	mov	r1, r3
 8008164:	4833      	ldr	r0, [pc, #204]	; (8008234 <MX_GPIO_Init+0x390>)
 8008166:	f008 fb38 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800816a:	2380      	movs	r3, #128	; 0x80
 800816c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800816e:	2301      	movs	r3, #1
 8008170:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008172:	2303      	movs	r3, #3
 8008174:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008176:	2300      	movs	r3, #0
 8008178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800817a:	2300      	movs	r3, #0
 800817c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800817e:	1d3b      	adds	r3, r7, #4
 8008180:	4619      	mov	r1, r3
 8008182:	482c      	ldr	r0, [pc, #176]	; (8008234 <MX_GPIO_Init+0x390>)
 8008184:	f008 fb29 	bl	80107da <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8008188:	f44f 7300 	mov.w	r3, #512	; 0x200
 800818c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800818e:	2301      	movs	r3, #1
 8008190:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8008192:	2303      	movs	r3, #3
 8008194:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008196:	2300      	movs	r3, #0
 8008198:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800819a:	2300      	movs	r3, #0
 800819c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800819e:	1d3b      	adds	r3, r7, #4
 80081a0:	4619      	mov	r1, r3
 80081a2:	4824      	ldr	r0, [pc, #144]	; (8008234 <MX_GPIO_Init+0x390>)
 80081a4:	f008 fb19 	bl	80107da <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80081a8:	f7ff fd3e 	bl	8007c28 <__NVIC_GetPriorityGrouping>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2200      	movs	r2, #0
 80081b0:	2100      	movs	r1, #0
 80081b2:	4618      	mov	r0, r3
 80081b4:	f7ff fd8e 	bl	8007cd4 <NVIC_EncodePriority>
 80081b8:	4603      	mov	r3, r0
 80081ba:	4619      	mov	r1, r3
 80081bc:	2006      	movs	r0, #6
 80081be:	f7ff fd5f 	bl	8007c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80081c2:	2006      	movs	r0, #6
 80081c4:	f7ff fd3e 	bl	8007c44 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80081c8:	f7ff fd2e 	bl	8007c28 <__NVIC_GetPriorityGrouping>
 80081cc:	4603      	mov	r3, r0
 80081ce:	2200      	movs	r2, #0
 80081d0:	2100      	movs	r1, #0
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7ff fd7e 	bl	8007cd4 <NVIC_EncodePriority>
 80081d8:	4603      	mov	r3, r0
 80081da:	4619      	mov	r1, r3
 80081dc:	2007      	movs	r0, #7
 80081de:	f7ff fd4f 	bl	8007c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80081e2:	2007      	movs	r0, #7
 80081e4:	f7ff fd2e 	bl	8007c44 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80081e8:	f7ff fd1e 	bl	8007c28 <__NVIC_GetPriorityGrouping>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2200      	movs	r2, #0
 80081f0:	2100      	movs	r1, #0
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7ff fd6e 	bl	8007cd4 <NVIC_EncodePriority>
 80081f8:	4603      	mov	r3, r0
 80081fa:	4619      	mov	r1, r3
 80081fc:	2008      	movs	r0, #8
 80081fe:	f7ff fd3f 	bl	8007c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8008202:	2008      	movs	r0, #8
 8008204:	f7ff fd1e 	bl	8007c44 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8008208:	f7ff fd0e 	bl	8007c28 <__NVIC_GetPriorityGrouping>
 800820c:	4603      	mov	r3, r0
 800820e:	2200      	movs	r2, #0
 8008210:	2100      	movs	r1, #0
 8008212:	4618      	mov	r0, r3
 8008214:	f7ff fd5e 	bl	8007cd4 <NVIC_EncodePriority>
 8008218:	4603      	mov	r3, r0
 800821a:	4619      	mov	r1, r3
 800821c:	2028      	movs	r0, #40	; 0x28
 800821e:	f7ff fd2f 	bl	8007c80 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008222:	2028      	movs	r0, #40	; 0x28
 8008224:	f7ff fd0e 	bl	8007c44 <__NVIC_EnableIRQ>

}
 8008228:	bf00      	nop
 800822a:	3728      	adds	r7, #40	; 0x28
 800822c:	46bd      	mov	sp, r7
 800822e:	e009      	b.n	8008244 <MX_GPIO_Init+0x3a0>
 8008230:	48000800 	.word	0x48000800
 8008234:	48000400 	.word	0x48000400
 8008238:	0f000003 	.word	0x0f000003
 800823c:	f0000003 	.word	0xf0000003
 8008240:	48001400 	.word	0x48001400
 8008244:	bd80      	pop	{r7, pc}
 8008246:	bf00      	nop

08008248 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008250:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008254:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8008258:	f003 0301 	and.w	r3, r3, #1
 800825c:	2b00      	cmp	r3, #0
 800825e:	d013      	beq.n	8008288 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8008260:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008264:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8008268:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00b      	beq.n	8008288 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8008270:	e000      	b.n	8008274 <ITM_SendChar+0x2c>
    {
      __NOP();
 8008272:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8008274:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d0f9      	beq.n	8008272 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800827e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	b2d2      	uxtb	r2, r2
 8008286:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8008288:	687b      	ldr	r3, [r7, #4]
}
 800828a:	4618      	mov	r0, r3
 800828c:	370c      	adds	r7, #12
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 8008296:	b580      	push	{r7, lr}
 8008298:	b086      	sub	sp, #24
 800829a:	af00      	add	r7, sp, #0
 800829c:	60f8      	str	r0, [r7, #12]
 800829e:	60b9      	str	r1, [r7, #8]
 80082a0:	607a      	str	r2, [r7, #4]
  int i=0;
 80082a2:	2300      	movs	r3, #0
 80082a4:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80082a6:	2300      	movs	r3, #0
 80082a8:	617b      	str	r3, [r7, #20]
 80082aa:	e009      	b.n	80082c0 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	1c5a      	adds	r2, r3, #1
 80082b0:	60ba      	str	r2, [r7, #8]
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	4618      	mov	r0, r3
 80082b6:	f7ff ffc7 	bl	8008248 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	3301      	adds	r3, #1
 80082be:	617b      	str	r3, [r7, #20]
 80082c0:	697a      	ldr	r2, [r7, #20]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	dbf1      	blt.n	80082ac <_write+0x16>
  return len;
 80082c8:	687b      	ldr	r3, [r7, #4]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3718      	adds	r7, #24
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
	...

080082d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80082d8:	f000 ff73 	bl	80091c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80082dc:	f000 f84c 	bl	8008378 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80082e0:	f7ff fde0 	bl	8007ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 80082e4:	f7ff fc5e 	bl	8007ba4 <MX_DMA_Init>
  MX_DAC1_Init();
 80082e8:	f7ff fb0e 	bl	8007908 <MX_DAC1_Init>
  MX_ADC1_Init();
 80082ec:	f7ff f9c6 	bl	800767c <MX_ADC1_Init>
  MX_COMP1_Init();
 80082f0:	f7ff faa8 	bl	8007844 <MX_COMP1_Init>
  MX_SPI3_Init();
 80082f4:	f000 f8ec 	bl	80084d0 <MX_SPI3_Init>
  MX_RNG_Init();
 80082f8:	f000 f8dc 	bl	80084b4 <MX_RNG_Init>
  MX_TIM1_Init();
 80082fc:	f000 fb50 	bl	80089a0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8008300:	f000 fcd0 	bl	8008ca4 <MX_TIM8_Init>
  MX_TIM16_Init();
 8008304:	f000 fd88 	bl	8008e18 <MX_TIM16_Init>
  MX_TIM15_Init();
 8008308:	f000 fd34 	bl	8008d74 <MX_TIM15_Init>
  MX_TIM5_Init();
 800830c:	f000 fc7c 	bl	8008c08 <MX_TIM5_Init>
  MX_TIM3_Init();
 8008310:	f000 fc2c 	bl	8008b6c <MX_TIM3_Init>
  MX_DAC2_Init();
 8008314:	f7ff fb42 	bl	800799c <MX_DAC2_Init>
  MX_TIM17_Init();
 8008318:	f000 fda6 	bl	8008e68 <MX_TIM17_Init>
  MX_TIM2_Init();
 800831c:	f000 fbb0 	bl	8008a80 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  SM_Init();
 8008320:	f7fe fb88 	bl	8006a34 <SM_Init>

  HAL_TIM_Base_Start_IT(&htim17);
 8008324:	4810      	ldr	r0, [pc, #64]	; (8008368 <main+0x94>)
 8008326:	f005 fc1b 	bl	800db60 <HAL_TIM_Base_Start_IT>

  // http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 800832a:	2200      	movs	r2, #0
 800832c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008330:	480e      	ldr	r0, [pc, #56]	; (800836c <main+0x98>)
 8008332:	f004 fac5 	bl	800c8c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8008336:	2200      	movs	r2, #0
 8008338:	f44f 7100 	mov.w	r1, #512	; 0x200
 800833c:	480b      	ldr	r0, [pc, #44]	; (800836c <main+0x98>)
 800833e:	f004 fabf 	bl	800c8c0 <HAL_GPIO_WritePin>

#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8008342:	480b      	ldr	r0, [pc, #44]	; (8008370 <main+0x9c>)
 8008344:	f005 fbb6 	bl	800dab4 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 8008348:	4b0a      	ldr	r3, [pc, #40]	; (8008374 <main+0xa0>)
 800834a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800834e:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8008350:	4b08      	ldr	r3, [pc, #32]	; (8008374 <main+0xa0>)
 8008352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008356:	62da      	str	r2, [r3, #44]	; 0x2c


  // TFT lib enable
  DM_Init();
 8008358:	f7f8 fd0a 	bl	8000d70 <DM_Init>
  DM_PostInit();
 800835c:	f7f8 fd16 	bl	8000d8c <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 8008360:	f7fd f928 	bl	80055b4 <IM_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008364:	e7fe      	b.n	8008364 <main+0x90>
 8008366:	bf00      	nop
 8008368:	20002b04 	.word	0x20002b04
 800836c:	48000800 	.word	0x48000800
 8008370:	20002b9c 	.word	0x20002b9c
 8008374:	40001000 	.word	0x40001000

08008378 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b0a8      	sub	sp, #160	; 0xa0
 800837c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800837e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8008382:	2238      	movs	r2, #56	; 0x38
 8008384:	2100      	movs	r1, #0
 8008386:	4618      	mov	r0, r3
 8008388:	f009 fb16 	bl	80119b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800838c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]
 8008394:	605a      	str	r2, [r3, #4]
 8008396:	609a      	str	r2, [r3, #8]
 8008398:	60da      	str	r2, [r3, #12]
 800839a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800839c:	463b      	mov	r3, r7
 800839e:	2254      	movs	r2, #84	; 0x54
 80083a0:	2100      	movs	r1, #0
 80083a2:	4618      	mov	r0, r3
 80083a4:	f009 fb08 	bl	80119b8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80083a8:	2000      	movs	r0, #0
 80083aa:	f004 faa1 	bl	800c8f0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80083ae:	2322      	movs	r3, #34	; 0x22
 80083b0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80083b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083b6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80083b8:	2340      	movs	r3, #64	; 0x40
 80083ba:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80083bc:	2301      	movs	r3, #1
 80083be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80083c2:	2302      	movs	r3, #2
 80083c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80083c8:	2302      	movs	r3, #2
 80083ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80083ce:	2302      	movs	r3, #2
 80083d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80083d4:	232a      	movs	r3, #42	; 0x2a
 80083d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80083da:	2302      	movs	r3, #2
 80083dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80083e0:	2304      	movs	r3, #4
 80083e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80083e6:	2302      	movs	r3, #2
 80083e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80083ec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80083f0:	4618      	mov	r0, r3
 80083f2:	f004 fb21 	bl	800ca38 <HAL_RCC_OscConfig>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80083fc:	f000 f82a 	bl	8008454 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008400:	230f      	movs	r3, #15
 8008402:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008404:	2303      	movs	r3, #3
 8008406:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008408:	2300      	movs	r3, #0
 800840a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800840c:	2300      	movs	r3, #0
 800840e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008410:	2300      	movs	r3, #0
 8008412:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8008414:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008418:	2108      	movs	r1, #8
 800841a:	4618      	mov	r0, r3
 800841c:	f004 fe24 	bl	800d068 <HAL_RCC_ClockConfig>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d001      	beq.n	800842a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8008426:	f000 f815 	bl	8008454 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 800842a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800842e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8008430:	2300      	movs	r3, #0
 8008432:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8008434:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008438:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800843a:	463b      	mov	r3, r7
 800843c:	4618      	mov	r0, r3
 800843e:	f005 f803 	bl	800d448 <HAL_RCCEx_PeriphCLKConfig>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d001      	beq.n	800844c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8008448:	f000 f804 	bl	8008454 <Error_Handler>
  }
}
 800844c:	bf00      	nop
 800844e:	37a0      	adds	r7, #160	; 0xa0
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008454:	b480      	push	{r7}
 8008456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008458:	bf00      	nop
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr

08008462 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8008462:	b480      	push	{r7}
 8008464:	b083      	sub	sp, #12
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f043 0204 	orr.w	r2, r3, #4
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	601a      	str	r2, [r3, #0]
}
 8008476:	bf00      	nop
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
	...

08008484 <LL_AHB2_GRP1_EnableClock>:
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800848c:	4b08      	ldr	r3, [pc, #32]	; (80084b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800848e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008490:	4907      	ldr	r1, [pc, #28]	; (80084b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4313      	orrs	r3, r2
 8008496:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8008498:	4b05      	ldr	r3, [pc, #20]	; (80084b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800849a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4013      	ands	r3, r2
 80084a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80084a2:	68fb      	ldr	r3, [r7, #12]
}
 80084a4:	bf00      	nop
 80084a6:	3714      	adds	r7, #20
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr
 80084b0:	40021000 	.word	0x40021000

080084b4 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80084b8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80084bc:	f7ff ffe2 	bl	8008484 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80084c0:	4802      	ldr	r0, [pc, #8]	; (80084cc <MX_RNG_Init+0x18>)
 80084c2:	f7ff ffce 	bl	8008462 <LL_RNG_Enable>

}
 80084c6:	bf00      	nop
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	50060800 	.word	0x50060800

080084d0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80084d4:	4b1b      	ldr	r3, [pc, #108]	; (8008544 <MX_SPI3_Init+0x74>)
 80084d6:	4a1c      	ldr	r2, [pc, #112]	; (8008548 <MX_SPI3_Init+0x78>)
 80084d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80084da:	4b1a      	ldr	r3, [pc, #104]	; (8008544 <MX_SPI3_Init+0x74>)
 80084dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80084e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80084e2:	4b18      	ldr	r3, [pc, #96]	; (8008544 <MX_SPI3_Init+0x74>)
 80084e4:	2200      	movs	r2, #0
 80084e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80084e8:	4b16      	ldr	r3, [pc, #88]	; (8008544 <MX_SPI3_Init+0x74>)
 80084ea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80084ee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80084f0:	4b14      	ldr	r3, [pc, #80]	; (8008544 <MX_SPI3_Init+0x74>)
 80084f2:	2200      	movs	r2, #0
 80084f4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80084f6:	4b13      	ldr	r3, [pc, #76]	; (8008544 <MX_SPI3_Init+0x74>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80084fc:	4b11      	ldr	r3, [pc, #68]	; (8008544 <MX_SPI3_Init+0x74>)
 80084fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008502:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8008504:	4b0f      	ldr	r3, [pc, #60]	; (8008544 <MX_SPI3_Init+0x74>)
 8008506:	2210      	movs	r2, #16
 8008508:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800850a:	4b0e      	ldr	r3, [pc, #56]	; (8008544 <MX_SPI3_Init+0x74>)
 800850c:	2200      	movs	r2, #0
 800850e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8008510:	4b0c      	ldr	r3, [pc, #48]	; (8008544 <MX_SPI3_Init+0x74>)
 8008512:	2200      	movs	r2, #0
 8008514:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008516:	4b0b      	ldr	r3, [pc, #44]	; (8008544 <MX_SPI3_Init+0x74>)
 8008518:	2200      	movs	r2, #0
 800851a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800851c:	4b09      	ldr	r3, [pc, #36]	; (8008544 <MX_SPI3_Init+0x74>)
 800851e:	2207      	movs	r2, #7
 8008520:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008522:	4b08      	ldr	r3, [pc, #32]	; (8008544 <MX_SPI3_Init+0x74>)
 8008524:	2200      	movs	r2, #0
 8008526:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008528:	4b06      	ldr	r3, [pc, #24]	; (8008544 <MX_SPI3_Init+0x74>)
 800852a:	2208      	movs	r2, #8
 800852c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800852e:	4805      	ldr	r0, [pc, #20]	; (8008544 <MX_SPI3_Init+0x74>)
 8008530:	f005 f9d6 	bl	800d8e0 <HAL_SPI_Init>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800853a:	f7ff ff8b 	bl	8008454 <Error_Handler>
  }

}
 800853e:	bf00      	nop
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop
 8008544:	200029a8 	.word	0x200029a8
 8008548:	40003c00 	.word	0x40003c00

0800854c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b08a      	sub	sp, #40	; 0x28
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008554:	f107 0314 	add.w	r3, r7, #20
 8008558:	2200      	movs	r2, #0
 800855a:	601a      	str	r2, [r3, #0]
 800855c:	605a      	str	r2, [r3, #4]
 800855e:	609a      	str	r2, [r3, #8]
 8008560:	60da      	str	r2, [r3, #12]
 8008562:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a17      	ldr	r2, [pc, #92]	; (80085c8 <HAL_SPI_MspInit+0x7c>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d128      	bne.n	80085c0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800856e:	4b17      	ldr	r3, [pc, #92]	; (80085cc <HAL_SPI_MspInit+0x80>)
 8008570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008572:	4a16      	ldr	r2, [pc, #88]	; (80085cc <HAL_SPI_MspInit+0x80>)
 8008574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008578:	6593      	str	r3, [r2, #88]	; 0x58
 800857a:	4b14      	ldr	r3, [pc, #80]	; (80085cc <HAL_SPI_MspInit+0x80>)
 800857c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800857e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008582:	613b      	str	r3, [r7, #16]
 8008584:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008586:	4b11      	ldr	r3, [pc, #68]	; (80085cc <HAL_SPI_MspInit+0x80>)
 8008588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800858a:	4a10      	ldr	r2, [pc, #64]	; (80085cc <HAL_SPI_MspInit+0x80>)
 800858c:	f043 0304 	orr.w	r3, r3, #4
 8008590:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008592:	4b0e      	ldr	r3, [pc, #56]	; (80085cc <HAL_SPI_MspInit+0x80>)
 8008594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008596:	f003 0304 	and.w	r3, r3, #4
 800859a:	60fb      	str	r3, [r7, #12]
 800859c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800859e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80085a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085a4:	2302      	movs	r3, #2
 80085a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085a8:	2300      	movs	r3, #0
 80085aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085ac:	2300      	movs	r3, #0
 80085ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80085b0:	2306      	movs	r3, #6
 80085b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80085b4:	f107 0314 	add.w	r3, r7, #20
 80085b8:	4619      	mov	r1, r3
 80085ba:	4805      	ldr	r0, [pc, #20]	; (80085d0 <HAL_SPI_MspInit+0x84>)
 80085bc:	f003 ff1c 	bl	800c3f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80085c0:	bf00      	nop
 80085c2:	3728      	adds	r7, #40	; 0x28
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	40003c00 	.word	0x40003c00
 80085cc:	40021000 	.word	0x40021000
 80085d0:	48000800 	.word	0x48000800

080085d4 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80085d4:	b480      	push	{r7}
 80085d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80085d8:	4b05      	ldr	r3, [pc, #20]	; (80085f0 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	4a04      	ldr	r2, [pc, #16]	; (80085f0 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80085de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80085e2:	6093      	str	r3, [r2, #8]
}
 80085e4:	bf00      	nop
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	40007000 	.word	0x40007000

080085f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085fa:	4b0f      	ldr	r3, [pc, #60]	; (8008638 <HAL_MspInit+0x44>)
 80085fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085fe:	4a0e      	ldr	r2, [pc, #56]	; (8008638 <HAL_MspInit+0x44>)
 8008600:	f043 0301 	orr.w	r3, r3, #1
 8008604:	6613      	str	r3, [r2, #96]	; 0x60
 8008606:	4b0c      	ldr	r3, [pc, #48]	; (8008638 <HAL_MspInit+0x44>)
 8008608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	607b      	str	r3, [r7, #4]
 8008610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008612:	4b09      	ldr	r3, [pc, #36]	; (8008638 <HAL_MspInit+0x44>)
 8008614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008616:	4a08      	ldr	r2, [pc, #32]	; (8008638 <HAL_MspInit+0x44>)
 8008618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800861c:	6593      	str	r3, [r2, #88]	; 0x58
 800861e:	4b06      	ldr	r3, [pc, #24]	; (8008638 <HAL_MspInit+0x44>)
 8008620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 800862a:	f7ff ffd3 	bl	80085d4 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	40021000 	.word	0x40021000

0800863c <LL_EXTI_IsActiveFlag_0_31>:
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8008644:	4b07      	ldr	r3, [pc, #28]	; (8008664 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8008646:	695a      	ldr	r2, [r3, #20]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4013      	ands	r3, r2
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	429a      	cmp	r2, r3
 8008650:	d101      	bne.n	8008656 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8008652:	2301      	movs	r3, #1
 8008654:	e000      	b.n	8008658 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr
 8008664:	40010400 	.word	0x40010400

08008668 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8008670:	4a04      	ldr	r2, [pc, #16]	; (8008684 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6153      	str	r3, [r2, #20]
}
 8008676:	bf00      	nop
 8008678:	370c      	adds	r7, #12
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
 8008682:	bf00      	nop
 8008684:	40010400 	.word	0x40010400

08008688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008688:	b480      	push	{r7}
 800868a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800868c:	bf00      	nop
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
	...

08008698 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DM_SetErrorDebugMsg("HARD FAULT");
 800869c:	4801      	ldr	r0, [pc, #4]	; (80086a4 <HardFault_Handler+0xc>)
 800869e:	f7f9 f925 	bl	80018ec <DM_SetErrorDebugMsg>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80086a2:	e7fe      	b.n	80086a2 <HardFault_Handler+0xa>
 80086a4:	080169b0 	.word	0x080169b0

080086a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DM_SetErrorDebugMsg("MEMMANAGE FAULT");
 80086ac:	4801      	ldr	r0, [pc, #4]	; (80086b4 <MemManage_Handler+0xc>)
 80086ae:	f7f9 f91d 	bl	80018ec <DM_SetErrorDebugMsg>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80086b2:	e7fe      	b.n	80086b2 <MemManage_Handler+0xa>
 80086b4:	080169bc 	.word	0x080169bc

080086b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DM_SetErrorDebugMsg("BUS FAULT");
 80086bc:	4801      	ldr	r0, [pc, #4]	; (80086c4 <BusFault_Handler+0xc>)
 80086be:	f7f9 f915 	bl	80018ec <DM_SetErrorDebugMsg>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80086c2:	e7fe      	b.n	80086c2 <BusFault_Handler+0xa>
 80086c4:	080169cc 	.word	0x080169cc

080086c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DM_SetErrorDebugMsg("USAGE FAULT");
 80086cc:	4801      	ldr	r0, [pc, #4]	; (80086d4 <UsageFault_Handler+0xc>)
 80086ce:	f7f9 f90d 	bl	80018ec <DM_SetErrorDebugMsg>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80086d2:	e7fe      	b.n	80086d2 <UsageFault_Handler+0xa>
 80086d4:	080169d8 	.word	0x080169d8

080086d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80086dc:	bf00      	nop
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80086e6:	b480      	push	{r7}
 80086e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80086ea:	bf00      	nop
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80086f4:	b480      	push	{r7}
 80086f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80086f8:	bf00      	nop
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr

08008702 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008706:	f000 fdaf 	bl	8009268 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800870a:	bf00      	nop
 800870c:	bd80      	pop	{r7, pc}

0800870e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8008712:	f7fd f807 	bl	8005724 <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8008716:	2001      	movs	r0, #1
 8008718:	f7ff ff90 	bl	800863c <LL_EXTI_IsActiveFlag_0_31>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d002      	beq.n	8008728 <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8008722:	2001      	movs	r0, #1
 8008724:	f7ff ffa0 	bl	8008668 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8008728:	bf00      	nop
 800872a:	bd80      	pop	{r7, pc}

0800872c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8008730:	f7fd f81e 	bl	8005770 <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8008734:	2002      	movs	r0, #2
 8008736:	f7ff ff81 	bl	800863c <LL_EXTI_IsActiveFlag_0_31>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d002      	beq.n	8008746 <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8008740:	2002      	movs	r0, #2
 8008742:	f7ff ff91 	bl	8008668 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8008746:	bf00      	nop
 8008748:	bd80      	pop	{r7, pc}

0800874a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 800874e:	f7fd f835 	bl	80057bc <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8008752:	2004      	movs	r0, #4
 8008754:	f7ff ff72 	bl	800863c <LL_EXTI_IsActiveFlag_0_31>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d002      	beq.n	8008764 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 800875e:	2004      	movs	r0, #4
 8008760:	f7ff ff82 	bl	8008668 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8008764:	bf00      	nop
 8008766:	bd80      	pop	{r7, pc}

08008768 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800876c:	4802      	ldr	r0, [pc, #8]	; (8008778 <DMA1_Channel1_IRQHandler+0x10>)
 800876e:	f003 fcf4 	bl	800c15a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008772:	bf00      	nop
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	2000289c 	.word	0x2000289c

0800877c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8008780:	4802      	ldr	r0, [pc, #8]	; (800878c <DMA1_Channel2_IRQHandler+0x10>)
 8008782:	f003 fcea 	bl	800c15a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8008786:	bf00      	nop
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	20002174 	.word	0x20002174

08008790 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8008794:	4802      	ldr	r0, [pc, #8]	; (80087a0 <DMA1_Channel3_IRQHandler+0x10>)
 8008796:	f003 fce0 	bl	800c15a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800879a:	bf00      	nop
 800879c:	bd80      	pop	{r7, pc}
 800879e:	bf00      	nop
 80087a0:	20002948 	.word	0x20002948

080087a4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80087a8:	4802      	ldr	r0, [pc, #8]	; (80087b4 <DMA1_Channel4_IRQHandler+0x10>)
 80087aa:	f003 fcd6 	bl	800c15a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80087ae:	bf00      	nop
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	20002a0c 	.word	0x20002a0c

080087b8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 80087bc:	f7f8 fb00 	bl	8000dc0 <DM_UpdateDisplay>


	IM_ENC_DIRF_Handler();
 80087c0:	f7fd f822 	bl	8005808 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80087c4:	4803      	ldr	r0, [pc, #12]	; (80087d4 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 80087c6:	f005 ff69 	bl	800e69c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80087ca:	4803      	ldr	r0, [pc, #12]	; (80087d8 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 80087cc:	f005 ff66 	bl	800e69c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80087d0:	bf00      	nop
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	20002b9c 	.word	0x20002b9c
 80087d8:	20002ab8 	.word	0x20002ab8

080087dc <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	EM_ProcessEvent();
 80087e0:	f7fb fed8 	bl	8004594 <EM_ProcessEvent>
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80087e4:	4803      	ldr	r0, [pc, #12]	; (80087f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80087e6:	f005 ff59 	bl	800e69c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 80087ea:	4803      	ldr	r0, [pc, #12]	; (80087f8 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 80087ec:	f005 ff56 	bl	800e69c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80087f0:	bf00      	nop
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	20002b9c 	.word	0x20002b9c
 80087f8:	20002b04 	.word	0x20002b04

080087fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008800:	4802      	ldr	r0, [pc, #8]	; (800880c <TIM3_IRQHandler+0x10>)
 8008802:	f005 ff4b 	bl	800e69c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8008806:	bf00      	nop
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	200021e0 	.word	0x200021e0

08008810 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8008814:	f7fc ff36 	bl	8005684 <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8008818:	f7fc ff5c 	bl	80056d4 <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 800881c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008820:	f7ff ff0c 	bl	800863c <LL_EXTI_IsActiveFlag_0_31>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d003      	beq.n	8008832 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 800882a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800882e:	f7ff ff1b 	bl	8008668 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8008832:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008836:	f7ff ff01 	bl	800863c <LL_EXTI_IsActiveFlag_0_31>
 800883a:	4603      	mov	r3, r0
 800883c:	2b00      	cmp	r3, #0
 800883e:	d003      	beq.n	8008848 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8008840:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008844:	f7ff ff10 	bl	8008668 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008848:	bf00      	nop
 800884a:	bd80      	pop	{r7, pc}

0800884c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8008850:	f7fc fec0 	bl	80055d4 <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8008854:	4802      	ldr	r0, [pc, #8]	; (8008860 <TIM5_IRQHandler+0x14>)
 8008856:	f005 ff21 	bl	800e69c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800885a:	bf00      	nop
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	20002b50 	.word	0x20002b50

08008864 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8008868:	4802      	ldr	r0, [pc, #8]	; (8008874 <COMP1_2_3_IRQHandler+0x10>)
 800886a:	f002 fcb1 	bl	800b1d0 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 800886e:	bf00      	nop
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	200028fc 	.word	0x200028fc

08008878 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b086      	sub	sp, #24
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008884:	2300      	movs	r3, #0
 8008886:	617b      	str	r3, [r7, #20]
 8008888:	e00a      	b.n	80088a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800888a:	f3af 8000 	nop.w
 800888e:	4601      	mov	r1, r0
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	1c5a      	adds	r2, r3, #1
 8008894:	60ba      	str	r2, [r7, #8]
 8008896:	b2ca      	uxtb	r2, r1
 8008898:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	3301      	adds	r3, #1
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	dbf0      	blt.n	800888a <_read+0x12>
	}

return len;
 80088a8:	687b      	ldr	r3, [r7, #4]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3718      	adds	r7, #24
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b083      	sub	sp, #12
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
	return -1;
 80088ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80088be:	4618      	mov	r0, r3
 80088c0:	370c      	adds	r7, #12
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr

080088ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
 80088d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80088da:	605a      	str	r2, [r3, #4]
	return 0;
 80088dc:	2300      	movs	r3, #0
}
 80088de:	4618      	mov	r0, r3
 80088e0:	370c      	adds	r7, #12
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <_isatty>:

int _isatty(int file)
{
 80088ea:	b480      	push	{r7}
 80088ec:	b083      	sub	sp, #12
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	6078      	str	r0, [r7, #4]
	return 1;
 80088f2:	2301      	movs	r3, #1
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
	return 0;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	3714      	adds	r7, #20
 8008912:	46bd      	mov	sp, r7
 8008914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008918:	4770      	bx	lr
	...

0800891c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008924:	4b11      	ldr	r3, [pc, #68]	; (800896c <_sbrk+0x50>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d102      	bne.n	8008932 <_sbrk+0x16>
		heap_end = &end;
 800892c:	4b0f      	ldr	r3, [pc, #60]	; (800896c <_sbrk+0x50>)
 800892e:	4a10      	ldr	r2, [pc, #64]	; (8008970 <_sbrk+0x54>)
 8008930:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008932:	4b0e      	ldr	r3, [pc, #56]	; (800896c <_sbrk+0x50>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008938:	4b0c      	ldr	r3, [pc, #48]	; (800896c <_sbrk+0x50>)
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4413      	add	r3, r2
 8008940:	466a      	mov	r2, sp
 8008942:	4293      	cmp	r3, r2
 8008944:	d907      	bls.n	8008956 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008946:	f009 f80d 	bl	8011964 <__errno>
 800894a:	4602      	mov	r2, r0
 800894c:	230c      	movs	r3, #12
 800894e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008950:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008954:	e006      	b.n	8008964 <_sbrk+0x48>
	}

	heap_end += incr;
 8008956:	4b05      	ldr	r3, [pc, #20]	; (800896c <_sbrk+0x50>)
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	4413      	add	r3, r2
 800895e:	4a03      	ldr	r2, [pc, #12]	; (800896c <_sbrk+0x50>)
 8008960:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008962:	68fb      	ldr	r3, [r7, #12]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3710      	adds	r7, #16
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	20002160 	.word	0x20002160
 8008970:	20002c88 	.word	0x20002c88

08008974 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008978:	4b08      	ldr	r3, [pc, #32]	; (800899c <SystemInit+0x28>)
 800897a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800897e:	4a07      	ldr	r2, [pc, #28]	; (800899c <SystemInit+0x28>)
 8008980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008988:	4b04      	ldr	r3, [pc, #16]	; (800899c <SystemInit+0x28>)
 800898a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800898e:	609a      	str	r2, [r3, #8]
#endif
}
 8008990:	bf00      	nop
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	e000ed00 	.word	0xe000ed00

080089a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim17;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b09a      	sub	sp, #104	; 0x68
 80089a4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80089a6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80089aa:	2224      	movs	r2, #36	; 0x24
 80089ac:	2100      	movs	r1, #0
 80089ae:	4618      	mov	r0, r3
 80089b0:	f009 f802 	bl	80119b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80089b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80089b8:	2200      	movs	r2, #0
 80089ba:	601a      	str	r2, [r3, #0]
 80089bc:	605a      	str	r2, [r3, #4]
 80089be:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80089c0:	1d3b      	adds	r3, r7, #4
 80089c2:	2234      	movs	r2, #52	; 0x34
 80089c4:	2100      	movs	r1, #0
 80089c6:	4618      	mov	r0, r3
 80089c8:	f008 fff6 	bl	80119b8 <memset>

  htim1.Instance = TIM1;
 80089cc:	4b2a      	ldr	r3, [pc, #168]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089ce:	4a2b      	ldr	r2, [pc, #172]	; (8008a7c <MX_TIM1_Init+0xdc>)
 80089d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80089d2:	4b29      	ldr	r3, [pc, #164]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089d4:	2200      	movs	r2, #0
 80089d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80089d8:	4b27      	ldr	r3, [pc, #156]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089da:	2260      	movs	r2, #96	; 0x60
 80089dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80089de:	4b26      	ldr	r3, [pc, #152]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80089e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80089e6:	4b24      	ldr	r3, [pc, #144]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089e8:	2200      	movs	r2, #0
 80089ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80089ec:	4b22      	ldr	r3, [pc, #136]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089ee:	2200      	movs	r2, #0
 80089f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80089f2:	4b21      	ldr	r3, [pc, #132]	; (8008a78 <MX_TIM1_Init+0xd8>)
 80089f4:	2280      	movs	r2, #128	; 0x80
 80089f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 80089f8:	2302      	movs	r3, #2
 80089fa:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80089fc:	2300      	movs	r3, #0
 80089fe:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008a00:	2301      	movs	r3, #1
 8008a02:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008a04:	2300      	movs	r3, #0
 8008a06:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008a10:	2301      	movs	r3, #1
 8008a12:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008a14:	2300      	movs	r3, #0
 8008a16:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8008a1c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008a20:	4619      	mov	r1, r3
 8008a22:	4815      	ldr	r0, [pc, #84]	; (8008a78 <MX_TIM1_Init+0xd8>)
 8008a24:	f005 fd94 	bl	800e550 <HAL_TIM_Encoder_Init>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d001      	beq.n	8008a32 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8008a2e:	f7ff fd11 	bl	8008454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008a32:	2320      	movs	r3, #32
 8008a34:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008a36:	2300      	movs	r3, #0
 8008a38:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008a3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008a42:	4619      	mov	r1, r3
 8008a44:	480c      	ldr	r0, [pc, #48]	; (8008a78 <MX_TIM1_Init+0xd8>)
 8008a46:	f007 fa17 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d001      	beq.n	8008a54 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8008a50:	f7ff fd00 	bl	8008454 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008a54:	2300      	movs	r3, #0
 8008a56:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008a5c:	1d3b      	adds	r3, r7, #4
 8008a5e:	4619      	mov	r1, r3
 8008a60:	4805      	ldr	r0, [pc, #20]	; (8008a78 <MX_TIM1_Init+0xd8>)
 8008a62:	f007 fa9f 	bl	800ffa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8008a6c:	f7ff fcf2 	bl	8008454 <Error_Handler>
  }

}
 8008a70:	bf00      	nop
 8008a72:	3768      	adds	r7, #104	; 0x68
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}
 8008a78:	20002b9c 	.word	0x20002b9c
 8008a7c:	40012c00 	.word	0x40012c00

08008a80 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b08c      	sub	sp, #48	; 0x30
 8008a84:	af00      	add	r7, sp, #0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8008a86:	f107 031c 	add.w	r3, r7, #28
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	601a      	str	r2, [r3, #0]
 8008a8e:	605a      	str	r2, [r3, #4]
 8008a90:	609a      	str	r2, [r3, #8]
 8008a92:	60da      	str	r2, [r3, #12]
 8008a94:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008a96:	f107 0310 	add.w	r3, r7, #16
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	605a      	str	r2, [r3, #4]
 8008aa0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8008aa2:	463b      	mov	r3, r7
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	605a      	str	r2, [r3, #4]
 8008aaa:	609a      	str	r2, [r3, #8]
 8008aac:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8008aae:	4b2e      	ldr	r3, [pc, #184]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008ab0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008ab4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 128;
 8008ab6:	4b2c      	ldr	r3, [pc, #176]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008ab8:	2280      	movs	r2, #128	; 0x80
 8008aba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008abc:	4b2a      	ldr	r3, [pc, #168]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008abe:	2200      	movs	r2, #0
 8008ac0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8008ac2:	4b29      	ldr	r3, [pc, #164]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008ac4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008aca:	4b27      	ldr	r3, [pc, #156]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008ad0:	4b25      	ldr	r3, [pc, #148]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008ad2:	2280      	movs	r2, #128	; 0x80
 8008ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008ad6:	4824      	ldr	r0, [pc, #144]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008ad8:	f004 ff94 	bl	800da04 <HAL_TIM_Base_Init>
 8008adc:	4603      	mov	r3, r0
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d001      	beq.n	8008ae6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8008ae2:	f7ff fcb7 	bl	8008454 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8008ae6:	4820      	ldr	r0, [pc, #128]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008ae8:	f005 fa76 	bl	800dfd8 <HAL_TIM_IC_Init>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d001      	beq.n	8008af6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8008af2:	f7ff fcaf 	bl	8008454 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8008af6:	2304      	movs	r3, #4
 8008af8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8008afa:	2350      	movs	r3, #80	; 0x50
 8008afc:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8008afe:	2300      	movs	r3, #0
 8008b00:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8008b02:	2300      	movs	r3, #0
 8008b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8008b06:	f107 031c 	add.w	r3, r7, #28
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	4816      	ldr	r0, [pc, #88]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008b0e:	f006 f9d9 	bl	800eec4 <HAL_TIM_SlaveConfigSynchro>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d001      	beq.n	8008b1c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8008b18:	f7ff fc9c 	bl	8008454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008b1c:	2320      	movs	r3, #32
 8008b1e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008b20:	2300      	movs	r3, #0
 8008b22:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008b24:	f107 0310 	add.w	r3, r7, #16
 8008b28:	4619      	mov	r1, r3
 8008b2a:	480f      	ldr	r0, [pc, #60]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008b2c:	f007 f9a4 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8008b30:	4603      	mov	r3, r0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8008b36:	f7ff fc8d 	bl	8008454 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8008b42:	2300      	movs	r3, #0
 8008b44:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8008b4a:	463b      	mov	r3, r7
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4619      	mov	r1, r3
 8008b50:	4805      	ldr	r0, [pc, #20]	; (8008b68 <MX_TIM2_Init+0xe8>)
 8008b52:	f005 ff22 	bl	800e99a <HAL_TIM_IC_ConfigChannel>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8008b5c:	f7ff fc7a 	bl	8008454 <Error_Handler>
  }

}
 8008b60:	bf00      	nop
 8008b62:	3730      	adds	r7, #48	; 0x30
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}
 8008b68:	20002be8 	.word	0x20002be8

08008b6c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b088      	sub	sp, #32
 8008b70:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008b72:	f107 0310 	add.w	r3, r7, #16
 8008b76:	2200      	movs	r2, #0
 8008b78:	601a      	str	r2, [r3, #0]
 8008b7a:	605a      	str	r2, [r3, #4]
 8008b7c:	609a      	str	r2, [r3, #8]
 8008b7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008b80:	1d3b      	adds	r3, r7, #4
 8008b82:	2200      	movs	r2, #0
 8008b84:	601a      	str	r2, [r3, #0]
 8008b86:	605a      	str	r2, [r3, #4]
 8008b88:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8008b8a:	4b1d      	ldr	r3, [pc, #116]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008b8c:	4a1d      	ldr	r2, [pc, #116]	; (8008c04 <MX_TIM3_Init+0x98>)
 8008b8e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008b90:	4b1b      	ldr	r3, [pc, #108]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8008b96:	4b1a      	ldr	r3, [pc, #104]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008b98:	2210      	movs	r2, #16
 8008b9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8008b9c:	4b18      	ldr	r3, [pc, #96]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8008ba2:	4b17      	ldr	r3, [pc, #92]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008ba4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ba8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008baa:	4b15      	ldr	r3, [pc, #84]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008bac:	2280      	movs	r2, #128	; 0x80
 8008bae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008bb0:	4813      	ldr	r0, [pc, #76]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008bb2:	f004 ff27 	bl	800da04 <HAL_TIM_Base_Init>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d001      	beq.n	8008bc0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8008bbc:	f7ff fc4a 	bl	8008454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008bc4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008bc6:	f107 0310 	add.w	r3, r7, #16
 8008bca:	4619      	mov	r1, r3
 8008bcc:	480c      	ldr	r0, [pc, #48]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008bce:	f006 f889 	bl	800ece4 <HAL_TIM_ConfigClockSource>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d001      	beq.n	8008bdc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8008bd8:	f7ff fc3c 	bl	8008454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008bdc:	2320      	movs	r3, #32
 8008bde:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008be0:	2300      	movs	r3, #0
 8008be2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008be4:	1d3b      	adds	r3, r7, #4
 8008be6:	4619      	mov	r1, r3
 8008be8:	4805      	ldr	r0, [pc, #20]	; (8008c00 <MX_TIM3_Init+0x94>)
 8008bea:	f007 f945 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d001      	beq.n	8008bf8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8008bf4:	f7ff fc2e 	bl	8008454 <Error_Handler>
  }

}
 8008bf8:	bf00      	nop
 8008bfa:	3720      	adds	r7, #32
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}
 8008c00:	200021e0 	.word	0x200021e0
 8008c04:	40000400 	.word	0x40000400

08008c08 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b088      	sub	sp, #32
 8008c0c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008c0e:	f107 0310 	add.w	r3, r7, #16
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]
 8008c16:	605a      	str	r2, [r3, #4]
 8008c18:	609a      	str	r2, [r3, #8]
 8008c1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c1c:	1d3b      	adds	r3, r7, #4
 8008c1e:	2200      	movs	r2, #0
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	605a      	str	r2, [r3, #4]
 8008c24:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8008c26:	4b1d      	ldr	r3, [pc, #116]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c28:	4a1d      	ldr	r2, [pc, #116]	; (8008ca0 <MX_TIM5_Init+0x98>)
 8008c2a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008c2c:	4b1b      	ldr	r3, [pc, #108]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c2e:	2200      	movs	r2, #0
 8008c30:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c32:	4b1a      	ldr	r3, [pc, #104]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c34:	2200      	movs	r2, #0
 8008c36:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8008c38:	4b18      	ldr	r3, [pc, #96]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008c3e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c40:	4b16      	ldr	r3, [pc, #88]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c42:	2200      	movs	r2, #0
 8008c44:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c46:	4b15      	ldr	r3, [pc, #84]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c48:	2200      	movs	r2, #0
 8008c4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8008c4c:	4813      	ldr	r0, [pc, #76]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c4e:	f004 fed9 	bl	800da04 <HAL_TIM_Base_Init>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d001      	beq.n	8008c5c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8008c58:	f7ff fbfc 	bl	8008454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008c5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8008c62:	f107 0310 	add.w	r3, r7, #16
 8008c66:	4619      	mov	r1, r3
 8008c68:	480c      	ldr	r0, [pc, #48]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c6a:	f006 f83b 	bl	800ece4 <HAL_TIM_ConfigClockSource>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d001      	beq.n	8008c78 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8008c74:	f7ff fbee 	bl	8008454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008c80:	1d3b      	adds	r3, r7, #4
 8008c82:	4619      	mov	r1, r3
 8008c84:	4805      	ldr	r0, [pc, #20]	; (8008c9c <MX_TIM5_Init+0x94>)
 8008c86:	f007 f8f7 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d001      	beq.n	8008c94 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8008c90:	f7ff fbe0 	bl	8008454 <Error_Handler>
  }

}
 8008c94:	bf00      	nop
 8008c96:	3720      	adds	r7, #32
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	20002b50 	.word	0x20002b50
 8008ca0:	40000c00 	.word	0x40000c00

08008ca4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b094      	sub	sp, #80	; 0x50
 8008ca8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008caa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008cae:	2200      	movs	r2, #0
 8008cb0:	601a      	str	r2, [r3, #0]
 8008cb2:	605a      	str	r2, [r3, #4]
 8008cb4:	609a      	str	r2, [r3, #8]
 8008cb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008cb8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	601a      	str	r2, [r3, #0]
 8008cc0:	605a      	str	r2, [r3, #4]
 8008cc2:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008cc4:	463b      	mov	r3, r7
 8008cc6:	2234      	movs	r2, #52	; 0x34
 8008cc8:	2100      	movs	r1, #0
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f008 fe74 	bl	80119b8 <memset>

  htim8.Instance = TIM8;
 8008cd0:	4b26      	ldr	r3, [pc, #152]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cd2:	4a27      	ldr	r2, [pc, #156]	; (8008d70 <MX_TIM8_Init+0xcc>)
 8008cd4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8008cd6:	4b25      	ldr	r3, [pc, #148]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cd8:	2200      	movs	r2, #0
 8008cda:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cdc:	4b23      	ldr	r3, [pc, #140]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cde:	2200      	movs	r2, #0
 8008ce0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8008ce2:	4b22      	ldr	r3, [pc, #136]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ce8:	4b20      	ldr	r3, [pc, #128]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cea:	2200      	movs	r2, #0
 8008cec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008cee:	4b1f      	ldr	r3, [pc, #124]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008cf4:	4b1d      	ldr	r3, [pc, #116]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cf6:	2280      	movs	r2, #128	; 0x80
 8008cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8008cfa:	481c      	ldr	r0, [pc, #112]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008cfc:	f004 fe82 	bl	800da04 <HAL_TIM_Base_Init>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d001      	beq.n	8008d0a <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8008d06:	f7ff fba5 	bl	8008454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008d0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d0e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8008d10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008d14:	4619      	mov	r1, r3
 8008d16:	4815      	ldr	r0, [pc, #84]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008d18:	f005 ffe4 	bl	800ece4 <HAL_TIM_ConfigClockSource>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d001      	beq.n	8008d26 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8008d22:	f7ff fb97 	bl	8008454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008d26:	2320      	movs	r3, #32
 8008d28:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008d32:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008d36:	4619      	mov	r1, r3
 8008d38:	480c      	ldr	r0, [pc, #48]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008d3a:	f007 f89d 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d001      	beq.n	8008d48 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8008d44:	f7ff fb86 	bl	8008454 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008d50:	463b      	mov	r3, r7
 8008d52:	4619      	mov	r1, r3
 8008d54:	4805      	ldr	r0, [pc, #20]	; (8008d6c <MX_TIM8_Init+0xc8>)
 8008d56:	f007 f925 	bl	800ffa4 <HAL_TIMEx_ConfigBreakDeadTime>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d001      	beq.n	8008d64 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8008d60:	f7ff fb78 	bl	8008454 <Error_Handler>
  }

}
 8008d64:	bf00      	nop
 8008d66:	3750      	adds	r7, #80	; 0x50
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	20002a6c 	.word	0x20002a6c
 8008d70:	40013400 	.word	0x40013400

08008d74 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b088      	sub	sp, #32
 8008d78:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008d7a:	f107 0310 	add.w	r3, r7, #16
 8008d7e:	2200      	movs	r2, #0
 8008d80:	601a      	str	r2, [r3, #0]
 8008d82:	605a      	str	r2, [r3, #4]
 8008d84:	609a      	str	r2, [r3, #8]
 8008d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d88:	1d3b      	adds	r3, r7, #4
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	601a      	str	r2, [r3, #0]
 8008d8e:	605a      	str	r2, [r3, #4]
 8008d90:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8008d92:	4b1f      	ldr	r3, [pc, #124]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008d94:	4a1f      	ldr	r2, [pc, #124]	; (8008e14 <MX_TIM15_Init+0xa0>)
 8008d96:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8008d98:	4b1d      	ldr	r3, [pc, #116]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008d9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008d9e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008da0:	4b1b      	ldr	r3, [pc, #108]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008da2:	2200      	movs	r2, #0
 8008da4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8008da6:	4b1a      	ldr	r3, [pc, #104]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008da8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008dac:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008dae:	4b18      	ldr	r3, [pc, #96]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8008db4:	4b16      	ldr	r3, [pc, #88]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008db6:	2200      	movs	r2, #0
 8008db8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008dba:	4b15      	ldr	r3, [pc, #84]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8008dc0:	4813      	ldr	r0, [pc, #76]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008dc2:	f004 fe1f 	bl	800da04 <HAL_TIM_Base_Init>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d001      	beq.n	8008dd0 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8008dcc:	f7ff fb42 	bl	8008454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008dd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008dd4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8008dd6:	f107 0310 	add.w	r3, r7, #16
 8008dda:	4619      	mov	r1, r3
 8008ddc:	480c      	ldr	r0, [pc, #48]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008dde:	f005 ff81 	bl	800ece4 <HAL_TIM_ConfigClockSource>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d001      	beq.n	8008dec <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8008de8:	f7ff fb34 	bl	8008454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008dec:	2300      	movs	r3, #0
 8008dee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008df0:	2300      	movs	r3, #0
 8008df2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8008df4:	1d3b      	adds	r3, r7, #4
 8008df6:	4619      	mov	r1, r3
 8008df8:	4805      	ldr	r0, [pc, #20]	; (8008e10 <MX_TIM15_Init+0x9c>)
 8008dfa:	f007 f83d 	bl	800fe78 <HAL_TIMEx_MasterConfigSynchronization>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d001      	beq.n	8008e08 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8008e04:	f7ff fb26 	bl	8008454 <Error_Handler>
  }

}
 8008e08:	bf00      	nop
 8008e0a:	3720      	adds	r7, #32
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	20002ab8 	.word	0x20002ab8
 8008e14:	40014000 	.word	0x40014000

08008e18 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8008e1c:	4b10      	ldr	r3, [pc, #64]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e1e:	4a11      	ldr	r2, [pc, #68]	; (8008e64 <MX_TIM16_Init+0x4c>)
 8008e20:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8008e22:	4b0f      	ldr	r3, [pc, #60]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e28:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008e2a:	4b0d      	ldr	r3, [pc, #52]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8008e30:	4b0b      	ldr	r3, [pc, #44]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e36:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008e38:	4b09      	ldr	r3, [pc, #36]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8008e3e:	4b08      	ldr	r3, [pc, #32]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e40:	2200      	movs	r2, #0
 8008e42:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008e44:	4b06      	ldr	r3, [pc, #24]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e46:	2200      	movs	r2, #0
 8008e48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008e4a:	4805      	ldr	r0, [pc, #20]	; (8008e60 <MX_TIM16_Init+0x48>)
 8008e4c:	f004 fdda 	bl	800da04 <HAL_TIM_Base_Init>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d001      	beq.n	8008e5a <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8008e56:	f7ff fafd 	bl	8008454 <Error_Handler>
  }

}
 8008e5a:	bf00      	nop
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	20002c34 	.word	0x20002c34
 8008e64:	40014400 	.word	0x40014400

08008e68 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8008e6c:	4b10      	ldr	r3, [pc, #64]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e6e:	4a11      	ldr	r2, [pc, #68]	; (8008eb4 <MX_TIM17_Init+0x4c>)
 8008e70:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1024;
 8008e72:	4b0f      	ldr	r3, [pc, #60]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008e78:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008e7a:	4b0d      	ldr	r3, [pc, #52]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1024;
 8008e80:	4b0b      	ldr	r3, [pc, #44]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008e86:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008e88:	4b09      	ldr	r3, [pc, #36]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8008e8e:	4b08      	ldr	r3, [pc, #32]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e90:	2200      	movs	r2, #0
 8008e92:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008e94:	4b06      	ldr	r3, [pc, #24]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e96:	2200      	movs	r2, #0
 8008e98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8008e9a:	4805      	ldr	r0, [pc, #20]	; (8008eb0 <MX_TIM17_Init+0x48>)
 8008e9c:	f004 fdb2 	bl	800da04 <HAL_TIM_Base_Init>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d001      	beq.n	8008eaa <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8008ea6:	f7ff fad5 	bl	8008454 <Error_Handler>
  }

}
 8008eaa:	bf00      	nop
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	20002b04 	.word	0x20002b04
 8008eb4:	40014800 	.word	0x40014800

08008eb8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b08a      	sub	sp, #40	; 0x28
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ec0:	f107 0314 	add.w	r3, r7, #20
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	601a      	str	r2, [r3, #0]
 8008ec8:	605a      	str	r2, [r3, #4]
 8008eca:	609a      	str	r2, [r3, #8]
 8008ecc:	60da      	str	r2, [r3, #12]
 8008ece:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a1f      	ldr	r2, [pc, #124]	; (8008f54 <HAL_TIM_Encoder_MspInit+0x9c>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d137      	bne.n	8008f4a <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008eda:	4b1f      	ldr	r3, [pc, #124]	; (8008f58 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ede:	4a1e      	ldr	r2, [pc, #120]	; (8008f58 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008ee0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008ee4:	6613      	str	r3, [r2, #96]	; 0x60
 8008ee6:	4b1c      	ldr	r3, [pc, #112]	; (8008f58 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008eee:	613b      	str	r3, [r7, #16]
 8008ef0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008ef2:	4b19      	ldr	r3, [pc, #100]	; (8008f58 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ef6:	4a18      	ldr	r2, [pc, #96]	; (8008f58 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008ef8:	f043 0304 	orr.w	r3, r3, #4
 8008efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008efe:	4b16      	ldr	r3, [pc, #88]	; (8008f58 <HAL_TIM_Encoder_MspInit+0xa0>)
 8008f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f02:	f003 0304 	and.w	r3, r3, #4
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008f0a:	2303      	movs	r3, #3
 8008f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f0e:	2302      	movs	r3, #2
 8008f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f12:	2300      	movs	r3, #0
 8008f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f16:	2300      	movs	r3, #0
 8008f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008f1a:	2302      	movs	r3, #2
 8008f1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f1e:	f107 0314 	add.w	r3, r7, #20
 8008f22:	4619      	mov	r1, r3
 8008f24:	480d      	ldr	r0, [pc, #52]	; (8008f5c <HAL_TIM_Encoder_MspInit+0xa4>)
 8008f26:	f003 fa67 	bl	800c3f8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	2018      	movs	r0, #24
 8008f30:	f002 facf 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8008f34:	2018      	movs	r0, #24
 8008f36:	f002 fae6 	bl	800b506 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	2101      	movs	r1, #1
 8008f3e:	201a      	movs	r0, #26
 8008f40:	f002 fac7 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8008f44:	201a      	movs	r0, #26
 8008f46:	f002 fade 	bl	800b506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008f4a:	bf00      	nop
 8008f4c:	3728      	adds	r7, #40	; 0x28
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	40012c00 	.word	0x40012c00
 8008f58:	40021000 	.word	0x40021000
 8008f5c:	48000800 	.word	0x48000800

08008f60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b090      	sub	sp, #64	; 0x40
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	601a      	str	r2, [r3, #0]
 8008f70:	605a      	str	r2, [r3, #4]
 8008f72:	609a      	str	r2, [r3, #8]
 8008f74:	60da      	str	r2, [r3, #12]
 8008f76:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f80:	d154      	bne.n	800902c <HAL_TIM_Base_MspInit+0xcc>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008f82:	4b72      	ldr	r3, [pc, #456]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8008f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f86:	4a71      	ldr	r2, [pc, #452]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8008f88:	f043 0301 	orr.w	r3, r3, #1
 8008f8c:	6593      	str	r3, [r2, #88]	; 0x58
 8008f8e:	4b6f      	ldr	r3, [pc, #444]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8008f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f92:	f003 0301 	and.w	r3, r3, #1
 8008f96:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f9a:	4b6c      	ldr	r3, [pc, #432]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8008f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f9e:	4a6b      	ldr	r2, [pc, #428]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8008fa0:	f043 0301 	orr.w	r3, r3, #1
 8008fa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008fa6:	4b69      	ldr	r3, [pc, #420]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8008fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008faa:	f003 0301 	and.w	r3, r3, #1
 8008fae:	627b      	str	r3, [r7, #36]	; 0x24
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008fb6:	2302      	movs	r3, #2
 8008fb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008fca:	4619      	mov	r1, r3
 8008fcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008fd0:	f003 fa12 	bl	800c3f8 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel4;
 8008fd4:	4b5e      	ldr	r3, [pc, #376]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008fd6:	4a5f      	ldr	r2, [pc, #380]	; (8009154 <HAL_TIM_Base_MspInit+0x1f4>)
 8008fd8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8008fda:	4b5d      	ldr	r3, [pc, #372]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008fdc:	2238      	movs	r2, #56	; 0x38
 8008fde:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008fe0:	4b5b      	ldr	r3, [pc, #364]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8008fe6:	4b5a      	ldr	r3, [pc, #360]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008fe8:	2200      	movs	r2, #0
 8008fea:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008fec:	4b58      	ldr	r3, [pc, #352]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008fee:	2280      	movs	r2, #128	; 0x80
 8008ff0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8008ff2:	4b57      	ldr	r3, [pc, #348]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008ff4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ff8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8008ffa:	4b55      	ldr	r3, [pc, #340]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8008ffc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009000:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8009002:	4b53      	ldr	r3, [pc, #332]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8009004:	2220      	movs	r2, #32
 8009006:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8009008:	4b51      	ldr	r3, [pc, #324]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 800900a:	2200      	movs	r2, #0
 800900c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800900e:	4850      	ldr	r0, [pc, #320]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8009010:	f002 fec0 	bl	800bd94 <HAL_DMA_Init>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d001      	beq.n	800901e <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 800901a:	f7ff fa1b 	bl	8008454 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a4b      	ldr	r2, [pc, #300]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8009022:	625a      	str	r2, [r3, #36]	; 0x24
 8009024:	4a4a      	ldr	r2, [pc, #296]	; (8009150 <HAL_TIM_Base_MspInit+0x1f0>)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800902a:	e08a      	b.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM3)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a49      	ldr	r2, [pc, #292]	; (8009158 <HAL_TIM_Base_MspInit+0x1f8>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d114      	bne.n	8009060 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8009036:	4b45      	ldr	r3, [pc, #276]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800903a:	4a44      	ldr	r2, [pc, #272]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 800903c:	f043 0302 	orr.w	r3, r3, #2
 8009040:	6593      	str	r3, [r2, #88]	; 0x58
 8009042:	4b42      	ldr	r3, [pc, #264]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009046:	f003 0302 	and.w	r3, r3, #2
 800904a:	623b      	str	r3, [r7, #32]
 800904c:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800904e:	2200      	movs	r2, #0
 8009050:	2100      	movs	r1, #0
 8009052:	201d      	movs	r0, #29
 8009054:	f002 fa3d 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8009058:	201d      	movs	r0, #29
 800905a:	f002 fa54 	bl	800b506 <HAL_NVIC_EnableIRQ>
}
 800905e:	e070      	b.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM5)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a3d      	ldr	r2, [pc, #244]	; (800915c <HAL_TIM_Base_MspInit+0x1fc>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d114      	bne.n	8009094 <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800906a:	4b38      	ldr	r3, [pc, #224]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 800906c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800906e:	4a37      	ldr	r2, [pc, #220]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009070:	f043 0308 	orr.w	r3, r3, #8
 8009074:	6593      	str	r3, [r2, #88]	; 0x58
 8009076:	4b35      	ldr	r3, [pc, #212]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800907a:	f003 0308 	and.w	r3, r3, #8
 800907e:	61fb      	str	r3, [r7, #28]
 8009080:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8009082:	2200      	movs	r2, #0
 8009084:	2102      	movs	r1, #2
 8009086:	2032      	movs	r0, #50	; 0x32
 8009088:	f002 fa23 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800908c:	2032      	movs	r0, #50	; 0x32
 800908e:	f002 fa3a 	bl	800b506 <HAL_NVIC_EnableIRQ>
}
 8009092:	e056      	b.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM8)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a31      	ldr	r2, [pc, #196]	; (8009160 <HAL_TIM_Base_MspInit+0x200>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d10c      	bne.n	80090b8 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800909e:	4b2b      	ldr	r3, [pc, #172]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090a2:	4a2a      	ldr	r2, [pc, #168]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80090a8:	6613      	str	r3, [r2, #96]	; 0x60
 80090aa:	4b28      	ldr	r3, [pc, #160]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80090b2:	61bb      	str	r3, [r7, #24]
 80090b4:	69bb      	ldr	r3, [r7, #24]
}
 80090b6:	e044      	b.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM15)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a29      	ldr	r2, [pc, #164]	; (8009164 <HAL_TIM_Base_MspInit+0x204>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d114      	bne.n	80090ec <HAL_TIM_Base_MspInit+0x18c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80090c2:	4b22      	ldr	r3, [pc, #136]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090c6:	4a21      	ldr	r2, [pc, #132]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090cc:	6613      	str	r3, [r2, #96]	; 0x60
 80090ce:	4b1f      	ldr	r3, [pc, #124]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80090d6:	617b      	str	r3, [r7, #20]
 80090d8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80090da:	2200      	movs	r2, #0
 80090dc:	2100      	movs	r1, #0
 80090de:	2018      	movs	r0, #24
 80090e0:	f002 f9f7 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80090e4:	2018      	movs	r0, #24
 80090e6:	f002 fa0e 	bl	800b506 <HAL_NVIC_EnableIRQ>
}
 80090ea:	e02a      	b.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM16)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a1d      	ldr	r2, [pc, #116]	; (8009168 <HAL_TIM_Base_MspInit+0x208>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d10c      	bne.n	8009110 <HAL_TIM_Base_MspInit+0x1b0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80090f6:	4b15      	ldr	r3, [pc, #84]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090fa:	4a14      	ldr	r2, [pc, #80]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 80090fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009100:	6613      	str	r3, [r2, #96]	; 0x60
 8009102:	4b12      	ldr	r3, [pc, #72]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800910a:	613b      	str	r3, [r7, #16]
 800910c:	693b      	ldr	r3, [r7, #16]
}
 800910e:	e018      	b.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
  else if(tim_baseHandle->Instance==TIM17)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a15      	ldr	r2, [pc, #84]	; (800916c <HAL_TIM_Base_MspInit+0x20c>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d113      	bne.n	8009142 <HAL_TIM_Base_MspInit+0x1e2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800911a:	4b0c      	ldr	r3, [pc, #48]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 800911c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800911e:	4a0b      	ldr	r2, [pc, #44]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009120:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009124:	6613      	str	r3, [r2, #96]	; 0x60
 8009126:	4b09      	ldr	r3, [pc, #36]	; (800914c <HAL_TIM_Base_MspInit+0x1ec>)
 8009128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800912a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800912e:	60fb      	str	r3, [r7, #12]
 8009130:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8009132:	2200      	movs	r2, #0
 8009134:	2101      	movs	r1, #1
 8009136:	201a      	movs	r0, #26
 8009138:	f002 f9cb 	bl	800b4d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800913c:	201a      	movs	r0, #26
 800913e:	f002 f9e2 	bl	800b506 <HAL_NVIC_EnableIRQ>
}
 8009142:	bf00      	nop
 8009144:	3740      	adds	r7, #64	; 0x40
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	40021000 	.word	0x40021000
 8009150:	20002a0c 	.word	0x20002a0c
 8009154:	40020044 	.word	0x40020044
 8009158:	40000400 	.word	0x40000400
 800915c:	40000c00 	.word	0x40000c00
 8009160:	40013400 	.word	0x40013400
 8009164:	40014000 	.word	0x40014000
 8009168:	40014400 	.word	0x40014400
 800916c:	40014800 	.word	0x40014800

08009170 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8009170:	480d      	ldr	r0, [pc, #52]	; (80091a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8009172:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009174:	480d      	ldr	r0, [pc, #52]	; (80091ac <LoopForever+0x6>)
  ldr r1, =_edata
 8009176:	490e      	ldr	r1, [pc, #56]	; (80091b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009178:	4a0e      	ldr	r2, [pc, #56]	; (80091b4 <LoopForever+0xe>)
  movs r3, #0
 800917a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800917c:	e002      	b.n	8009184 <LoopCopyDataInit>

0800917e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800917e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009180:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009182:	3304      	adds	r3, #4

08009184 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009184:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009186:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009188:	d3f9      	bcc.n	800917e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800918a:	4a0b      	ldr	r2, [pc, #44]	; (80091b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800918c:	4c0b      	ldr	r4, [pc, #44]	; (80091bc <LoopForever+0x16>)
  movs r3, #0
 800918e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009190:	e001      	b.n	8009196 <LoopFillZerobss>

08009192 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009192:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009194:	3204      	adds	r2, #4

08009196 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009196:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009198:	d3fb      	bcc.n	8009192 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800919a:	f7ff fbeb 	bl	8008974 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800919e:	f008 fbe7 	bl	8011970 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80091a2:	f7ff f897 	bl	80082d4 <main>

080091a6 <LoopForever>:

LoopForever:
    b LoopForever
 80091a6:	e7fe      	b.n	80091a6 <LoopForever>
  ldr   r0, =_estack
 80091a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80091ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80091b0:	2000208c 	.word	0x2000208c
  ldr r2, =_sidata
 80091b4:	08016f48 	.word	0x08016f48
  ldr r2, =_sbss
 80091b8:	2000208c 	.word	0x2000208c
  ldr r4, =_ebss
 80091bc:	20002c88 	.word	0x20002c88

080091c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80091c0:	e7fe      	b.n	80091c0 <ADC1_2_IRQHandler>

080091c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80091c2:	b580      	push	{r7, lr}
 80091c4:	b082      	sub	sp, #8
 80091c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80091c8:	2300      	movs	r3, #0
 80091ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80091cc:	2003      	movs	r0, #3
 80091ce:	f002 f975 	bl	800b4bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80091d2:	2000      	movs	r0, #0
 80091d4:	f000 f80e 	bl	80091f4 <HAL_InitTick>
 80091d8:	4603      	mov	r3, r0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d002      	beq.n	80091e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	71fb      	strb	r3, [r7, #7]
 80091e2:	e001      	b.n	80091e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80091e4:	f7ff fa06 	bl	80085f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80091e8:	79fb      	ldrb	r3, [r7, #7]

}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}
	...

080091f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b084      	sub	sp, #16
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80091fc:	2300      	movs	r3, #0
 80091fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8009200:	4b16      	ldr	r3, [pc, #88]	; (800925c <HAL_InitTick+0x68>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d022      	beq.n	800924e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8009208:	4b15      	ldr	r3, [pc, #84]	; (8009260 <HAL_InitTick+0x6c>)
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	4b13      	ldr	r3, [pc, #76]	; (800925c <HAL_InitTick+0x68>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8009214:	fbb1 f3f3 	udiv	r3, r1, r3
 8009218:	fbb2 f3f3 	udiv	r3, r2, r3
 800921c:	4618      	mov	r0, r3
 800921e:	f002 f98e 	bl	800b53e <HAL_SYSTICK_Config>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10f      	bne.n	8009248 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2b0f      	cmp	r3, #15
 800922c:	d809      	bhi.n	8009242 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800922e:	2200      	movs	r2, #0
 8009230:	6879      	ldr	r1, [r7, #4]
 8009232:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009236:	f002 f94c 	bl	800b4d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800923a:	4a0a      	ldr	r2, [pc, #40]	; (8009264 <HAL_InitTick+0x70>)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6013      	str	r3, [r2, #0]
 8009240:	e007      	b.n	8009252 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8009242:	2301      	movs	r3, #1
 8009244:	73fb      	strb	r3, [r7, #15]
 8009246:	e004      	b.n	8009252 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	73fb      	strb	r3, [r7, #15]
 800924c:	e001      	b.n	8009252 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009252:	7bfb      	ldrb	r3, [r7, #15]
}
 8009254:	4618      	mov	r0, r3
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}
 800925c:	20000ebc 	.word	0x20000ebc
 8009260:	20000eb4 	.word	0x20000eb4
 8009264:	20000eb8 	.word	0x20000eb8

08009268 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009268:	b480      	push	{r7}
 800926a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800926c:	4b05      	ldr	r3, [pc, #20]	; (8009284 <HAL_IncTick+0x1c>)
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	4b05      	ldr	r3, [pc, #20]	; (8009288 <HAL_IncTick+0x20>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4413      	add	r3, r2
 8009276:	4a03      	ldr	r2, [pc, #12]	; (8009284 <HAL_IncTick+0x1c>)
 8009278:	6013      	str	r3, [r2, #0]
}
 800927a:	bf00      	nop
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr
 8009284:	20002c80 	.word	0x20002c80
 8009288:	20000ebc 	.word	0x20000ebc

0800928c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800928c:	b480      	push	{r7}
 800928e:	af00      	add	r7, sp, #0
  return uwTick;
 8009290:	4b03      	ldr	r3, [pc, #12]	; (80092a0 <HAL_GetTick+0x14>)
 8009292:	681b      	ldr	r3, [r3, #0]
}
 8009294:	4618      	mov	r0, r3
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr
 800929e:	bf00      	nop
 80092a0:	20002c80 	.word	0x20002c80

080092a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b084      	sub	sp, #16
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80092ac:	f7ff ffee 	bl	800928c <HAL_GetTick>
 80092b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092bc:	d004      	beq.n	80092c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80092be:	4b09      	ldr	r3, [pc, #36]	; (80092e4 <HAL_Delay+0x40>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	4413      	add	r3, r2
 80092c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80092c8:	bf00      	nop
 80092ca:	f7ff ffdf 	bl	800928c <HAL_GetTick>
 80092ce:	4602      	mov	r2, r0
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	1ad3      	subs	r3, r2, r3
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d8f7      	bhi.n	80092ca <HAL_Delay+0x26>
  {
  }
}
 80092da:	bf00      	nop
 80092dc:	3710      	adds	r7, #16
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	20000ebc 	.word	0x20000ebc

080092e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	431a      	orrs	r2, r3
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	609a      	str	r2, [r3, #8]
}
 8009302:	bf00      	nop
 8009304:	370c      	adds	r7, #12
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr

0800930e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800930e:	b480      	push	{r7}
 8009310:	b083      	sub	sp, #12
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
 8009316:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	431a      	orrs	r2, r3
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	609a      	str	r2, [r3, #8]
}
 8009328:	bf00      	nop
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8009344:	4618      	mov	r0, r3
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009350:	b490      	push	{r4, r7}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	607a      	str	r2, [r7, #4]
 800935c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	3360      	adds	r3, #96	; 0x60
 8009362:	461a      	mov	r2, r3
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	4413      	add	r3, r2
 800936a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800936c:	6822      	ldr	r2, [r4, #0]
 800936e:	4b08      	ldr	r3, [pc, #32]	; (8009390 <LL_ADC_SetOffset+0x40>)
 8009370:	4013      	ands	r3, r2
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8009378:	683a      	ldr	r2, [r7, #0]
 800937a:	430a      	orrs	r2, r1
 800937c:	4313      	orrs	r3, r2
 800937e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009382:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8009384:	bf00      	nop
 8009386:	3710      	adds	r7, #16
 8009388:	46bd      	mov	sp, r7
 800938a:	bc90      	pop	{r4, r7}
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	03fff000 	.word	0x03fff000

08009394 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009394:	b490      	push	{r4, r7}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	3360      	adds	r3, #96	; 0x60
 80093a2:	461a      	mov	r2, r3
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	4413      	add	r3, r2
 80093aa:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80093ac:	6823      	ldr	r3, [r4, #0]
 80093ae:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bc90      	pop	{r4, r7}
 80093ba:	4770      	bx	lr

080093bc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80093bc:	b490      	push	{r4, r7}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	3360      	adds	r3, #96	; 0x60
 80093cc:	461a      	mov	r2, r3
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4413      	add	r3, r2
 80093d4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80093d6:	6823      	ldr	r3, [r4, #0]
 80093d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4313      	orrs	r3, r2
 80093e0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80093e2:	bf00      	nop
 80093e4:	3710      	adds	r7, #16
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bc90      	pop	{r4, r7}
 80093ea:	4770      	bx	lr

080093ec <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80093ec:	b490      	push	{r4, r7}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	3360      	adds	r3, #96	; 0x60
 80093fc:	461a      	mov	r2, r3
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	4413      	add	r3, r2
 8009404:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8009406:	6823      	ldr	r3, [r4, #0]
 8009408:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4313      	orrs	r3, r2
 8009410:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8009412:	bf00      	nop
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bc90      	pop	{r4, r7}
 800941a:	4770      	bx	lr

0800941c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800941c:	b490      	push	{r4, r7}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	3360      	adds	r3, #96	; 0x60
 800942c:	461a      	mov	r2, r3
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	4413      	add	r3, r2
 8009434:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4313      	orrs	r3, r2
 8009440:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8009442:	bf00      	nop
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bc90      	pop	{r4, r7}
 800944a:	4770      	bx	lr

0800944c <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800944c:	b480      	push	{r7}
 800944e:	b083      	sub	sp, #12
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	695b      	ldr	r3, [r3, #20]
 800945a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	431a      	orrs	r2, r3
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	615a      	str	r2, [r3, #20]
}
 8009466:	bf00      	nop
 8009468:	370c      	adds	r7, #12
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr

08009472 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8009472:	b480      	push	{r7}
 8009474:	b083      	sub	sp, #12
 8009476:	af00      	add	r7, sp, #0
 8009478:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009482:	2b00      	cmp	r3, #0
 8009484:	d101      	bne.n	800948a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009486:	2301      	movs	r3, #1
 8009488:	e000      	b.n	800948c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009498:	b490      	push	{r4, r7}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	3330      	adds	r3, #48	; 0x30
 80094a8:	461a      	mov	r2, r3
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	0a1b      	lsrs	r3, r3, #8
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	f003 030c 	and.w	r3, r3, #12
 80094b4:	4413      	add	r3, r2
 80094b6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80094b8:	6822      	ldr	r2, [r4, #0]
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	f003 031f 	and.w	r3, r3, #31
 80094c0:	211f      	movs	r1, #31
 80094c2:	fa01 f303 	lsl.w	r3, r1, r3
 80094c6:	43db      	mvns	r3, r3
 80094c8:	401a      	ands	r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	0e9b      	lsrs	r3, r3, #26
 80094ce:	f003 011f 	and.w	r1, r3, #31
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	f003 031f 	and.w	r3, r3, #31
 80094d8:	fa01 f303 	lsl.w	r3, r1, r3
 80094dc:	4313      	orrs	r3, r2
 80094de:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80094e0:	bf00      	nop
 80094e2:	3710      	adds	r7, #16
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bc90      	pop	{r4, r7}
 80094e8:	4770      	bx	lr

080094ea <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80094ea:	b490      	push	{r4, r7}
 80094ec:	b084      	sub	sp, #16
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	60f8      	str	r0, [r7, #12]
 80094f2:	60b9      	str	r1, [r7, #8]
 80094f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	3314      	adds	r3, #20
 80094fa:	461a      	mov	r2, r3
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	0e5b      	lsrs	r3, r3, #25
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	f003 0304 	and.w	r3, r3, #4
 8009506:	4413      	add	r3, r2
 8009508:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800950a:	6822      	ldr	r2, [r4, #0]
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	0d1b      	lsrs	r3, r3, #20
 8009510:	f003 031f 	and.w	r3, r3, #31
 8009514:	2107      	movs	r1, #7
 8009516:	fa01 f303 	lsl.w	r3, r1, r3
 800951a:	43db      	mvns	r3, r3
 800951c:	401a      	ands	r2, r3
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	0d1b      	lsrs	r3, r3, #20
 8009522:	f003 031f 	and.w	r3, r3, #31
 8009526:	6879      	ldr	r1, [r7, #4]
 8009528:	fa01 f303 	lsl.w	r3, r1, r3
 800952c:	4313      	orrs	r3, r2
 800952e:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009530:	bf00      	nop
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bc90      	pop	{r4, r7}
 8009538:	4770      	bx	lr
	...

0800953c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800953c:	b480      	push	{r7}
 800953e:	b085      	sub	sp, #20
 8009540:	af00      	add	r7, sp, #0
 8009542:	60f8      	str	r0, [r7, #12]
 8009544:	60b9      	str	r1, [r7, #8]
 8009546:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009554:	43db      	mvns	r3, r3
 8009556:	401a      	ands	r2, r3
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f003 0318 	and.w	r3, r3, #24
 800955e:	4908      	ldr	r1, [pc, #32]	; (8009580 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009560:	40d9      	lsrs	r1, r3
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	400b      	ands	r3, r1
 8009566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800956a:	431a      	orrs	r2, r3
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8009572:	bf00      	nop
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	0007ffff 	.word	0x0007ffff

08009584 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	f003 031f 	and.w	r3, r3, #31
}
 8009594:	4618      	mov	r0, r3
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b083      	sub	sp, #12
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80095b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80095b4:	687a      	ldr	r2, [r7, #4]
 80095b6:	6093      	str	r3, [r2, #8]
}
 80095b8:	bf00      	nop
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80095d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80095d8:	d101      	bne.n	80095de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80095da:	2301      	movs	r3, #1
 80095dc:	e000      	b.n	80095e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80095de:	2300      	movs	r3, #0
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80095fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009600:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009624:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009628:	d101      	bne.n	800962e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800962a:	2301      	movs	r3, #1
 800962c:	e000      	b.n	8009630 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800964c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009650:	f043 0201 	orr.w	r2, r3, #1
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009658:	bf00      	nop
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009674:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009678:	f043 0202 	orr.w	r2, r3, #2
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009680:	bf00      	nop
 8009682:	370c      	adds	r7, #12
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	f003 0301 	and.w	r3, r3, #1
 800969c:	2b01      	cmp	r3, #1
 800969e:	d101      	bne.n	80096a4 <LL_ADC_IsEnabled+0x18>
 80096a0:	2301      	movs	r3, #1
 80096a2:	e000      	b.n	80096a6 <LL_ADC_IsEnabled+0x1a>
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr

080096b2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80096b2:	b480      	push	{r7}
 80096b4:	b083      	sub	sp, #12
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f003 0302 	and.w	r3, r3, #2
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d101      	bne.n	80096ca <LL_ADC_IsDisableOngoing+0x18>
 80096c6:	2301      	movs	r3, #1
 80096c8:	e000      	b.n	80096cc <LL_ADC_IsDisableOngoing+0x1a>
 80096ca:	2300      	movs	r3, #0
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	370c      	adds	r7, #12
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80096ec:	f043 0204 	orr.w	r2, r3, #4
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009710:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009714:	f043 0210 	orr.w	r2, r3, #16
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	f003 0304 	and.w	r3, r3, #4
 8009738:	2b04      	cmp	r3, #4
 800973a:	d101      	bne.n	8009740 <LL_ADC_REG_IsConversionOngoing+0x18>
 800973c:	2301      	movs	r3, #1
 800973e:	e000      	b.n	8009742 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009740:	2300      	movs	r3, #0
}
 8009742:	4618      	mov	r0, r3
 8009744:	370c      	adds	r7, #12
 8009746:	46bd      	mov	sp, r7
 8009748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974c:	4770      	bx	lr

0800974e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800974e:	b480      	push	{r7}
 8009750:	b083      	sub	sp, #12
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800975e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009762:	f043 0220 	orr.w	r2, r3, #32
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800976a:	bf00      	nop
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8009776:	b480      	push	{r7}
 8009778:	b083      	sub	sp, #12
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f003 0308 	and.w	r3, r3, #8
 8009786:	2b08      	cmp	r3, #8
 8009788:	d101      	bne.n	800978e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800978a:	2301      	movs	r3, #1
 800978c:	e000      	b.n	8009790 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800978e:	2300      	movs	r3, #0
}
 8009790:	4618      	mov	r0, r3
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr

0800979c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800979c:	b590      	push	{r4, r7, lr}
 800979e:	b089      	sub	sp, #36	; 0x24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80097a4:	2300      	movs	r3, #0
 80097a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80097a8:	2300      	movs	r3, #0
 80097aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d101      	bne.n	80097b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e1ad      	b.n	8009b12 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	695b      	ldr	r3, [r3, #20]
 80097ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d109      	bne.n	80097d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f7fd ffd1 	bl	800776c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	2200      	movs	r2, #0
 80097ce:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2200      	movs	r2, #0
 80097d4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4618      	mov	r0, r3
 80097de:	f7ff fef1 	bl	80095c4 <LL_ADC_IsDeepPowerDownEnabled>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d004      	beq.n	80097f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7ff fed7 	bl	80095a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7ff ff0c 	bl	8009614 <LL_ADC_IsInternalRegulatorEnabled>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d113      	bne.n	800982a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff fef0 	bl	80095ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800980c:	4b9e      	ldr	r3, [pc, #632]	; (8009a88 <HAL_ADC_Init+0x2ec>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	099b      	lsrs	r3, r3, #6
 8009812:	4a9e      	ldr	r2, [pc, #632]	; (8009a8c <HAL_ADC_Init+0x2f0>)
 8009814:	fba2 2303 	umull	r2, r3, r2, r3
 8009818:	099b      	lsrs	r3, r3, #6
 800981a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800981c:	e002      	b.n	8009824 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	3b01      	subs	r3, #1
 8009822:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1f9      	bne.n	800981e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4618      	mov	r0, r3
 8009830:	f7ff fef0 	bl	8009614 <LL_ADC_IsInternalRegulatorEnabled>
 8009834:	4603      	mov	r3, r0
 8009836:	2b00      	cmp	r3, #0
 8009838:	d10d      	bne.n	8009856 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800983e:	f043 0210 	orr.w	r2, r3, #16
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800984a:	f043 0201 	orr.w	r2, r3, #1
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4618      	mov	r0, r3
 800985c:	f7ff ff64 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 8009860:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009866:	f003 0310 	and.w	r3, r3, #16
 800986a:	2b00      	cmp	r3, #0
 800986c:	f040 8148 	bne.w	8009b00 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	2b00      	cmp	r3, #0
 8009874:	f040 8144 	bne.w	8009b00 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800987c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8009880:	f043 0202 	orr.w	r2, r3, #2
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4618      	mov	r0, r3
 800988e:	f7ff fefd 	bl	800968c <LL_ADC_IsEnabled>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d141      	bne.n	800991c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098a0:	d004      	beq.n	80098ac <HAL_ADC_Init+0x110>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a7a      	ldr	r2, [pc, #488]	; (8009a90 <HAL_ADC_Init+0x2f4>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d10f      	bne.n	80098cc <HAL_ADC_Init+0x130>
 80098ac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80098b0:	f7ff feec 	bl	800968c <LL_ADC_IsEnabled>
 80098b4:	4604      	mov	r4, r0
 80098b6:	4876      	ldr	r0, [pc, #472]	; (8009a90 <HAL_ADC_Init+0x2f4>)
 80098b8:	f7ff fee8 	bl	800968c <LL_ADC_IsEnabled>
 80098bc:	4603      	mov	r3, r0
 80098be:	4323      	orrs	r3, r4
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	bf0c      	ite	eq
 80098c4:	2301      	moveq	r3, #1
 80098c6:	2300      	movne	r3, #0
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	e012      	b.n	80098f2 <HAL_ADC_Init+0x156>
 80098cc:	4871      	ldr	r0, [pc, #452]	; (8009a94 <HAL_ADC_Init+0x2f8>)
 80098ce:	f7ff fedd 	bl	800968c <LL_ADC_IsEnabled>
 80098d2:	4604      	mov	r4, r0
 80098d4:	4870      	ldr	r0, [pc, #448]	; (8009a98 <HAL_ADC_Init+0x2fc>)
 80098d6:	f7ff fed9 	bl	800968c <LL_ADC_IsEnabled>
 80098da:	4603      	mov	r3, r0
 80098dc:	431c      	orrs	r4, r3
 80098de:	486f      	ldr	r0, [pc, #444]	; (8009a9c <HAL_ADC_Init+0x300>)
 80098e0:	f7ff fed4 	bl	800968c <LL_ADC_IsEnabled>
 80098e4:	4603      	mov	r3, r0
 80098e6:	4323      	orrs	r3, r4
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	bf0c      	ite	eq
 80098ec:	2301      	moveq	r3, #1
 80098ee:	2300      	movne	r3, #0
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d012      	beq.n	800991c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098fe:	d004      	beq.n	800990a <HAL_ADC_Init+0x16e>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a62      	ldr	r2, [pc, #392]	; (8009a90 <HAL_ADC_Init+0x2f4>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d101      	bne.n	800990e <HAL_ADC_Init+0x172>
 800990a:	4a65      	ldr	r2, [pc, #404]	; (8009aa0 <HAL_ADC_Init+0x304>)
 800990c:	e000      	b.n	8009910 <HAL_ADC_Init+0x174>
 800990e:	4a65      	ldr	r2, [pc, #404]	; (8009aa4 <HAL_ADC_Init+0x308>)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	4619      	mov	r1, r3
 8009916:	4610      	mov	r0, r2
 8009918:	f7ff fce6 	bl	80092e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	7f5b      	ldrb	r3, [r3, #29]
 8009920:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009926:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800992c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8009932:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800993a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800993c:	4313      	orrs	r3, r2
 800993e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009946:	2b01      	cmp	r3, #1
 8009948:	d106      	bne.n	8009958 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800994e:	3b01      	subs	r3, #1
 8009950:	045b      	lsls	r3, r3, #17
 8009952:	69ba      	ldr	r2, [r7, #24]
 8009954:	4313      	orrs	r3, r2
 8009956:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800995c:	2b00      	cmp	r3, #0
 800995e:	d009      	beq.n	8009974 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009964:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800996c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800996e:	69ba      	ldr	r2, [r7, #24]
 8009970:	4313      	orrs	r3, r2
 8009972:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	68da      	ldr	r2, [r3, #12]
 800997a:	4b4b      	ldr	r3, [pc, #300]	; (8009aa8 <HAL_ADC_Init+0x30c>)
 800997c:	4013      	ands	r3, r2
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	6812      	ldr	r2, [r2, #0]
 8009982:	69b9      	ldr	r1, [r7, #24]
 8009984:	430b      	orrs	r3, r1
 8009986:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	430a      	orrs	r2, r1
 800999c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4618      	mov	r0, r3
 80099a4:	f7ff fec0 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 80099a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7ff fee1 	bl	8009776 <LL_ADC_INJ_IsConversionOngoing>
 80099b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80099b6:	693b      	ldr	r3, [r7, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d17f      	bne.n	8009abc <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d17c      	bne.n	8009abc <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80099c6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80099ce:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80099d0:	4313      	orrs	r3, r2
 80099d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099de:	f023 0302 	bic.w	r3, r3, #2
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	6812      	ldr	r2, [r2, #0]
 80099e6:	69b9      	ldr	r1, [r7, #24]
 80099e8:	430b      	orrs	r3, r1
 80099ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	691b      	ldr	r3, [r3, #16]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d017      	beq.n	8009a24 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	691a      	ldr	r2, [r3, #16]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009a02:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009a0c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009a10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	6911      	ldr	r1, [r2, #16]
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	6812      	ldr	r2, [r2, #0]
 8009a1c:	430b      	orrs	r3, r1
 8009a1e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8009a22:	e013      	b.n	8009a4c <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	691a      	ldr	r2, [r3, #16]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009a32:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6812      	ldr	r2, [r2, #0]
 8009a40:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009a44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009a48:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d12a      	bne.n	8009aac <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009a60:	f023 0304 	bic.w	r3, r3, #4
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009a6c:	4311      	orrs	r1, r2
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009a72:	4311      	orrs	r1, r2
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009a78:	430a      	orrs	r2, r1
 8009a7a:	431a      	orrs	r2, r3
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f042 0201 	orr.w	r2, r2, #1
 8009a84:	611a      	str	r2, [r3, #16]
 8009a86:	e019      	b.n	8009abc <HAL_ADC_Init+0x320>
 8009a88:	20000eb4 	.word	0x20000eb4
 8009a8c:	053e2d63 	.word	0x053e2d63
 8009a90:	50000100 	.word	0x50000100
 8009a94:	50000400 	.word	0x50000400
 8009a98:	50000500 	.word	0x50000500
 8009a9c:	50000600 	.word	0x50000600
 8009aa0:	50000300 	.word	0x50000300
 8009aa4:	50000700 	.word	0x50000700
 8009aa8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	691a      	ldr	r2, [r3, #16]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f022 0201 	bic.w	r2, r2, #1
 8009aba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	695b      	ldr	r3, [r3, #20]
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d10c      	bne.n	8009ade <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aca:	f023 010f 	bic.w	r1, r3, #15
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a1b      	ldr	r3, [r3, #32]
 8009ad2:	1e5a      	subs	r2, r3, #1
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	631a      	str	r2, [r3, #48]	; 0x30
 8009adc:	e007      	b.n	8009aee <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f022 020f 	bic.w	r2, r2, #15
 8009aec:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009af2:	f023 0303 	bic.w	r3, r3, #3
 8009af6:	f043 0201 	orr.w	r2, r3, #1
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	65da      	str	r2, [r3, #92]	; 0x5c
 8009afe:	e007      	b.n	8009b10 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b04:	f043 0210 	orr.w	r2, r3, #16
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009b10:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3724      	adds	r7, #36	; 0x24
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd90      	pop	{r4, r7, pc}
 8009b1a:	bf00      	nop

08009b1c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b086      	sub	sp, #24
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009b30:	d004      	beq.n	8009b3c <HAL_ADC_Start_DMA+0x20>
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4a58      	ldr	r2, [pc, #352]	; (8009c98 <HAL_ADC_Start_DMA+0x17c>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d101      	bne.n	8009b40 <HAL_ADC_Start_DMA+0x24>
 8009b3c:	4b57      	ldr	r3, [pc, #348]	; (8009c9c <HAL_ADC_Start_DMA+0x180>)
 8009b3e:	e000      	b.n	8009b42 <HAL_ADC_Start_DMA+0x26>
 8009b40:	4b57      	ldr	r3, [pc, #348]	; (8009ca0 <HAL_ADC_Start_DMA+0x184>)
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7ff fd1e 	bl	8009584 <LL_ADC_GetMultimode>
 8009b48:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7ff fdea 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f040 8096 	bne.w	8009c88 <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d101      	bne.n	8009b6a <HAL_ADC_Start_DMA+0x4e>
 8009b66:	2302      	movs	r3, #2
 8009b68:	e091      	b.n	8009c8e <HAL_ADC_Start_DMA+0x172>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d005      	beq.n	8009b84 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	2b05      	cmp	r3, #5
 8009b7c:	d002      	beq.n	8009b84 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	2b09      	cmp	r3, #9
 8009b82:	d17a      	bne.n	8009c7a <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8009b84:	68f8      	ldr	r0, [r7, #12]
 8009b86:	f000 fd71 	bl	800a66c <ADC_Enable>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8009b8e:	7dfb      	ldrb	r3, [r7, #23]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d16d      	bne.n	8009c70 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b98:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009b9c:	f023 0301 	bic.w	r3, r3, #1
 8009ba0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a3a      	ldr	r2, [pc, #232]	; (8009c98 <HAL_ADC_Start_DMA+0x17c>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d009      	beq.n	8009bc6 <HAL_ADC_Start_DMA+0xaa>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a3b      	ldr	r2, [pc, #236]	; (8009ca4 <HAL_ADC_Start_DMA+0x188>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d002      	beq.n	8009bc2 <HAL_ADC_Start_DMA+0xa6>
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	e003      	b.n	8009bca <HAL_ADC_Start_DMA+0xae>
 8009bc2:	4b39      	ldr	r3, [pc, #228]	; (8009ca8 <HAL_ADC_Start_DMA+0x18c>)
 8009bc4:	e001      	b.n	8009bca <HAL_ADC_Start_DMA+0xae>
 8009bc6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8009bca:	68fa      	ldr	r2, [r7, #12]
 8009bcc:	6812      	ldr	r2, [r2, #0]
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d002      	beq.n	8009bd8 <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d105      	bne.n	8009be4 <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009bdc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009be8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d006      	beq.n	8009bfe <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bf4:	f023 0206 	bic.w	r2, r3, #6
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	661a      	str	r2, [r3, #96]	; 0x60
 8009bfc:	e002      	b.n	8009c04 <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2200      	movs	r2, #0
 8009c02:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c08:	4a28      	ldr	r2, [pc, #160]	; (8009cac <HAL_ADC_Start_DMA+0x190>)
 8009c0a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c10:	4a27      	ldr	r2, [pc, #156]	; (8009cb0 <HAL_ADC_Start_DMA+0x194>)
 8009c12:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c18:	4a26      	ldr	r2, [pc, #152]	; (8009cb4 <HAL_ADC_Start_DMA+0x198>)
 8009c1a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	221c      	movs	r2, #28
 8009c22:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2200      	movs	r2, #0
 8009c28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	685a      	ldr	r2, [r3, #4]
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f042 0210 	orr.w	r2, r2, #16
 8009c3a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	68da      	ldr	r2, [r3, #12]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f042 0201 	orr.w	r2, r2, #1
 8009c4a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	3340      	adds	r3, #64	; 0x40
 8009c56:	4619      	mov	r1, r3
 8009c58:	68ba      	ldr	r2, [r7, #8]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f002 f942 	bl	800bee4 <HAL_DMA_Start_IT>
 8009c60:	4603      	mov	r3, r0
 8009c62:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7ff fd35 	bl	80096d8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8009c6e:	e00d      	b.n	8009c8c <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	2200      	movs	r2, #0
 8009c74:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8009c78:	e008      	b.n	8009c8c <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2200      	movs	r2, #0
 8009c82:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8009c86:	e001      	b.n	8009c8c <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009c88:	2302      	movs	r3, #2
 8009c8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8009c8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3718      	adds	r7, #24
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	50000100 	.word	0x50000100
 8009c9c:	50000300 	.word	0x50000300
 8009ca0:	50000700 	.word	0x50000700
 8009ca4:	50000500 	.word	0x50000500
 8009ca8:	50000400 	.word	0x50000400
 8009cac:	0800a7d1 	.word	0x0800a7d1
 8009cb0:	0800a8a9 	.word	0x0800a8a9
 8009cb4:	0800a8c5 	.word	0x0800a8c5

08009cb8 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d101      	bne.n	8009cce <HAL_ADC_Stop_DMA+0x16>
 8009cca:	2302      	movs	r3, #2
 8009ccc:	e051      	b.n	8009d72 <HAL_ADC_Stop_DMA+0xba>
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2201      	movs	r2, #1
 8009cd2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8009cd6:	2103      	movs	r1, #3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 fc13 	bl	800a504 <ADC_ConversionStop>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009ce2:	7bfb      	ldrb	r3, [r7, #15]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d13f      	bne.n	8009d68 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68da      	ldr	r2, [r3, #12]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f022 0201 	bic.w	r2, r2, #1
 8009cf6:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cfc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	2b02      	cmp	r3, #2
 8009d04:	d10f      	bne.n	8009d26 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f002 f965 	bl	800bfda <HAL_DMA_Abort>
 8009d10:	4603      	mov	r3, r0
 8009d12:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8009d14:	7bfb      	ldrb	r3, [r7, #15]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d005      	beq.n	8009d26 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	685a      	ldr	r2, [r3, #4]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f022 0210 	bic.w	r2, r2, #16
 8009d34:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8009d36:	7bfb      	ldrb	r3, [r7, #15]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d105      	bne.n	8009d48 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f000 fcef 	bl	800a720 <ADC_Disable>
 8009d42:	4603      	mov	r3, r0
 8009d44:	73fb      	strb	r3, [r7, #15]
 8009d46:	e002      	b.n	8009d4e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fce9 	bl	800a720 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009d4e:	7bfb      	ldrb	r3, [r7, #15]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d109      	bne.n	8009d68 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d58:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009d5c:	f023 0301 	bic.w	r3, r3, #1
 8009d60:	f043 0201 	orr.w	r2, r3, #1
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3710      	adds	r7, #16
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8009d7a:	b480      	push	{r7}
 8009d7c:	b083      	sub	sp, #12
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8009d82:	bf00      	nop
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr

08009d8e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009d8e:	b480      	push	{r7}
 8009d90:	b083      	sub	sp, #12
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009d96:	bf00      	nop
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
	...

08009da4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b0a6      	sub	sp, #152	; 0x98
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8009db4:	2300      	movs	r3, #0
 8009db6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d101      	bne.n	8009dc6 <HAL_ADC_ConfigChannel+0x22>
 8009dc2:	2302      	movs	r3, #2
 8009dc4:	e38e      	b.n	800a4e4 <HAL_ADC_ConfigChannel+0x740>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7ff fca8 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f040 836f 	bne.w	800a4be <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6818      	ldr	r0, [r3, #0]
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	6859      	ldr	r1, [r3, #4]
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	461a      	mov	r2, r3
 8009dee:	f7ff fb53 	bl	8009498 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4618      	mov	r0, r3
 8009df8:	f7ff fc96 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 8009dfc:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7ff fcb6 	bl	8009776 <LL_ADC_INJ_IsConversionOngoing>
 8009e0a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009e0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f040 817b 	bne.w	800a10e <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009e18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f040 8176 	bne.w	800a10e <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	689b      	ldr	r3, [r3, #8]
 8009e26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e2a:	d10f      	bne.n	8009e4c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6818      	ldr	r0, [r3, #0]
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2200      	movs	r2, #0
 8009e36:	4619      	mov	r1, r3
 8009e38:	f7ff fb57 	bl	80094ea <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009e44:	4618      	mov	r0, r3
 8009e46:	f7ff fb01 	bl	800944c <LL_ADC_SetSamplingTimeCommonConfig>
 8009e4a:	e00e      	b.n	8009e6a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6818      	ldr	r0, [r3, #0]
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	6819      	ldr	r1, [r3, #0]
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	689b      	ldr	r3, [r3, #8]
 8009e58:	461a      	mov	r2, r3
 8009e5a:	f7ff fb46 	bl	80094ea <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2100      	movs	r1, #0
 8009e64:	4618      	mov	r0, r3
 8009e66:	f7ff faf1 	bl	800944c <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	695a      	ldr	r2, [r3, #20]
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	08db      	lsrs	r3, r3, #3
 8009e76:	f003 0303 	and.w	r3, r3, #3
 8009e7a:	005b      	lsls	r3, r3, #1
 8009e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	2b04      	cmp	r3, #4
 8009e8a:	d022      	beq.n	8009ed2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6818      	ldr	r0, [r3, #0]
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	6919      	ldr	r1, [r3, #16]
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e9c:	f7ff fa58 	bl	8009350 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6818      	ldr	r0, [r3, #0]
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	6919      	ldr	r1, [r3, #16]
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	699b      	ldr	r3, [r3, #24]
 8009eac:	461a      	mov	r2, r3
 8009eae:	f7ff fa9d 	bl	80093ec <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6818      	ldr	r0, [r3, #0]
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	6919      	ldr	r1, [r3, #16]
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	7f1b      	ldrb	r3, [r3, #28]
 8009ebe:	2b01      	cmp	r3, #1
 8009ec0:	d102      	bne.n	8009ec8 <HAL_ADC_ConfigChannel+0x124>
 8009ec2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009ec6:	e000      	b.n	8009eca <HAL_ADC_ConfigChannel+0x126>
 8009ec8:	2300      	movs	r3, #0
 8009eca:	461a      	mov	r2, r3
 8009ecc:	f7ff faa6 	bl	800941c <LL_ADC_SetOffsetSaturation>
 8009ed0:	e11d      	b.n	800a10e <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f7ff fa5b 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10a      	bne.n	8009efe <HAL_ADC_ConfigChannel+0x15a>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	2100      	movs	r1, #0
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f7ff fa50 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	0e9b      	lsrs	r3, r3, #26
 8009ef8:	f003 021f 	and.w	r2, r3, #31
 8009efc:	e012      	b.n	8009f24 <HAL_ADC_ConfigChannel+0x180>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2100      	movs	r1, #0
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7ff fa45 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f10:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f14:	fa93 f3a3 	rbit	r3, r3
 8009f18:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009f1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f1c:	fab3 f383 	clz	r3, r3
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	461a      	mov	r2, r3
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d105      	bne.n	8009f3c <HAL_ADC_ConfigChannel+0x198>
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	0e9b      	lsrs	r3, r3, #26
 8009f36:	f003 031f 	and.w	r3, r3, #31
 8009f3a:	e00a      	b.n	8009f52 <HAL_ADC_ConfigChannel+0x1ae>
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f44:	fa93 f3a3 	rbit	r3, r3
 8009f48:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8009f4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f4c:	fab3 f383 	clz	r3, r3
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d106      	bne.n	8009f64 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7ff fa2c 	bl	80093bc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	2101      	movs	r1, #1
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f7ff fa12 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009f70:	4603      	mov	r3, r0
 8009f72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d10a      	bne.n	8009f90 <HAL_ADC_ConfigChannel+0x1ec>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2101      	movs	r1, #1
 8009f80:	4618      	mov	r0, r3
 8009f82:	f7ff fa07 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009f86:	4603      	mov	r3, r0
 8009f88:	0e9b      	lsrs	r3, r3, #26
 8009f8a:	f003 021f 	and.w	r2, r3, #31
 8009f8e:	e010      	b.n	8009fb2 <HAL_ADC_ConfigChannel+0x20e>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2101      	movs	r1, #1
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7ff f9fc 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009fa2:	fa93 f3a3 	rbit	r3, r3
 8009fa6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8009fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009faa:	fab3 f383 	clz	r3, r3
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d105      	bne.n	8009fca <HAL_ADC_ConfigChannel+0x226>
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	0e9b      	lsrs	r3, r3, #26
 8009fc4:	f003 031f 	and.w	r3, r3, #31
 8009fc8:	e00a      	b.n	8009fe0 <HAL_ADC_ConfigChannel+0x23c>
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009fd2:	fa93 f3a3 	rbit	r3, r3
 8009fd6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8009fd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009fda:	fab3 f383 	clz	r3, r3
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d106      	bne.n	8009ff2 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	2101      	movs	r1, #1
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7ff f9e5 	bl	80093bc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2102      	movs	r1, #2
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7ff f9cb 	bl	8009394 <LL_ADC_GetOffsetChannel>
 8009ffe:	4603      	mov	r3, r0
 800a000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a004:	2b00      	cmp	r3, #0
 800a006:	d10a      	bne.n	800a01e <HAL_ADC_ConfigChannel+0x27a>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2102      	movs	r1, #2
 800a00e:	4618      	mov	r0, r3
 800a010:	f7ff f9c0 	bl	8009394 <LL_ADC_GetOffsetChannel>
 800a014:	4603      	mov	r3, r0
 800a016:	0e9b      	lsrs	r3, r3, #26
 800a018:	f003 021f 	and.w	r2, r3, #31
 800a01c:	e010      	b.n	800a040 <HAL_ADC_ConfigChannel+0x29c>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2102      	movs	r1, #2
 800a024:	4618      	mov	r0, r3
 800a026:	f7ff f9b5 	bl	8009394 <LL_ADC_GetOffsetChannel>
 800a02a:	4603      	mov	r3, r0
 800a02c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a02e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a030:	fa93 f3a3 	rbit	r3, r3
 800a034:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800a036:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a038:	fab3 f383 	clz	r3, r3
 800a03c:	b2db      	uxtb	r3, r3
 800a03e:	461a      	mov	r2, r3
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d105      	bne.n	800a058 <HAL_ADC_ConfigChannel+0x2b4>
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	0e9b      	lsrs	r3, r3, #26
 800a052:	f003 031f 	and.w	r3, r3, #31
 800a056:	e00a      	b.n	800a06e <HAL_ADC_ConfigChannel+0x2ca>
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a05e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a060:	fa93 f3a3 	rbit	r3, r3
 800a064:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800a066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a068:	fab3 f383 	clz	r3, r3
 800a06c:	b2db      	uxtb	r3, r3
 800a06e:	429a      	cmp	r2, r3
 800a070:	d106      	bne.n	800a080 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2200      	movs	r2, #0
 800a078:	2102      	movs	r1, #2
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7ff f99e 	bl	80093bc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2103      	movs	r1, #3
 800a086:	4618      	mov	r0, r3
 800a088:	f7ff f984 	bl	8009394 <LL_ADC_GetOffsetChannel>
 800a08c:	4603      	mov	r3, r0
 800a08e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a092:	2b00      	cmp	r3, #0
 800a094:	d10a      	bne.n	800a0ac <HAL_ADC_ConfigChannel+0x308>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2103      	movs	r1, #3
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7ff f979 	bl	8009394 <LL_ADC_GetOffsetChannel>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	0e9b      	lsrs	r3, r3, #26
 800a0a6:	f003 021f 	and.w	r2, r3, #31
 800a0aa:	e010      	b.n	800a0ce <HAL_ADC_ConfigChannel+0x32a>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2103      	movs	r1, #3
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7ff f96e 	bl	8009394 <LL_ADC_GetOffsetChannel>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a0be:	fa93 f3a3 	rbit	r3, r3
 800a0c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800a0c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0c6:	fab3 f383 	clz	r3, r3
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d105      	bne.n	800a0e6 <HAL_ADC_ConfigChannel+0x342>
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	0e9b      	lsrs	r3, r3, #26
 800a0e0:	f003 031f 	and.w	r3, r3, #31
 800a0e4:	e00a      	b.n	800a0fc <HAL_ADC_ConfigChannel+0x358>
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0ee:	fa93 f3a3 	rbit	r3, r3
 800a0f2:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800a0f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0f6:	fab3 f383 	clz	r3, r3
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d106      	bne.n	800a10e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2200      	movs	r2, #0
 800a106:	2103      	movs	r1, #3
 800a108:	4618      	mov	r0, r3
 800a10a:	f7ff f957 	bl	80093bc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4618      	mov	r0, r3
 800a114:	f7ff faba 	bl	800968c <LL_ADC_IsEnabled>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	f040 810c 	bne.w	800a338 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	6818      	ldr	r0, [r3, #0]
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	6819      	ldr	r1, [r3, #0]
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	461a      	mov	r2, r3
 800a12e:	f7ff fa05 	bl	800953c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	4aaf      	ldr	r2, [pc, #700]	; (800a3f4 <HAL_ADC_ConfigChannel+0x650>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	f040 80fd 	bne.w	800a338 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d10b      	bne.n	800a166 <HAL_ADC_ConfigChannel+0x3c2>
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	0e9b      	lsrs	r3, r3, #26
 800a154:	3301      	adds	r3, #1
 800a156:	f003 031f 	and.w	r3, r3, #31
 800a15a:	2b09      	cmp	r3, #9
 800a15c:	bf94      	ite	ls
 800a15e:	2301      	movls	r3, #1
 800a160:	2300      	movhi	r3, #0
 800a162:	b2db      	uxtb	r3, r3
 800a164:	e012      	b.n	800a18c <HAL_ADC_ConfigChannel+0x3e8>
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a16c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a16e:	fa93 f3a3 	rbit	r3, r3
 800a172:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800a174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a176:	fab3 f383 	clz	r3, r3
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	3301      	adds	r3, #1
 800a17e:	f003 031f 	and.w	r3, r3, #31
 800a182:	2b09      	cmp	r3, #9
 800a184:	bf94      	ite	ls
 800a186:	2301      	movls	r3, #1
 800a188:	2300      	movhi	r3, #0
 800a18a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d064      	beq.n	800a25a <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d107      	bne.n	800a1ac <HAL_ADC_ConfigChannel+0x408>
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	0e9b      	lsrs	r3, r3, #26
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	069b      	lsls	r3, r3, #26
 800a1a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800a1aa:	e00e      	b.n	800a1ca <HAL_ADC_ConfigChannel+0x426>
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b4:	fa93 f3a3 	rbit	r3, r3
 800a1b8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800a1ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1bc:	fab3 f383 	clz	r3, r3
 800a1c0:	b2db      	uxtb	r3, r3
 800a1c2:	3301      	adds	r3, #1
 800a1c4:	069b      	lsls	r3, r3, #26
 800a1c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d109      	bne.n	800a1ea <HAL_ADC_ConfigChannel+0x446>
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	0e9b      	lsrs	r3, r3, #26
 800a1dc:	3301      	adds	r3, #1
 800a1de:	f003 031f 	and.w	r3, r3, #31
 800a1e2:	2101      	movs	r1, #1
 800a1e4:	fa01 f303 	lsl.w	r3, r1, r3
 800a1e8:	e010      	b.n	800a20c <HAL_ADC_ConfigChannel+0x468>
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1f2:	fa93 f3a3 	rbit	r3, r3
 800a1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800a1f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1fa:	fab3 f383 	clz	r3, r3
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	3301      	adds	r3, #1
 800a202:	f003 031f 	and.w	r3, r3, #31
 800a206:	2101      	movs	r1, #1
 800a208:	fa01 f303 	lsl.w	r3, r1, r3
 800a20c:	ea42 0103 	orr.w	r1, r2, r3
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d10a      	bne.n	800a232 <HAL_ADC_ConfigChannel+0x48e>
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	0e9b      	lsrs	r3, r3, #26
 800a222:	3301      	adds	r3, #1
 800a224:	f003 021f 	and.w	r2, r3, #31
 800a228:	4613      	mov	r3, r2
 800a22a:	005b      	lsls	r3, r3, #1
 800a22c:	4413      	add	r3, r2
 800a22e:	051b      	lsls	r3, r3, #20
 800a230:	e011      	b.n	800a256 <HAL_ADC_ConfigChannel+0x4b2>
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a23a:	fa93 f3a3 	rbit	r3, r3
 800a23e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800a240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a242:	fab3 f383 	clz	r3, r3
 800a246:	b2db      	uxtb	r3, r3
 800a248:	3301      	adds	r3, #1
 800a24a:	f003 021f 	and.w	r2, r3, #31
 800a24e:	4613      	mov	r3, r2
 800a250:	005b      	lsls	r3, r3, #1
 800a252:	4413      	add	r3, r2
 800a254:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a256:	430b      	orrs	r3, r1
 800a258:	e069      	b.n	800a32e <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a262:	2b00      	cmp	r3, #0
 800a264:	d107      	bne.n	800a276 <HAL_ADC_ConfigChannel+0x4d2>
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	0e9b      	lsrs	r3, r3, #26
 800a26c:	3301      	adds	r3, #1
 800a26e:	069b      	lsls	r3, r3, #26
 800a270:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800a274:	e00e      	b.n	800a294 <HAL_ADC_ConfigChannel+0x4f0>
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a27c:	6a3b      	ldr	r3, [r7, #32]
 800a27e:	fa93 f3a3 	rbit	r3, r3
 800a282:	61fb      	str	r3, [r7, #28]
  return result;
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	fab3 f383 	clz	r3, r3
 800a28a:	b2db      	uxtb	r3, r3
 800a28c:	3301      	adds	r3, #1
 800a28e:	069b      	lsls	r3, r3, #26
 800a290:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d109      	bne.n	800a2b4 <HAL_ADC_ConfigChannel+0x510>
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	0e9b      	lsrs	r3, r3, #26
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	f003 031f 	and.w	r3, r3, #31
 800a2ac:	2101      	movs	r1, #1
 800a2ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a2b2:	e010      	b.n	800a2d6 <HAL_ADC_ConfigChannel+0x532>
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	fa93 f3a3 	rbit	r3, r3
 800a2c0:	617b      	str	r3, [r7, #20]
  return result;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	fab3 f383 	clz	r3, r3
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	f003 031f 	and.w	r3, r3, #31
 800a2d0:	2101      	movs	r1, #1
 800a2d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2d6:	ea42 0103 	orr.w	r1, r2, r3
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d10d      	bne.n	800a302 <HAL_ADC_ConfigChannel+0x55e>
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	0e9b      	lsrs	r3, r3, #26
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	f003 021f 	and.w	r2, r3, #31
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	005b      	lsls	r3, r3, #1
 800a2f6:	4413      	add	r3, r2
 800a2f8:	3b1e      	subs	r3, #30
 800a2fa:	051b      	lsls	r3, r3, #20
 800a2fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a300:	e014      	b.n	800a32c <HAL_ADC_ConfigChannel+0x588>
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	fa93 f3a3 	rbit	r3, r3
 800a30e:	60fb      	str	r3, [r7, #12]
  return result;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	fab3 f383 	clz	r3, r3
 800a316:	b2db      	uxtb	r3, r3
 800a318:	3301      	adds	r3, #1
 800a31a:	f003 021f 	and.w	r2, r3, #31
 800a31e:	4613      	mov	r3, r2
 800a320:	005b      	lsls	r3, r3, #1
 800a322:	4413      	add	r3, r2
 800a324:	3b1e      	subs	r3, #30
 800a326:	051b      	lsls	r3, r3, #20
 800a328:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a32c:	430b      	orrs	r3, r1
 800a32e:	683a      	ldr	r2, [r7, #0]
 800a330:	6892      	ldr	r2, [r2, #8]
 800a332:	4619      	mov	r1, r3
 800a334:	f7ff f8d9 	bl	80094ea <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	4b2e      	ldr	r3, [pc, #184]	; (800a3f8 <HAL_ADC_ConfigChannel+0x654>)
 800a33e:	4013      	ands	r3, r2
 800a340:	2b00      	cmp	r3, #0
 800a342:	f000 80c9 	beq.w	800a4d8 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a34e:	d004      	beq.n	800a35a <HAL_ADC_ConfigChannel+0x5b6>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4a29      	ldr	r2, [pc, #164]	; (800a3fc <HAL_ADC_ConfigChannel+0x658>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d101      	bne.n	800a35e <HAL_ADC_ConfigChannel+0x5ba>
 800a35a:	4b29      	ldr	r3, [pc, #164]	; (800a400 <HAL_ADC_ConfigChannel+0x65c>)
 800a35c:	e000      	b.n	800a360 <HAL_ADC_ConfigChannel+0x5bc>
 800a35e:	4b29      	ldr	r3, [pc, #164]	; (800a404 <HAL_ADC_ConfigChannel+0x660>)
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe ffe7 	bl	8009334 <LL_ADC_GetCommonPathInternalCh>
 800a366:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a26      	ldr	r2, [pc, #152]	; (800a408 <HAL_ADC_ConfigChannel+0x664>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d004      	beq.n	800a37e <HAL_ADC_ConfigChannel+0x5da>
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a24      	ldr	r2, [pc, #144]	; (800a40c <HAL_ADC_ConfigChannel+0x668>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d14e      	bne.n	800a41c <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a37e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a382:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a386:	2b00      	cmp	r3, #0
 800a388:	d148      	bne.n	800a41c <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a392:	d005      	beq.n	800a3a0 <HAL_ADC_ConfigChannel+0x5fc>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a1d      	ldr	r2, [pc, #116]	; (800a410 <HAL_ADC_ConfigChannel+0x66c>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	f040 8099 	bne.w	800a4d2 <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a3a8:	d004      	beq.n	800a3b4 <HAL_ADC_ConfigChannel+0x610>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a13      	ldr	r2, [pc, #76]	; (800a3fc <HAL_ADC_ConfigChannel+0x658>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d101      	bne.n	800a3b8 <HAL_ADC_ConfigChannel+0x614>
 800a3b4:	4a12      	ldr	r2, [pc, #72]	; (800a400 <HAL_ADC_ConfigChannel+0x65c>)
 800a3b6:	e000      	b.n	800a3ba <HAL_ADC_ConfigChannel+0x616>
 800a3b8:	4a12      	ldr	r2, [pc, #72]	; (800a404 <HAL_ADC_ConfigChannel+0x660>)
 800a3ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	f7fe ffa2 	bl	800930e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800a3ca:	4b12      	ldr	r3, [pc, #72]	; (800a414 <HAL_ADC_ConfigChannel+0x670>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	099b      	lsrs	r3, r3, #6
 800a3d0:	4a11      	ldr	r2, [pc, #68]	; (800a418 <HAL_ADC_ConfigChannel+0x674>)
 800a3d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d6:	099a      	lsrs	r2, r3, #6
 800a3d8:	4613      	mov	r3, r2
 800a3da:	005b      	lsls	r3, r3, #1
 800a3dc:	4413      	add	r3, r2
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a3e2:	e002      	b.n	800a3ea <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	3b01      	subs	r3, #1
 800a3e8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d1f9      	bne.n	800a3e4 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a3f0:	e06f      	b.n	800a4d2 <HAL_ADC_ConfigChannel+0x72e>
 800a3f2:	bf00      	nop
 800a3f4:	407f0000 	.word	0x407f0000
 800a3f8:	80080000 	.word	0x80080000
 800a3fc:	50000100 	.word	0x50000100
 800a400:	50000300 	.word	0x50000300
 800a404:	50000700 	.word	0x50000700
 800a408:	c3210000 	.word	0xc3210000
 800a40c:	90c00010 	.word	0x90c00010
 800a410:	50000600 	.word	0x50000600
 800a414:	20000eb4 	.word	0x20000eb4
 800a418:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a32      	ldr	r2, [pc, #200]	; (800a4ec <HAL_ADC_ConfigChannel+0x748>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d125      	bne.n	800a472 <HAL_ADC_ConfigChannel+0x6ce>
 800a426:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a42a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d11f      	bne.n	800a472 <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a2e      	ldr	r2, [pc, #184]	; (800a4f0 <HAL_ADC_ConfigChannel+0x74c>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d104      	bne.n	800a446 <HAL_ADC_ConfigChannel+0x6a2>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a2c      	ldr	r2, [pc, #176]	; (800a4f4 <HAL_ADC_ConfigChannel+0x750>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d047      	beq.n	800a4d6 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a44e:	d004      	beq.n	800a45a <HAL_ADC_ConfigChannel+0x6b6>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a26      	ldr	r2, [pc, #152]	; (800a4f0 <HAL_ADC_ConfigChannel+0x74c>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d101      	bne.n	800a45e <HAL_ADC_ConfigChannel+0x6ba>
 800a45a:	4a27      	ldr	r2, [pc, #156]	; (800a4f8 <HAL_ADC_ConfigChannel+0x754>)
 800a45c:	e000      	b.n	800a460 <HAL_ADC_ConfigChannel+0x6bc>
 800a45e:	4a27      	ldr	r2, [pc, #156]	; (800a4fc <HAL_ADC_ConfigChannel+0x758>)
 800a460:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a464:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a468:	4619      	mov	r1, r3
 800a46a:	4610      	mov	r0, r2
 800a46c:	f7fe ff4f 	bl	800930e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a470:	e031      	b.n	800a4d6 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4a22      	ldr	r2, [pc, #136]	; (800a500 <HAL_ADC_ConfigChannel+0x75c>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d12d      	bne.n	800a4d8 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a47c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a480:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a484:	2b00      	cmp	r3, #0
 800a486:	d127      	bne.n	800a4d8 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4a18      	ldr	r2, [pc, #96]	; (800a4f0 <HAL_ADC_ConfigChannel+0x74c>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d022      	beq.n	800a4d8 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a49a:	d004      	beq.n	800a4a6 <HAL_ADC_ConfigChannel+0x702>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a13      	ldr	r2, [pc, #76]	; (800a4f0 <HAL_ADC_ConfigChannel+0x74c>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d101      	bne.n	800a4aa <HAL_ADC_ConfigChannel+0x706>
 800a4a6:	4a14      	ldr	r2, [pc, #80]	; (800a4f8 <HAL_ADC_ConfigChannel+0x754>)
 800a4a8:	e000      	b.n	800a4ac <HAL_ADC_ConfigChannel+0x708>
 800a4aa:	4a14      	ldr	r2, [pc, #80]	; (800a4fc <HAL_ADC_ConfigChannel+0x758>)
 800a4ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a4b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	f7fe ff29 	bl	800930e <LL_ADC_SetCommonPathInternalCh>
 800a4bc:	e00c      	b.n	800a4d8 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4c2:	f043 0220 	orr.w	r2, r3, #32
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a4d0:	e002      	b.n	800a4d8 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a4d2:	bf00      	nop
 800a4d4:	e000      	b.n	800a4d8 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a4d6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a4e0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3798      	adds	r7, #152	; 0x98
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	c7520000 	.word	0xc7520000
 800a4f0:	50000100 	.word	0x50000100
 800a4f4:	50000500 	.word	0x50000500
 800a4f8:	50000300 	.word	0x50000300
 800a4fc:	50000700 	.word	0x50000700
 800a500:	cb840000 	.word	0xcb840000

0800a504 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b088      	sub	sp, #32
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
 800a50c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a50e:	2300      	movs	r3, #0
 800a510:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7ff f904 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 800a520:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4618      	mov	r0, r3
 800a528:	f7ff f925 	bl	8009776 <LL_ADC_INJ_IsConversionOngoing>
 800a52c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d103      	bne.n	800a53c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2b00      	cmp	r3, #0
 800a538:	f000 8090 	beq.w	800a65c <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	68db      	ldr	r3, [r3, #12]
 800a542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a546:	2b00      	cmp	r3, #0
 800a548:	d02a      	beq.n	800a5a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	7f5b      	ldrb	r3, [r3, #29]
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d126      	bne.n	800a5a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	7f1b      	ldrb	r3, [r3, #28]
 800a556:	2b01      	cmp	r3, #1
 800a558:	d122      	bne.n	800a5a0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a55a:	2301      	movs	r3, #1
 800a55c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a55e:	e014      	b.n	800a58a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	4a41      	ldr	r2, [pc, #260]	; (800a668 <ADC_ConversionStop+0x164>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d90d      	bls.n	800a584 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a56c:	f043 0210 	orr.w	r2, r3, #16
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a578:	f043 0201 	orr.w	r2, r3, #1
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	e06c      	b.n	800a65e <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	3301      	adds	r3, #1
 800a588:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a594:	2b40      	cmp	r3, #64	; 0x40
 800a596:	d1e3      	bne.n	800a560 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2240      	movs	r2, #64	; 0x40
 800a59e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d014      	beq.n	800a5d0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f7ff f8bc 	bl	8009728 <LL_ADC_REG_IsConversionOngoing>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00c      	beq.n	800a5d0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7ff f879 	bl	80096b2 <LL_ADC_IsDisableOngoing>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d104      	bne.n	800a5d0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f7ff f898 	bl	8009700 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a5d0:	69bb      	ldr	r3, [r7, #24]
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d014      	beq.n	800a600 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f7ff f8cb 	bl	8009776 <LL_ADC_INJ_IsConversionOngoing>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d00c      	beq.n	800a600 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7ff f861 	bl	80096b2 <LL_ADC_IsDisableOngoing>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d104      	bne.n	800a600 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7ff f8a7 	bl	800974e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	2b02      	cmp	r3, #2
 800a604:	d004      	beq.n	800a610 <ADC_ConversionStop+0x10c>
 800a606:	2b03      	cmp	r3, #3
 800a608:	d105      	bne.n	800a616 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800a60a:	230c      	movs	r3, #12
 800a60c:	617b      	str	r3, [r7, #20]
        break;
 800a60e:	e005      	b.n	800a61c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a610:	2308      	movs	r3, #8
 800a612:	617b      	str	r3, [r7, #20]
        break;
 800a614:	e002      	b.n	800a61c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a616:	2304      	movs	r3, #4
 800a618:	617b      	str	r3, [r7, #20]
        break;
 800a61a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a61c:	f7fe fe36 	bl	800928c <HAL_GetTick>
 800a620:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a622:	e014      	b.n	800a64e <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a624:	f7fe fe32 	bl	800928c <HAL_GetTick>
 800a628:	4602      	mov	r2, r0
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	1ad3      	subs	r3, r2, r3
 800a62e:	2b05      	cmp	r3, #5
 800a630:	d90d      	bls.n	800a64e <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a636:	f043 0210 	orr.w	r2, r3, #16
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a642:	f043 0201 	orr.w	r2, r3, #1
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	e007      	b.n	800a65e <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	689a      	ldr	r2, [r3, #8]
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	4013      	ands	r3, r2
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d1e3      	bne.n	800a624 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3720      	adds	r7, #32
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	a33fffff 	.word	0xa33fffff

0800a66c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b084      	sub	sp, #16
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4618      	mov	r0, r3
 800a67a:	f7ff f807 	bl	800968c <LL_ADC_IsEnabled>
 800a67e:	4603      	mov	r3, r0
 800a680:	2b00      	cmp	r3, #0
 800a682:	d146      	bne.n	800a712 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	689a      	ldr	r2, [r3, #8]
 800a68a:	4b24      	ldr	r3, [pc, #144]	; (800a71c <ADC_Enable+0xb0>)
 800a68c:	4013      	ands	r3, r2
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d00d      	beq.n	800a6ae <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a696:	f043 0210 	orr.w	r2, r3, #16
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6a2:	f043 0201 	orr.w	r2, r3, #1
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	e032      	b.n	800a714 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7fe ffc2 	bl	800963c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a6b8:	f7fe fde8 	bl	800928c <HAL_GetTick>
 800a6bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a6be:	e021      	b.n	800a704 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f7fe ffe1 	bl	800968c <LL_ADC_IsEnabled>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d104      	bne.n	800a6da <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7fe ffb1 	bl	800963c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a6da:	f7fe fdd7 	bl	800928c <HAL_GetTick>
 800a6de:	4602      	mov	r2, r0
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	1ad3      	subs	r3, r2, r3
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d90d      	bls.n	800a704 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6ec:	f043 0210 	orr.w	r2, r3, #16
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6f8:	f043 0201 	orr.w	r2, r3, #1
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a700:	2301      	movs	r3, #1
 800a702:	e007      	b.n	800a714 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f003 0301 	and.w	r3, r3, #1
 800a70e:	2b01      	cmp	r3, #1
 800a710:	d1d6      	bne.n	800a6c0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a712:	2300      	movs	r3, #0
}
 800a714:	4618      	mov	r0, r3
 800a716:	3710      	adds	r7, #16
 800a718:	46bd      	mov	sp, r7
 800a71a:	bd80      	pop	{r7, pc}
 800a71c:	8000003f 	.word	0x8000003f

0800a720 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f7fe ffc0 	bl	80096b2 <LL_ADC_IsDisableOngoing>
 800a732:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4618      	mov	r0, r3
 800a73a:	f7fe ffa7 	bl	800968c <LL_ADC_IsEnabled>
 800a73e:	4603      	mov	r3, r0
 800a740:	2b00      	cmp	r3, #0
 800a742:	d040      	beq.n	800a7c6 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d13d      	bne.n	800a7c6 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	689b      	ldr	r3, [r3, #8]
 800a750:	f003 030d 	and.w	r3, r3, #13
 800a754:	2b01      	cmp	r3, #1
 800a756:	d10c      	bne.n	800a772 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4618      	mov	r0, r3
 800a75e:	f7fe ff81 	bl	8009664 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	2203      	movs	r2, #3
 800a768:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a76a:	f7fe fd8f 	bl	800928c <HAL_GetTick>
 800a76e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a770:	e022      	b.n	800a7b8 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a776:	f043 0210 	orr.w	r2, r3, #16
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a782:	f043 0201 	orr.w	r2, r3, #1
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800a78a:	2301      	movs	r3, #1
 800a78c:	e01c      	b.n	800a7c8 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a78e:	f7fe fd7d 	bl	800928c <HAL_GetTick>
 800a792:	4602      	mov	r2, r0
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	2b02      	cmp	r3, #2
 800a79a:	d90d      	bls.n	800a7b8 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7a0:	f043 0210 	orr.w	r2, r3, #16
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7ac:	f043 0201 	orr.w	r2, r3, #1
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e007      	b.n	800a7c8 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	689b      	ldr	r3, [r3, #8]
 800a7be:	f003 0301 	and.w	r3, r3, #1
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d1e3      	bne.n	800a78e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7dc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7e2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d14b      	bne.n	800a882 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f003 0308 	and.w	r3, r3, #8
 800a800:	2b00      	cmp	r3, #0
 800a802:	d021      	beq.n	800a848 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4618      	mov	r0, r3
 800a80a:	f7fe fe32 	bl	8009472 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a80e:	4603      	mov	r3, r0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d032      	beq.n	800a87a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d12b      	bne.n	800a87a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a826:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a832:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a836:	2b00      	cmp	r3, #0
 800a838:	d11f      	bne.n	800a87a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a83e:	f043 0201 	orr.w	r2, r3, #1
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	65da      	str	r2, [r3, #92]	; 0x5c
 800a846:	e018      	b.n	800a87a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	68db      	ldr	r3, [r3, #12]
 800a84e:	f003 0302 	and.w	r3, r3, #2
 800a852:	2b00      	cmp	r3, #0
 800a854:	d111      	bne.n	800a87a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a85a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a866:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d105      	bne.n	800a87a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a872:	f043 0201 	orr.w	r2, r3, #1
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a87a:	68f8      	ldr	r0, [r7, #12]
 800a87c:	f7fb ff9c 	bl	80067b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a880:	e00e      	b.n	800a8a0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a886:	f003 0310 	and.w	r3, r3, #16
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d003      	beq.n	800a896 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800a88e:	68f8      	ldr	r0, [r7, #12]
 800a890:	f7ff fa7d 	bl	8009d8e <HAL_ADC_ErrorCallback>
}
 800a894:	e004      	b.n	800a8a0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a89a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	4798      	blx	r3
}
 800a8a0:	bf00      	nop
 800a8a2:	3710      	adds	r7, #16
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8b4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a8b6:	68f8      	ldr	r0, [r7, #12]
 800a8b8:	f7ff fa5f 	bl	8009d7a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a8bc:	bf00      	nop
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8d0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8e2:	f043 0204 	orr.w	r2, r3, #4
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a8ea:	68f8      	ldr	r0, [r7, #12]
 800a8ec:	f7ff fa4f 	bl	8009d8e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a8f0:	bf00      	nop
 800a8f2:	3710      	adds	r7, #16
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <LL_ADC_IsEnabled>:
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	689b      	ldr	r3, [r3, #8]
 800a904:	f003 0301 	and.w	r3, r3, #1
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d101      	bne.n	800a910 <LL_ADC_IsEnabled+0x18>
 800a90c:	2301      	movs	r3, #1
 800a90e:	e000      	b.n	800a912 <LL_ADC_IsEnabled+0x1a>
 800a910:	2300      	movs	r3, #0
}
 800a912:	4618      	mov	r0, r3
 800a914:	370c      	adds	r7, #12
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <LL_ADC_REG_IsConversionOngoing>:
{
 800a91e:	b480      	push	{r7}
 800a920:	b083      	sub	sp, #12
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f003 0304 	and.w	r3, r3, #4
 800a92e:	2b04      	cmp	r3, #4
 800a930:	d101      	bne.n	800a936 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a932:	2301      	movs	r3, #1
 800a934:	e000      	b.n	800a938 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a936:	2300      	movs	r3, #0
}
 800a938:	4618      	mov	r0, r3
 800a93a:	370c      	adds	r7, #12
 800a93c:	46bd      	mov	sp, r7
 800a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a942:	4770      	bx	lr

0800a944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800a944:	b590      	push	{r4, r7, lr}
 800a946:	b0a1      	sub	sp, #132	; 0x84
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a94e:	2300      	movs	r3, #0
 800a950:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d101      	bne.n	800a962 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a95e:	2302      	movs	r3, #2
 800a960:	e0e3      	b.n	800ab2a <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2201      	movs	r2, #1
 800a966:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a972:	d102      	bne.n	800a97a <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800a974:	4b6f      	ldr	r3, [pc, #444]	; (800ab34 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a976:	60bb      	str	r3, [r7, #8]
 800a978:	e009      	b.n	800a98e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a6e      	ldr	r2, [pc, #440]	; (800ab38 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d102      	bne.n	800a98a <HAL_ADCEx_MultiModeConfigChannel+0x46>
 800a984:	4b6d      	ldr	r3, [pc, #436]	; (800ab3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a986:	60bb      	str	r3, [r7, #8]
 800a988:	e001      	b.n	800a98e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800a98a:	2300      	movs	r3, #0
 800a98c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10b      	bne.n	800a9ac <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a998:	f043 0220 	orr.w	r2, r3, #32
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	e0be      	b.n	800ab2a <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7ff ffb5 	bl	800a91e <LL_ADC_REG_IsConversionOngoing>
 800a9b4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7ff ffaf 	bl	800a91e <LL_ADC_REG_IsConversionOngoing>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f040 80a0 	bne.w	800ab08 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800a9c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	f040 809c 	bne.w	800ab08 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9d8:	d004      	beq.n	800a9e4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a55      	ldr	r2, [pc, #340]	; (800ab34 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d101      	bne.n	800a9e8 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 800a9e4:	4b56      	ldr	r3, [pc, #344]	; (800ab40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a9e6:	e000      	b.n	800a9ea <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 800a9e8:	4b56      	ldr	r3, [pc, #344]	; (800ab44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a9ea:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d04b      	beq.n	800aa8c <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a9f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a9f6:	689b      	ldr	r3, [r3, #8]
 800a9f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	6859      	ldr	r1, [r3, #4]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800aa06:	035b      	lsls	r3, r3, #13
 800aa08:	430b      	orrs	r3, r1
 800aa0a:	431a      	orrs	r2, r3
 800aa0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa0e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aa18:	d004      	beq.n	800aa24 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a45      	ldr	r2, [pc, #276]	; (800ab34 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d10f      	bne.n	800aa44 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800aa24:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800aa28:	f7ff ff66 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aa2c:	4604      	mov	r4, r0
 800aa2e:	4841      	ldr	r0, [pc, #260]	; (800ab34 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800aa30:	f7ff ff62 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aa34:	4603      	mov	r3, r0
 800aa36:	4323      	orrs	r3, r4
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	bf0c      	ite	eq
 800aa3c:	2301      	moveq	r3, #1
 800aa3e:	2300      	movne	r3, #0
 800aa40:	b2db      	uxtb	r3, r3
 800aa42:	e012      	b.n	800aa6a <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800aa44:	483c      	ldr	r0, [pc, #240]	; (800ab38 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800aa46:	f7ff ff57 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aa4a:	4604      	mov	r4, r0
 800aa4c:	483b      	ldr	r0, [pc, #236]	; (800ab3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800aa4e:	f7ff ff53 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aa52:	4603      	mov	r3, r0
 800aa54:	431c      	orrs	r4, r3
 800aa56:	483c      	ldr	r0, [pc, #240]	; (800ab48 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800aa58:	f7ff ff4e 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	4323      	orrs	r3, r4
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	bf0c      	ite	eq
 800aa64:	2301      	moveq	r3, #1
 800aa66:	2300      	movne	r3, #0
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d056      	beq.n	800ab1c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800aa6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa70:	689b      	ldr	r3, [r3, #8]
 800aa72:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800aa76:	f023 030f 	bic.w	r3, r3, #15
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	6811      	ldr	r1, [r2, #0]
 800aa7e:	683a      	ldr	r2, [r7, #0]
 800aa80:	6892      	ldr	r2, [r2, #8]
 800aa82:	430a      	orrs	r2, r1
 800aa84:	431a      	orrs	r2, r3
 800aa86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa88:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800aa8a:	e047      	b.n	800ab1c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800aa8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800aa94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa96:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aaa0:	d004      	beq.n	800aaac <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a23      	ldr	r2, [pc, #140]	; (800ab34 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d10f      	bne.n	800aacc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800aaac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800aab0:	f7ff ff22 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aab4:	4604      	mov	r4, r0
 800aab6:	481f      	ldr	r0, [pc, #124]	; (800ab34 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800aab8:	f7ff ff1e 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aabc:	4603      	mov	r3, r0
 800aabe:	4323      	orrs	r3, r4
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	bf0c      	ite	eq
 800aac4:	2301      	moveq	r3, #1
 800aac6:	2300      	movne	r3, #0
 800aac8:	b2db      	uxtb	r3, r3
 800aaca:	e012      	b.n	800aaf2 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 800aacc:	481a      	ldr	r0, [pc, #104]	; (800ab38 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800aace:	f7ff ff13 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aad2:	4604      	mov	r4, r0
 800aad4:	4819      	ldr	r0, [pc, #100]	; (800ab3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800aad6:	f7ff ff0f 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aada:	4603      	mov	r3, r0
 800aadc:	431c      	orrs	r4, r3
 800aade:	481a      	ldr	r0, [pc, #104]	; (800ab48 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800aae0:	f7ff ff0a 	bl	800a8f8 <LL_ADC_IsEnabled>
 800aae4:	4603      	mov	r3, r0
 800aae6:	4323      	orrs	r3, r4
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	bf0c      	ite	eq
 800aaec:	2301      	moveq	r3, #1
 800aaee:	2300      	movne	r3, #0
 800aaf0:	b2db      	uxtb	r3, r3
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d012      	beq.n	800ab1c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800aaf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aaf8:	689b      	ldr	r3, [r3, #8]
 800aafa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800aafe:	f023 030f 	bic.w	r3, r3, #15
 800ab02:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800ab04:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800ab06:	e009      	b.n	800ab1c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab0c:	f043 0220 	orr.w	r2, r3, #32
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800ab14:	2301      	movs	r3, #1
 800ab16:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800ab1a:	e000      	b.n	800ab1e <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800ab1c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2200      	movs	r2, #0
 800ab22:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800ab26:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3784      	adds	r7, #132	; 0x84
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd90      	pop	{r4, r7, pc}
 800ab32:	bf00      	nop
 800ab34:	50000100 	.word	0x50000100
 800ab38:	50000400 	.word	0x50000400
 800ab3c:	50000500 	.word	0x50000500
 800ab40:	50000300 	.word	0x50000300
 800ab44:	50000700 	.word	0x50000700
 800ab48:	50000600 	.word	0x50000600

0800ab4c <LL_EXTI_EnableIT_0_31>:
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800ab54:	4b05      	ldr	r3, [pc, #20]	; (800ab6c <LL_EXTI_EnableIT_0_31+0x20>)
 800ab56:	681a      	ldr	r2, [r3, #0]
 800ab58:	4904      	ldr	r1, [pc, #16]	; (800ab6c <LL_EXTI_EnableIT_0_31+0x20>)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	4313      	orrs	r3, r2
 800ab5e:	600b      	str	r3, [r1, #0]
}
 800ab60:	bf00      	nop
 800ab62:	370c      	adds	r7, #12
 800ab64:	46bd      	mov	sp, r7
 800ab66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6a:	4770      	bx	lr
 800ab6c:	40010400 	.word	0x40010400

0800ab70 <LL_EXTI_EnableIT_32_63>:
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800ab78:	4b05      	ldr	r3, [pc, #20]	; (800ab90 <LL_EXTI_EnableIT_32_63+0x20>)
 800ab7a:	6a1a      	ldr	r2, [r3, #32]
 800ab7c:	4904      	ldr	r1, [pc, #16]	; (800ab90 <LL_EXTI_EnableIT_32_63+0x20>)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	4313      	orrs	r3, r2
 800ab82:	620b      	str	r3, [r1, #32]
}
 800ab84:	bf00      	nop
 800ab86:	370c      	adds	r7, #12
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr
 800ab90:	40010400 	.word	0x40010400

0800ab94 <LL_EXTI_DisableIT_0_31>:
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800ab9c:	4b06      	ldr	r3, [pc, #24]	; (800abb8 <LL_EXTI_DisableIT_0_31+0x24>)
 800ab9e:	681a      	ldr	r2, [r3, #0]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	43db      	mvns	r3, r3
 800aba4:	4904      	ldr	r1, [pc, #16]	; (800abb8 <LL_EXTI_DisableIT_0_31+0x24>)
 800aba6:	4013      	ands	r3, r2
 800aba8:	600b      	str	r3, [r1, #0]
}
 800abaa:	bf00      	nop
 800abac:	370c      	adds	r7, #12
 800abae:	46bd      	mov	sp, r7
 800abb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb4:	4770      	bx	lr
 800abb6:	bf00      	nop
 800abb8:	40010400 	.word	0x40010400

0800abbc <LL_EXTI_DisableIT_32_63>:
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800abc4:	4b06      	ldr	r3, [pc, #24]	; (800abe0 <LL_EXTI_DisableIT_32_63+0x24>)
 800abc6:	6a1a      	ldr	r2, [r3, #32]
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	43db      	mvns	r3, r3
 800abcc:	4904      	ldr	r1, [pc, #16]	; (800abe0 <LL_EXTI_DisableIT_32_63+0x24>)
 800abce:	4013      	ands	r3, r2
 800abd0:	620b      	str	r3, [r1, #32]
}
 800abd2:	bf00      	nop
 800abd4:	370c      	adds	r7, #12
 800abd6:	46bd      	mov	sp, r7
 800abd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abdc:	4770      	bx	lr
 800abde:	bf00      	nop
 800abe0:	40010400 	.word	0x40010400

0800abe4 <LL_EXTI_EnableEvent_0_31>:
{
 800abe4:	b480      	push	{r7}
 800abe6:	b083      	sub	sp, #12
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800abec:	4b05      	ldr	r3, [pc, #20]	; (800ac04 <LL_EXTI_EnableEvent_0_31+0x20>)
 800abee:	685a      	ldr	r2, [r3, #4]
 800abf0:	4904      	ldr	r1, [pc, #16]	; (800ac04 <LL_EXTI_EnableEvent_0_31+0x20>)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	4313      	orrs	r3, r2
 800abf6:	604b      	str	r3, [r1, #4]
}
 800abf8:	bf00      	nop
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr
 800ac04:	40010400 	.word	0x40010400

0800ac08 <LL_EXTI_EnableEvent_32_63>:
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800ac10:	4b05      	ldr	r3, [pc, #20]	; (800ac28 <LL_EXTI_EnableEvent_32_63+0x20>)
 800ac12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac14:	4904      	ldr	r1, [pc, #16]	; (800ac28 <LL_EXTI_EnableEvent_32_63+0x20>)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800ac1c:	bf00      	nop
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr
 800ac28:	40010400 	.word	0x40010400

0800ac2c <LL_EXTI_DisableEvent_0_31>:
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800ac34:	4b06      	ldr	r3, [pc, #24]	; (800ac50 <LL_EXTI_DisableEvent_0_31+0x24>)
 800ac36:	685a      	ldr	r2, [r3, #4]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	43db      	mvns	r3, r3
 800ac3c:	4904      	ldr	r1, [pc, #16]	; (800ac50 <LL_EXTI_DisableEvent_0_31+0x24>)
 800ac3e:	4013      	ands	r3, r2
 800ac40:	604b      	str	r3, [r1, #4]
}
 800ac42:	bf00      	nop
 800ac44:	370c      	adds	r7, #12
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr
 800ac4e:	bf00      	nop
 800ac50:	40010400 	.word	0x40010400

0800ac54 <LL_EXTI_DisableEvent_32_63>:
{
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800ac5c:	4b06      	ldr	r3, [pc, #24]	; (800ac78 <LL_EXTI_DisableEvent_32_63+0x24>)
 800ac5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	43db      	mvns	r3, r3
 800ac64:	4904      	ldr	r1, [pc, #16]	; (800ac78 <LL_EXTI_DisableEvent_32_63+0x24>)
 800ac66:	4013      	ands	r3, r2
 800ac68:	624b      	str	r3, [r1, #36]	; 0x24
}
 800ac6a:	bf00      	nop
 800ac6c:	370c      	adds	r7, #12
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	40010400 	.word	0x40010400

0800ac7c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800ac84:	4b05      	ldr	r3, [pc, #20]	; (800ac9c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800ac86:	689a      	ldr	r2, [r3, #8]
 800ac88:	4904      	ldr	r1, [pc, #16]	; (800ac9c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	608b      	str	r3, [r1, #8]
}
 800ac90:	bf00      	nop
 800ac92:	370c      	adds	r7, #12
 800ac94:	46bd      	mov	sp, r7
 800ac96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9a:	4770      	bx	lr
 800ac9c:	40010400 	.word	0x40010400

0800aca0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800aca0:	b480      	push	{r7}
 800aca2:	b083      	sub	sp, #12
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800aca8:	4b05      	ldr	r3, [pc, #20]	; (800acc0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800acaa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800acac:	4904      	ldr	r1, [pc, #16]	; (800acc0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4313      	orrs	r3, r2
 800acb2:	628b      	str	r3, [r1, #40]	; 0x28
}
 800acb4:	bf00      	nop
 800acb6:	370c      	adds	r7, #12
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr
 800acc0:	40010400 	.word	0x40010400

0800acc4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800accc:	4b06      	ldr	r3, [pc, #24]	; (800ace8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800acce:	689a      	ldr	r2, [r3, #8]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	43db      	mvns	r3, r3
 800acd4:	4904      	ldr	r1, [pc, #16]	; (800ace8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800acd6:	4013      	ands	r3, r2
 800acd8:	608b      	str	r3, [r1, #8]
}
 800acda:	bf00      	nop
 800acdc:	370c      	adds	r7, #12
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	40010400 	.word	0x40010400

0800acec <LL_EXTI_DisableRisingTrig_32_63>:
{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800acf4:	4b06      	ldr	r3, [pc, #24]	; (800ad10 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800acf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	43db      	mvns	r3, r3
 800acfc:	4904      	ldr	r1, [pc, #16]	; (800ad10 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800acfe:	4013      	ands	r3, r2
 800ad00:	628b      	str	r3, [r1, #40]	; 0x28
}
 800ad02:	bf00      	nop
 800ad04:	370c      	adds	r7, #12
 800ad06:	46bd      	mov	sp, r7
 800ad08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0c:	4770      	bx	lr
 800ad0e:	bf00      	nop
 800ad10:	40010400 	.word	0x40010400

0800ad14 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800ad1c:	4b05      	ldr	r3, [pc, #20]	; (800ad34 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800ad1e:	68da      	ldr	r2, [r3, #12]
 800ad20:	4904      	ldr	r1, [pc, #16]	; (800ad34 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	60cb      	str	r3, [r1, #12]
}
 800ad28:	bf00      	nop
 800ad2a:	370c      	adds	r7, #12
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr
 800ad34:	40010400 	.word	0x40010400

0800ad38 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b083      	sub	sp, #12
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800ad40:	4b05      	ldr	r3, [pc, #20]	; (800ad58 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ad42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad44:	4904      	ldr	r1, [pc, #16]	; (800ad58 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ad4c:	bf00      	nop
 800ad4e:	370c      	adds	r7, #12
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr
 800ad58:	40010400 	.word	0x40010400

0800ad5c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b083      	sub	sp, #12
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800ad64:	4b06      	ldr	r3, [pc, #24]	; (800ad80 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ad66:	68da      	ldr	r2, [r3, #12]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	43db      	mvns	r3, r3
 800ad6c:	4904      	ldr	r1, [pc, #16]	; (800ad80 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800ad6e:	4013      	ands	r3, r2
 800ad70:	60cb      	str	r3, [r1, #12]
}
 800ad72:	bf00      	nop
 800ad74:	370c      	adds	r7, #12
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr
 800ad7e:	bf00      	nop
 800ad80:	40010400 	.word	0x40010400

0800ad84 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800ad84:	b480      	push	{r7}
 800ad86:	b083      	sub	sp, #12
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800ad8c:	4b06      	ldr	r3, [pc, #24]	; (800ada8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ad8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	43db      	mvns	r3, r3
 800ad94:	4904      	ldr	r1, [pc, #16]	; (800ada8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800ad96:	4013      	ands	r3, r2
 800ad98:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800ad9a:	bf00      	nop
 800ad9c:	370c      	adds	r7, #12
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada4:	4770      	bx	lr
 800ada6:	bf00      	nop
 800ada8:	40010400 	.word	0x40010400

0800adac <LL_EXTI_IsActiveFlag_0_31>:
{
 800adac:	b480      	push	{r7}
 800adae:	b083      	sub	sp, #12
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800adb4:	4b07      	ldr	r3, [pc, #28]	; (800add4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800adb6:	695a      	ldr	r2, [r3, #20]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4013      	ands	r3, r2
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d101      	bne.n	800adc6 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800adc2:	2301      	movs	r3, #1
 800adc4:	e000      	b.n	800adc8 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800adc6:	2300      	movs	r3, #0
}
 800adc8:	4618      	mov	r0, r3
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr
 800add4:	40010400 	.word	0x40010400

0800add8 <LL_EXTI_IsActiveFlag_32_63>:
{
 800add8:	b480      	push	{r7}
 800adda:	b083      	sub	sp, #12
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 800ade0:	4b07      	ldr	r3, [pc, #28]	; (800ae00 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 800ade2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	4013      	ands	r3, r2
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	429a      	cmp	r2, r3
 800adec:	d101      	bne.n	800adf2 <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800adee:	2301      	movs	r3, #1
 800adf0:	e000      	b.n	800adf4 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	4618      	mov	r0, r3
 800adf6:	370c      	adds	r7, #12
 800adf8:	46bd      	mov	sp, r7
 800adfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfe:	4770      	bx	lr
 800ae00:	40010400 	.word	0x40010400

0800ae04 <LL_EXTI_ClearFlag_0_31>:
{
 800ae04:	b480      	push	{r7}
 800ae06:	b083      	sub	sp, #12
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800ae0c:	4a04      	ldr	r2, [pc, #16]	; (800ae20 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6153      	str	r3, [r2, #20]
}
 800ae12:	bf00      	nop
 800ae14:	370c      	adds	r7, #12
 800ae16:	46bd      	mov	sp, r7
 800ae18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	40010400 	.word	0x40010400

0800ae24 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800ae2c:	4a04      	ldr	r2, [pc, #16]	; (800ae40 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6353      	str	r3, [r2, #52]	; 0x34
}
 800ae32:	bf00      	nop
 800ae34:	370c      	adds	r7, #12
 800ae36:	46bd      	mov	sp, r7
 800ae38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3c:	4770      	bx	lr
 800ae3e:	bf00      	nop
 800ae40:	40010400 	.word	0x40010400

0800ae44 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b088      	sub	sp, #32
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800ae50:	2300      	movs	r3, #0
 800ae52:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d102      	bne.n	800ae60 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	77fb      	strb	r3, [r7, #31]
 800ae5e:	e180      	b.n	800b162 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae6e:	d102      	bne.n	800ae76 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 800ae70:	2301      	movs	r3, #1
 800ae72:	77fb      	strb	r3, [r7, #31]
 800ae74:	e175      	b.n	800b162 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	7f5b      	ldrb	r3, [r3, #29]
 800ae7a:	b2db      	uxtb	r3, r3
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d108      	bne.n	800ae92 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2200      	movs	r2, #0
 800ae84:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800ae8c:	6878      	ldr	r0, [r7, #4]
 800ae8e:	f7fc fd01 	bl	8007894 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae9c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	695b      	ldr	r3, [r3, #20]
 800aeac:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	68db      	ldr	r3, [r3, #12]
 800aeb2:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	4b98      	ldr	r3, [pc, #608]	; (800b124 <HAL_COMP_Init+0x2e0>)
 800aec4:	4013      	ands	r3, r2
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	6812      	ldr	r2, [r2, #0]
 800aeca:	6979      	ldr	r1, [r7, #20]
 800aecc:	430b      	orrs	r3, r1
 800aece:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d015      	beq.n	800af0a <HAL_COMP_Init+0xc6>
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d112      	bne.n	800af0a <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800aee4:	4b90      	ldr	r3, [pc, #576]	; (800b128 <HAL_COMP_Init+0x2e4>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	099b      	lsrs	r3, r3, #6
 800aeea:	4a90      	ldr	r2, [pc, #576]	; (800b12c <HAL_COMP_Init+0x2e8>)
 800aeec:	fba2 2303 	umull	r2, r3, r2, r3
 800aef0:	099a      	lsrs	r2, r3, #6
 800aef2:	4613      	mov	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4413      	add	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800aefc:	e002      	b.n	800af04 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	3b01      	subs	r3, #1
 800af02:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d1f9      	bne.n	800aefe <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4a88      	ldr	r2, [pc, #544]	; (800b130 <HAL_COMP_Init+0x2ec>)
 800af10:	4293      	cmp	r3, r2
 800af12:	d028      	beq.n	800af66 <HAL_COMP_Init+0x122>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a86      	ldr	r2, [pc, #536]	; (800b134 <HAL_COMP_Init+0x2f0>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d020      	beq.n	800af60 <HAL_COMP_Init+0x11c>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	4a85      	ldr	r2, [pc, #532]	; (800b138 <HAL_COMP_Init+0x2f4>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d018      	beq.n	800af5a <HAL_COMP_Init+0x116>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a83      	ldr	r2, [pc, #524]	; (800b13c <HAL_COMP_Init+0x2f8>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d010      	beq.n	800af54 <HAL_COMP_Init+0x110>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4a82      	ldr	r2, [pc, #520]	; (800b140 <HAL_COMP_Init+0x2fc>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d008      	beq.n	800af4e <HAL_COMP_Init+0x10a>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4a80      	ldr	r2, [pc, #512]	; (800b144 <HAL_COMP_Init+0x300>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d101      	bne.n	800af4a <HAL_COMP_Init+0x106>
 800af46:	2301      	movs	r3, #1
 800af48:	e00f      	b.n	800af6a <HAL_COMP_Init+0x126>
 800af4a:	2302      	movs	r3, #2
 800af4c:	e00d      	b.n	800af6a <HAL_COMP_Init+0x126>
 800af4e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af52:	e00a      	b.n	800af6a <HAL_COMP_Init+0x126>
 800af54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af58:	e007      	b.n	800af6a <HAL_COMP_Init+0x126>
 800af5a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800af5e:	e004      	b.n	800af6a <HAL_COMP_Init+0x126>
 800af60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800af64:	e001      	b.n	800af6a <HAL_COMP_Init+0x126>
 800af66:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800af6a:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	f003 0303 	and.w	r3, r3, #3
 800af74:	2b00      	cmp	r3, #0
 800af76:	f000 80b6 	beq.w	800b0e6 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	699b      	ldr	r3, [r3, #24]
 800af7e:	f003 0310 	and.w	r3, r3, #16
 800af82:	2b00      	cmp	r3, #0
 800af84:	d011      	beq.n	800afaa <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a6e      	ldr	r2, [pc, #440]	; (800b144 <HAL_COMP_Init+0x300>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d004      	beq.n	800af9a <HAL_COMP_Init+0x156>
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a6c      	ldr	r2, [pc, #432]	; (800b148 <HAL_COMP_Init+0x304>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d103      	bne.n	800afa2 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800af9a:	6938      	ldr	r0, [r7, #16]
 800af9c:	f7ff fe80 	bl	800aca0 <LL_EXTI_EnableRisingTrig_32_63>
 800afa0:	e014      	b.n	800afcc <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800afa2:	6938      	ldr	r0, [r7, #16]
 800afa4:	f7ff fe6a 	bl	800ac7c <LL_EXTI_EnableRisingTrig_0_31>
 800afa8:	e010      	b.n	800afcc <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a65      	ldr	r2, [pc, #404]	; (800b144 <HAL_COMP_Init+0x300>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d004      	beq.n	800afbe <HAL_COMP_Init+0x17a>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	4a63      	ldr	r2, [pc, #396]	; (800b148 <HAL_COMP_Init+0x304>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d103      	bne.n	800afc6 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800afbe:	6938      	ldr	r0, [r7, #16]
 800afc0:	f7ff fe94 	bl	800acec <LL_EXTI_DisableRisingTrig_32_63>
 800afc4:	e002      	b.n	800afcc <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800afc6:	6938      	ldr	r0, [r7, #16]
 800afc8:	f7ff fe7c 	bl	800acc4 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	699b      	ldr	r3, [r3, #24]
 800afd0:	f003 0320 	and.w	r3, r3, #32
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d011      	beq.n	800affc <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a59      	ldr	r2, [pc, #356]	; (800b144 <HAL_COMP_Init+0x300>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d004      	beq.n	800afec <HAL_COMP_Init+0x1a8>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a58      	ldr	r2, [pc, #352]	; (800b148 <HAL_COMP_Init+0x304>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d103      	bne.n	800aff4 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800afec:	6938      	ldr	r0, [r7, #16]
 800afee:	f7ff fea3 	bl	800ad38 <LL_EXTI_EnableFallingTrig_32_63>
 800aff2:	e014      	b.n	800b01e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800aff4:	6938      	ldr	r0, [r7, #16]
 800aff6:	f7ff fe8d 	bl	800ad14 <LL_EXTI_EnableFallingTrig_0_31>
 800affa:	e010      	b.n	800b01e <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a50      	ldr	r2, [pc, #320]	; (800b144 <HAL_COMP_Init+0x300>)
 800b002:	4293      	cmp	r3, r2
 800b004:	d004      	beq.n	800b010 <HAL_COMP_Init+0x1cc>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a4f      	ldr	r2, [pc, #316]	; (800b148 <HAL_COMP_Init+0x304>)
 800b00c:	4293      	cmp	r3, r2
 800b00e:	d103      	bne.n	800b018 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800b010:	6938      	ldr	r0, [r7, #16]
 800b012:	f7ff feb7 	bl	800ad84 <LL_EXTI_DisableFallingTrig_32_63>
 800b016:	e002      	b.n	800b01e <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800b018:	6938      	ldr	r0, [r7, #16]
 800b01a:	f7ff fe9f 	bl	800ad5c <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a48      	ldr	r2, [pc, #288]	; (800b144 <HAL_COMP_Init+0x300>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d004      	beq.n	800b032 <HAL_COMP_Init+0x1ee>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	4a46      	ldr	r2, [pc, #280]	; (800b148 <HAL_COMP_Init+0x304>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d103      	bne.n	800b03a <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800b032:	6938      	ldr	r0, [r7, #16]
 800b034:	f7ff fef6 	bl	800ae24 <LL_EXTI_ClearFlag_32_63>
 800b038:	e002      	b.n	800b040 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800b03a:	6938      	ldr	r0, [r7, #16]
 800b03c:	f7ff fee2 	bl	800ae04 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	699b      	ldr	r3, [r3, #24]
 800b044:	f003 0302 	and.w	r3, r3, #2
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d011      	beq.n	800b070 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4a3c      	ldr	r2, [pc, #240]	; (800b144 <HAL_COMP_Init+0x300>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d004      	beq.n	800b060 <HAL_COMP_Init+0x21c>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4a3b      	ldr	r2, [pc, #236]	; (800b148 <HAL_COMP_Init+0x304>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d103      	bne.n	800b068 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800b060:	6938      	ldr	r0, [r7, #16]
 800b062:	f7ff fdd1 	bl	800ac08 <LL_EXTI_EnableEvent_32_63>
 800b066:	e014      	b.n	800b092 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800b068:	6938      	ldr	r0, [r7, #16]
 800b06a:	f7ff fdbb 	bl	800abe4 <LL_EXTI_EnableEvent_0_31>
 800b06e:	e010      	b.n	800b092 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4a33      	ldr	r2, [pc, #204]	; (800b144 <HAL_COMP_Init+0x300>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d004      	beq.n	800b084 <HAL_COMP_Init+0x240>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4a32      	ldr	r2, [pc, #200]	; (800b148 <HAL_COMP_Init+0x304>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d103      	bne.n	800b08c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800b084:	6938      	ldr	r0, [r7, #16]
 800b086:	f7ff fde5 	bl	800ac54 <LL_EXTI_DisableEvent_32_63>
 800b08a:	e002      	b.n	800b092 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800b08c:	6938      	ldr	r0, [r7, #16]
 800b08e:	f7ff fdcd 	bl	800ac2c <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	699b      	ldr	r3, [r3, #24]
 800b096:	f003 0301 	and.w	r3, r3, #1
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d011      	beq.n	800b0c2 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4a28      	ldr	r2, [pc, #160]	; (800b144 <HAL_COMP_Init+0x300>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d004      	beq.n	800b0b2 <HAL_COMP_Init+0x26e>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a26      	ldr	r2, [pc, #152]	; (800b148 <HAL_COMP_Init+0x304>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d103      	bne.n	800b0ba <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800b0b2:	6938      	ldr	r0, [r7, #16]
 800b0b4:	f7ff fd5c 	bl	800ab70 <LL_EXTI_EnableIT_32_63>
 800b0b8:	e04b      	b.n	800b152 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800b0ba:	6938      	ldr	r0, [r7, #16]
 800b0bc:	f7ff fd46 	bl	800ab4c <LL_EXTI_EnableIT_0_31>
 800b0c0:	e047      	b.n	800b152 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a1f      	ldr	r2, [pc, #124]	; (800b144 <HAL_COMP_Init+0x300>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d004      	beq.n	800b0d6 <HAL_COMP_Init+0x292>
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a1d      	ldr	r2, [pc, #116]	; (800b148 <HAL_COMP_Init+0x304>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d103      	bne.n	800b0de <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 800b0d6:	6938      	ldr	r0, [r7, #16]
 800b0d8:	f7ff fd70 	bl	800abbc <LL_EXTI_DisableIT_32_63>
 800b0dc:	e039      	b.n	800b152 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800b0de:	6938      	ldr	r0, [r7, #16]
 800b0e0:	f7ff fd58 	bl	800ab94 <LL_EXTI_DisableIT_0_31>
 800b0e4:	e035      	b.n	800b152 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	4a16      	ldr	r2, [pc, #88]	; (800b144 <HAL_COMP_Init+0x300>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d004      	beq.n	800b0fa <HAL_COMP_Init+0x2b6>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a14      	ldr	r2, [pc, #80]	; (800b148 <HAL_COMP_Init+0x304>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d103      	bne.n	800b102 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800b0fa:	6938      	ldr	r0, [r7, #16]
 800b0fc:	f7ff fdaa 	bl	800ac54 <LL_EXTI_DisableEvent_32_63>
 800b100:	e002      	b.n	800b108 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800b102:	6938      	ldr	r0, [r7, #16]
 800b104:	f7ff fd92 	bl	800ac2c <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	4a0d      	ldr	r2, [pc, #52]	; (800b144 <HAL_COMP_Init+0x300>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d004      	beq.n	800b11c <HAL_COMP_Init+0x2d8>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4a0c      	ldr	r2, [pc, #48]	; (800b148 <HAL_COMP_Init+0x304>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d117      	bne.n	800b14c <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800b11c:	6938      	ldr	r0, [r7, #16]
 800b11e:	f7ff fd4d 	bl	800abbc <LL_EXTI_DisableIT_32_63>
 800b122:	e016      	b.n	800b152 <HAL_COMP_Init+0x30e>
 800b124:	ff007e0f 	.word	0xff007e0f
 800b128:	20000eb4 	.word	0x20000eb4
 800b12c:	053e2d63 	.word	0x053e2d63
 800b130:	40010200 	.word	0x40010200
 800b134:	40010204 	.word	0x40010204
 800b138:	40010208 	.word	0x40010208
 800b13c:	4001020c 	.word	0x4001020c
 800b140:	40010210 	.word	0x40010210
 800b144:	40010214 	.word	0x40010214
 800b148:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800b14c:	6938      	ldr	r0, [r7, #16]
 800b14e:	f7ff fd21 	bl	800ab94 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	7f5b      	ldrb	r3, [r3, #29]
 800b156:	b2db      	uxtb	r3, r3
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d102      	bne.n	800b162 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	2201      	movs	r2, #1
 800b160:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800b162:	7ffb      	ldrb	r3, [r7, #31]
}
 800b164:	4618      	mov	r0, r3
 800b166:	3720      	adds	r7, #32
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <HAL_COMP_Stop>:
  * @brief  Stop the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b174:	2300      	movs	r3, #0
 800b176:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d102      	bne.n	800b184 <HAL_COMP_Stop+0x18>
  {
    status = HAL_ERROR;
 800b17e:	2301      	movs	r3, #1
 800b180:	73fb      	strb	r3, [r7, #15]
 800b182:	e01d      	b.n	800b1c0 <HAL_COMP_Stop+0x54>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b18e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b192:	d102      	bne.n	800b19a <HAL_COMP_Stop+0x2e>
  {
    status = HAL_ERROR;
 800b194:	2301      	movs	r3, #1
 800b196:	73fb      	strb	r3, [r7, #15]
 800b198:	e012      	b.n	800b1c0 <HAL_COMP_Stop+0x54>
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY    */
    /* (all states except HAL_COMP_STATE_RESET and except locked status.      */
    if(hcomp->State != HAL_COMP_STATE_RESET)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	7f5b      	ldrb	r3, [r3, #29]
 800b19e:	b2db      	uxtb	r3, r3
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d00b      	beq.n	800b1bc <HAL_COMP_Stop+0x50>
    {
      /* Disable the selected comparator */
      CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f022 0201 	bic.w	r2, r2, #1
 800b1b2:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_READY;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	775a      	strb	r2, [r3, #29]
 800b1ba:	e001      	b.n	800b1c0 <HAL_COMP_Stop+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800b1c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
	...

0800b1d0 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b084      	sub	sp, #16
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	4a2f      	ldr	r2, [pc, #188]	; (800b29c <HAL_COMP_IRQHandler+0xcc>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d028      	beq.n	800b234 <HAL_COMP_IRQHandler+0x64>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	4a2e      	ldr	r2, [pc, #184]	; (800b2a0 <HAL_COMP_IRQHandler+0xd0>)
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	d020      	beq.n	800b22e <HAL_COMP_IRQHandler+0x5e>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	4a2c      	ldr	r2, [pc, #176]	; (800b2a4 <HAL_COMP_IRQHandler+0xd4>)
 800b1f2:	4293      	cmp	r3, r2
 800b1f4:	d018      	beq.n	800b228 <HAL_COMP_IRQHandler+0x58>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a2b      	ldr	r2, [pc, #172]	; (800b2a8 <HAL_COMP_IRQHandler+0xd8>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d010      	beq.n	800b222 <HAL_COMP_IRQHandler+0x52>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	4a29      	ldr	r2, [pc, #164]	; (800b2ac <HAL_COMP_IRQHandler+0xdc>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d008      	beq.n	800b21c <HAL_COMP_IRQHandler+0x4c>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	4a28      	ldr	r2, [pc, #160]	; (800b2b0 <HAL_COMP_IRQHandler+0xe0>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d101      	bne.n	800b218 <HAL_COMP_IRQHandler+0x48>
 800b214:	2301      	movs	r3, #1
 800b216:	e00f      	b.n	800b238 <HAL_COMP_IRQHandler+0x68>
 800b218:	2302      	movs	r3, #2
 800b21a:	e00d      	b.n	800b238 <HAL_COMP_IRQHandler+0x68>
 800b21c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b220:	e00a      	b.n	800b238 <HAL_COMP_IRQHandler+0x68>
 800b222:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b226:	e007      	b.n	800b238 <HAL_COMP_IRQHandler+0x68>
 800b228:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800b22c:	e004      	b.n	800b238 <HAL_COMP_IRQHandler+0x68>
 800b22e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b232:	e001      	b.n	800b238 <HAL_COMP_IRQHandler+0x68>
 800b234:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b238:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 800b23a:	2300      	movs	r3, #0
 800b23c:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
  if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	4a1b      	ldr	r2, [pc, #108]	; (800b2b0 <HAL_COMP_IRQHandler+0xe0>)
 800b244:	4293      	cmp	r3, r2
 800b246:	d004      	beq.n	800b252 <HAL_COMP_IRQHandler+0x82>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	4a19      	ldr	r2, [pc, #100]	; (800b2b4 <HAL_COMP_IRQHandler+0xe4>)
 800b24e:	4293      	cmp	r3, r2
 800b250:	d108      	bne.n	800b264 <HAL_COMP_IRQHandler+0x94>
  {
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800b252:	68b8      	ldr	r0, [r7, #8]
 800b254:	f7ff fdc0 	bl	800add8 <LL_EXTI_IsActiveFlag_32_63>
 800b258:	4603      	mov	r3, r0
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d00a      	beq.n	800b274 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 800b25e:	2302      	movs	r3, #2
 800b260:	60fb      	str	r3, [r7, #12]
    if(LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 800b262:	e007      	b.n	800b274 <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 800b264:	68b8      	ldr	r0, [r7, #8]
 800b266:	f7ff fda1 	bl	800adac <LL_EXTI_IsActiveFlag_0_31>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d001      	beq.n	800b274 <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 800b270:	2301      	movs	r3, #1
 800b272:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif

  if(tmp_comp_exti_flag_set != 0UL)
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d00c      	beq.n	800b294 <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if(tmp_comp_exti_flag_set == 2UL)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2b02      	cmp	r3, #2
 800b27e:	d103      	bne.n	800b288 <HAL_COMP_IRQHandler+0xb8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 800b280:	68b8      	ldr	r0, [r7, #8]
 800b282:	f7ff fdcf 	bl	800ae24 <LL_EXTI_ClearFlag_32_63>
 800b286:	e002      	b.n	800b28e <HAL_COMP_IRQHandler+0xbe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800b288:	68b8      	ldr	r0, [r7, #8]
 800b28a:	f7ff fdbb 	bl	800ae04 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f7fb fa78 	bl	8006784 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 800b294:	bf00      	nop
 800b296:	3710      	adds	r7, #16
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	40010200 	.word	0x40010200
 800b2a0:	40010204 	.word	0x40010204
 800b2a4:	40010208 	.word	0x40010208
 800b2a8:	4001020c 	.word	0x4001020c
 800b2ac:	40010210 	.word	0x40010210
 800b2b0:	40010214 	.word	0x40010214
 800b2b4:	40010218 	.word	0x40010218

0800b2b8 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	0f9b      	lsrs	r3, r3, #30
 800b2c8:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	370c      	adds	r7, #12
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr

0800b2d8 <__NVIC_SetPriorityGrouping>:
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b085      	sub	sp, #20
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f003 0307 	and.w	r3, r3, #7
 800b2e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b2e8:	4b0c      	ldr	r3, [pc, #48]	; (800b31c <__NVIC_SetPriorityGrouping+0x44>)
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b2ee:	68ba      	ldr	r2, [r7, #8]
 800b2f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b2f4:	4013      	ands	r3, r2
 800b2f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b30a:	4a04      	ldr	r2, [pc, #16]	; (800b31c <__NVIC_SetPriorityGrouping+0x44>)
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	60d3      	str	r3, [r2, #12]
}
 800b310:	bf00      	nop
 800b312:	3714      	adds	r7, #20
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr
 800b31c:	e000ed00 	.word	0xe000ed00

0800b320 <__NVIC_GetPriorityGrouping>:
{
 800b320:	b480      	push	{r7}
 800b322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b324:	4b04      	ldr	r3, [pc, #16]	; (800b338 <__NVIC_GetPriorityGrouping+0x18>)
 800b326:	68db      	ldr	r3, [r3, #12]
 800b328:	0a1b      	lsrs	r3, r3, #8
 800b32a:	f003 0307 	and.w	r3, r3, #7
}
 800b32e:	4618      	mov	r0, r3
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr
 800b338:	e000ed00 	.word	0xe000ed00

0800b33c <__NVIC_EnableIRQ>:
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	4603      	mov	r3, r0
 800b344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	db0b      	blt.n	800b366 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b34e:	79fb      	ldrb	r3, [r7, #7]
 800b350:	f003 021f 	and.w	r2, r3, #31
 800b354:	4907      	ldr	r1, [pc, #28]	; (800b374 <__NVIC_EnableIRQ+0x38>)
 800b356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b35a:	095b      	lsrs	r3, r3, #5
 800b35c:	2001      	movs	r0, #1
 800b35e:	fa00 f202 	lsl.w	r2, r0, r2
 800b362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b366:	bf00      	nop
 800b368:	370c      	adds	r7, #12
 800b36a:	46bd      	mov	sp, r7
 800b36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b370:	4770      	bx	lr
 800b372:	bf00      	nop
 800b374:	e000e100 	.word	0xe000e100

0800b378 <__NVIC_DisableIRQ>:
{
 800b378:	b480      	push	{r7}
 800b37a:	b083      	sub	sp, #12
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	4603      	mov	r3, r0
 800b380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b386:	2b00      	cmp	r3, #0
 800b388:	db10      	blt.n	800b3ac <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b38a:	79fb      	ldrb	r3, [r7, #7]
 800b38c:	f003 021f 	and.w	r2, r3, #31
 800b390:	4909      	ldr	r1, [pc, #36]	; (800b3b8 <__NVIC_DisableIRQ+0x40>)
 800b392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b396:	095b      	lsrs	r3, r3, #5
 800b398:	2001      	movs	r0, #1
 800b39a:	fa00 f202 	lsl.w	r2, r0, r2
 800b39e:	3320      	adds	r3, #32
 800b3a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b3a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b3a8:	f3bf 8f6f 	isb	sy
}
 800b3ac:	bf00      	nop
 800b3ae:	370c      	adds	r7, #12
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr
 800b3b8:	e000e100 	.word	0xe000e100

0800b3bc <__NVIC_SetPriority>:
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	6039      	str	r1, [r7, #0]
 800b3c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b3c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	db0a      	blt.n	800b3e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	b2da      	uxtb	r2, r3
 800b3d4:	490c      	ldr	r1, [pc, #48]	; (800b408 <__NVIC_SetPriority+0x4c>)
 800b3d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b3da:	0112      	lsls	r2, r2, #4
 800b3dc:	b2d2      	uxtb	r2, r2
 800b3de:	440b      	add	r3, r1
 800b3e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b3e4:	e00a      	b.n	800b3fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	b2da      	uxtb	r2, r3
 800b3ea:	4908      	ldr	r1, [pc, #32]	; (800b40c <__NVIC_SetPriority+0x50>)
 800b3ec:	79fb      	ldrb	r3, [r7, #7]
 800b3ee:	f003 030f 	and.w	r3, r3, #15
 800b3f2:	3b04      	subs	r3, #4
 800b3f4:	0112      	lsls	r2, r2, #4
 800b3f6:	b2d2      	uxtb	r2, r2
 800b3f8:	440b      	add	r3, r1
 800b3fa:	761a      	strb	r2, [r3, #24]
}
 800b3fc:	bf00      	nop
 800b3fe:	370c      	adds	r7, #12
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr
 800b408:	e000e100 	.word	0xe000e100
 800b40c:	e000ed00 	.word	0xe000ed00

0800b410 <NVIC_EncodePriority>:
{
 800b410:	b480      	push	{r7}
 800b412:	b089      	sub	sp, #36	; 0x24
 800b414:	af00      	add	r7, sp, #0
 800b416:	60f8      	str	r0, [r7, #12]
 800b418:	60b9      	str	r1, [r7, #8]
 800b41a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	f003 0307 	and.w	r3, r3, #7
 800b422:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b424:	69fb      	ldr	r3, [r7, #28]
 800b426:	f1c3 0307 	rsb	r3, r3, #7
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	bf28      	it	cs
 800b42e:	2304      	movcs	r3, #4
 800b430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b432:	69fb      	ldr	r3, [r7, #28]
 800b434:	3304      	adds	r3, #4
 800b436:	2b06      	cmp	r3, #6
 800b438:	d902      	bls.n	800b440 <NVIC_EncodePriority+0x30>
 800b43a:	69fb      	ldr	r3, [r7, #28]
 800b43c:	3b03      	subs	r3, #3
 800b43e:	e000      	b.n	800b442 <NVIC_EncodePriority+0x32>
 800b440:	2300      	movs	r3, #0
 800b442:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b444:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b448:	69bb      	ldr	r3, [r7, #24]
 800b44a:	fa02 f303 	lsl.w	r3, r2, r3
 800b44e:	43da      	mvns	r2, r3
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	401a      	ands	r2, r3
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b458:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	fa01 f303 	lsl.w	r3, r1, r3
 800b462:	43d9      	mvns	r1, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b468:	4313      	orrs	r3, r2
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3724      	adds	r7, #36	; 0x24
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr
	...

0800b478 <SysTick_Config>:
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	3b01      	subs	r3, #1
 800b484:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b488:	d301      	bcc.n	800b48e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800b48a:	2301      	movs	r3, #1
 800b48c:	e00f      	b.n	800b4ae <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b48e:	4a0a      	ldr	r2, [pc, #40]	; (800b4b8 <SysTick_Config+0x40>)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	3b01      	subs	r3, #1
 800b494:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b496:	210f      	movs	r1, #15
 800b498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b49c:	f7ff ff8e 	bl	800b3bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b4a0:	4b05      	ldr	r3, [pc, #20]	; (800b4b8 <SysTick_Config+0x40>)
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b4a6:	4b04      	ldr	r3, [pc, #16]	; (800b4b8 <SysTick_Config+0x40>)
 800b4a8:	2207      	movs	r2, #7
 800b4aa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800b4ac:	2300      	movs	r3, #0
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3708      	adds	r7, #8
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	e000e010 	.word	0xe000e010

0800b4bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b082      	sub	sp, #8
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7ff ff07 	bl	800b2d8 <__NVIC_SetPriorityGrouping>
}
 800b4ca:	bf00      	nop
 800b4cc:	3708      	adds	r7, #8
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b4d2:	b580      	push	{r7, lr}
 800b4d4:	b086      	sub	sp, #24
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	4603      	mov	r3, r0
 800b4da:	60b9      	str	r1, [r7, #8]
 800b4dc:	607a      	str	r2, [r7, #4]
 800b4de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b4e0:	f7ff ff1e 	bl	800b320 <__NVIC_GetPriorityGrouping>
 800b4e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b4e6:	687a      	ldr	r2, [r7, #4]
 800b4e8:	68b9      	ldr	r1, [r7, #8]
 800b4ea:	6978      	ldr	r0, [r7, #20]
 800b4ec:	f7ff ff90 	bl	800b410 <NVIC_EncodePriority>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4f6:	4611      	mov	r1, r2
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	f7ff ff5f 	bl	800b3bc <__NVIC_SetPriority>
}
 800b4fe:	bf00      	nop
 800b500:	3718      	adds	r7, #24
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}

0800b506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b506:	b580      	push	{r7, lr}
 800b508:	b082      	sub	sp, #8
 800b50a:	af00      	add	r7, sp, #0
 800b50c:	4603      	mov	r3, r0
 800b50e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b514:	4618      	mov	r0, r3
 800b516:	f7ff ff11 	bl	800b33c <__NVIC_EnableIRQ>
}
 800b51a:	bf00      	nop
 800b51c:	3708      	adds	r7, #8
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}

0800b522 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800b522:	b580      	push	{r7, lr}
 800b524:	b082      	sub	sp, #8
 800b526:	af00      	add	r7, sp, #0
 800b528:	4603      	mov	r3, r0
 800b52a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800b52c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b530:	4618      	mov	r0, r3
 800b532:	f7ff ff21 	bl	800b378 <__NVIC_DisableIRQ>
}
 800b536:	bf00      	nop
 800b538:	3708      	adds	r7, #8
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}

0800b53e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b53e:	b580      	push	{r7, lr}
 800b540:	b082      	sub	sp, #8
 800b542:	af00      	add	r7, sp, #0
 800b544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f7ff ff96 	bl	800b478 <SysTick_Config>
 800b54c:	4603      	mov	r3, r0
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3708      	adds	r7, #8
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}

0800b556 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800b556:	b580      	push	{r7, lr}
 800b558:	b082      	sub	sp, #8
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d101      	bne.n	800b568 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800b564:	2301      	movs	r3, #1
 800b566:	e014      	b.n	800b592 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	791b      	ldrb	r3, [r3, #4]
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d105      	bne.n	800b57e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2200      	movs	r2, #0
 800b576:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800b578:	6878      	ldr	r0, [r7, #4]
 800b57a:	f7fc fa49 	bl	8007a10 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2202      	movs	r2, #2
 800b582:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2200      	movs	r2, #0
 800b588:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2201      	movs	r2, #1
 800b58e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800b590:	2300      	movs	r3, #0
}
 800b592:	4618      	mov	r0, r3
 800b594:	3708      	adds	r7, #8
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b082      	sub	sp, #8
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
 800b5a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	795b      	ldrb	r3, [r3, #5]
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d101      	bne.n	800b5b0 <HAL_DAC_Start+0x16>
 800b5ac:	2302      	movs	r3, #2
 800b5ae:	e043      	b.n	800b638 <HAL_DAC_Start+0x9e>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2202      	movs	r2, #2
 800b5ba:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	6819      	ldr	r1, [r3, #0]
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	f003 0310 	and.w	r3, r3, #16
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	409a      	lsls	r2, r3
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	430a      	orrs	r2, r1
 800b5d2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 800b5d4:	2001      	movs	r0, #1
 800b5d6:	f7fd fe65 	bl	80092a4 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d10f      	bne.n	800b600 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d11d      	bne.n	800b62a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	685a      	ldr	r2, [r3, #4]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f042 0201 	orr.w	r2, r2, #1
 800b5fc:	605a      	str	r2, [r3, #4]
 800b5fe:	e014      	b.n	800b62a <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	f003 0310 	and.w	r3, r3, #16
 800b610:	2102      	movs	r1, #2
 800b612:	fa01 f303 	lsl.w	r3, r1, r3
 800b616:	429a      	cmp	r2, r3
 800b618:	d107      	bne.n	800b62a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	685a      	ldr	r2, [r3, #4]
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f042 0202 	orr.w	r2, r2, #2
 800b628:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2201      	movs	r2, #1
 800b62e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2200      	movs	r2, #0
 800b634:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b636:	2300      	movs	r3, #0
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3708      	adds	r7, #8
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bd80      	pop	{r7, pc}

0800b640 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b086      	sub	sp, #24
 800b644:	af00      	add	r7, sp, #0
 800b646:	60f8      	str	r0, [r7, #12]
 800b648:	60b9      	str	r1, [r7, #8]
 800b64a:	607a      	str	r2, [r7, #4]
 800b64c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800b64e:	2300      	movs	r3, #0
 800b650:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	795b      	ldrb	r3, [r3, #5]
 800b656:	2b01      	cmp	r3, #1
 800b658:	d101      	bne.n	800b65e <HAL_DAC_Start_DMA+0x1e>
 800b65a:	2302      	movs	r3, #2
 800b65c:	e0a1      	b.n	800b7a2 <HAL_DAC_Start_DMA+0x162>
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2201      	movs	r2, #1
 800b662:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2202      	movs	r2, #2
 800b668:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d12a      	bne.n	800b6c6 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	689b      	ldr	r3, [r3, #8]
 800b674:	4a4d      	ldr	r2, [pc, #308]	; (800b7ac <HAL_DAC_Start_DMA+0x16c>)
 800b676:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	4a4c      	ldr	r2, [pc, #304]	; (800b7b0 <HAL_DAC_Start_DMA+0x170>)
 800b67e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	4a4b      	ldr	r2, [pc, #300]	; (800b7b4 <HAL_DAC_Start_DMA+0x174>)
 800b686:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	681a      	ldr	r2, [r3, #0]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b696:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800b698:	6a3b      	ldr	r3, [r7, #32]
 800b69a:	2b04      	cmp	r3, #4
 800b69c:	d009      	beq.n	800b6b2 <HAL_DAC_Start_DMA+0x72>
 800b69e:	2b08      	cmp	r3, #8
 800b6a0:	d00c      	beq.n	800b6bc <HAL_DAC_Start_DMA+0x7c>
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d000      	beq.n	800b6a8 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800b6a6:	e039      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	613b      	str	r3, [r7, #16]
        break;
 800b6b0:	e034      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	330c      	adds	r3, #12
 800b6b8:	613b      	str	r3, [r7, #16]
        break;
 800b6ba:	e02f      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	3310      	adds	r3, #16
 800b6c2:	613b      	str	r3, [r7, #16]
        break;
 800b6c4:	e02a      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	68db      	ldr	r3, [r3, #12]
 800b6ca:	4a3b      	ldr	r2, [pc, #236]	; (800b7b8 <HAL_DAC_Start_DMA+0x178>)
 800b6cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	68db      	ldr	r3, [r3, #12]
 800b6d2:	4a3a      	ldr	r2, [pc, #232]	; (800b7bc <HAL_DAC_Start_DMA+0x17c>)
 800b6d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	68db      	ldr	r3, [r3, #12]
 800b6da:	4a39      	ldr	r2, [pc, #228]	; (800b7c0 <HAL_DAC_Start_DMA+0x180>)
 800b6dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	681a      	ldr	r2, [r3, #0]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b6ec:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800b6ee:	6a3b      	ldr	r3, [r7, #32]
 800b6f0:	2b04      	cmp	r3, #4
 800b6f2:	d009      	beq.n	800b708 <HAL_DAC_Start_DMA+0xc8>
 800b6f4:	2b08      	cmp	r3, #8
 800b6f6:	d00c      	beq.n	800b712 <HAL_DAC_Start_DMA+0xd2>
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d000      	beq.n	800b6fe <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800b6fc:	e00e      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	3314      	adds	r3, #20
 800b704:	613b      	str	r3, [r7, #16]
        break;
 800b706:	e009      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	3318      	adds	r3, #24
 800b70e:	613b      	str	r3, [r7, #16]
        break;
 800b710:	e004      	b.n	800b71c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	331c      	adds	r3, #28
 800b718:	613b      	str	r3, [r7, #16]
        break;
 800b71a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d111      	bne.n	800b746 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	681a      	ldr	r2, [r3, #0]
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b730:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	6898      	ldr	r0, [r3, #8]
 800b736:	6879      	ldr	r1, [r7, #4]
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	693a      	ldr	r2, [r7, #16]
 800b73c:	f000 fbd2 	bl	800bee4 <HAL_DMA_Start_IT>
 800b740:	4603      	mov	r3, r0
 800b742:	75fb      	strb	r3, [r7, #23]
 800b744:	e010      	b.n	800b768 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	681a      	ldr	r2, [r3, #0]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800b754:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	68d8      	ldr	r0, [r3, #12]
 800b75a:	6879      	ldr	r1, [r7, #4]
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	693a      	ldr	r2, [r7, #16]
 800b760:	f000 fbc0 	bl	800bee4 <HAL_DMA_Start_IT>
 800b764:	4603      	mov	r3, r0
 800b766:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2200      	movs	r2, #0
 800b76c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800b76e:	7dfb      	ldrb	r3, [r7, #23]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10f      	bne.n	800b794 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6819      	ldr	r1, [r3, #0]
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	f003 0310 	and.w	r3, r3, #16
 800b780:	2201      	movs	r2, #1
 800b782:	409a      	lsls	r2, r3
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	430a      	orrs	r2, r1
 800b78a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 800b78c:	2001      	movs	r0, #1
 800b78e:	f7fd fd89 	bl	80092a4 <HAL_Delay>
 800b792:	e005      	b.n	800b7a0 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	691b      	ldr	r3, [r3, #16]
 800b798:	f043 0204 	orr.w	r2, r3, #4
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800b7a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3718      	adds	r7, #24
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
 800b7aa:	bf00      	nop
 800b7ac:	0800bc81 	.word	0x0800bc81
 800b7b0:	0800bca3 	.word	0x0800bca3
 800b7b4:	0800bcbf 	.word	0x0800bcbf
 800b7b8:	0800bd29 	.word	0x0800bd29
 800b7bc:	0800bd4b 	.word	0x0800bd4b
 800b7c0:	0800bd67 	.word	0x0800bd67

0800b7c4 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b084      	sub	sp, #16
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
 800b7cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	6819      	ldr	r1, [r3, #0]
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	f003 0310 	and.w	r3, r3, #16
 800b7da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b7de:	fa02 f303 	lsl.w	r3, r2, r3
 800b7e2:	43da      	mvns	r2, r3
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	400a      	ands	r2, r1
 800b7ea:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	6819      	ldr	r1, [r3, #0]
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	f003 0310 	and.w	r3, r3, #16
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b7fe:	43da      	mvns	r2, r3
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	400a      	ands	r2, r1
 800b806:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800b808:	2001      	movs	r0, #1
 800b80a:	f7fd fd4b 	bl	80092a4 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d10f      	bne.n	800b834 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	689b      	ldr	r3, [r3, #8]
 800b818:	4618      	mov	r0, r3
 800b81a:	f000 fbde 	bl	800bfda <HAL_DMA_Abort>
 800b81e:	4603      	mov	r3, r0
 800b820:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b830:	601a      	str	r2, [r3, #0]
 800b832:	e00e      	b.n	800b852 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	68db      	ldr	r3, [r3, #12]
 800b838:	4618      	mov	r0, r3
 800b83a:	f000 fbce 	bl	800bfda <HAL_DMA_Abort>
 800b83e:	4603      	mov	r3, r0
 800b840:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800b850:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800b852:	7bfb      	ldrb	r3, [r7, #15]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d003      	beq.n	800b860 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2204      	movs	r2, #4
 800b85c:	711a      	strb	r2, [r3, #4]
 800b85e:	e002      	b.n	800b866 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2201      	movs	r2, #1
 800b864:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800b866:	7bfb      	ldrb	r3, [r7, #15]
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3710      	adds	r7, #16
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800b870:	b480      	push	{r7}
 800b872:	b087      	sub	sp, #28
 800b874:	af00      	add	r7, sp, #0
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	607a      	str	r2, [r7, #4]
 800b87c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800b87e:	2300      	movs	r3, #0
 800b880:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	2b00      	cmp	r3, #0
 800b892:	d105      	bne.n	800b8a0 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800b894:	697a      	ldr	r2, [r7, #20]
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	4413      	add	r3, r2
 800b89a:	3308      	adds	r3, #8
 800b89c:	617b      	str	r3, [r7, #20]
 800b89e:	e004      	b.n	800b8aa <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800b8a0:	697a      	ldr	r2, [r7, #20]
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4413      	add	r3, r2
 800b8a6:	3314      	adds	r3, #20
 800b8a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800b8b2:	2300      	movs	r3, #0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	371c      	adds	r7, #28
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr

0800b8c0 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b083      	sub	sp, #12
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800b8c8:	bf00      	nop
 800b8ca:	370c      	adds	r7, #12
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d2:	4770      	bx	lr

0800b8d4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b083      	sub	sp, #12
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800b8dc:	bf00      	nop
 800b8de:	370c      	adds	r7, #12
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e6:	4770      	bx	lr

0800b8e8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b083      	sub	sp, #12
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800b8f0:	bf00      	nop
 800b8f2:	370c      	adds	r7, #12
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b083      	sub	sp, #12
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d103      	bne.n	800b914 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b912:	e002      	b.n	800b91a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	370c      	adds	r7, #12
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
	...

0800b928 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b08a      	sub	sp, #40	; 0x28
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	60b9      	str	r1, [r7, #8]
 800b932:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800b934:	2300      	movs	r3, #0
 800b936:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	795b      	ldrb	r3, [r3, #5]
 800b93c:	2b01      	cmp	r3, #1
 800b93e:	d101      	bne.n	800b944 <HAL_DAC_ConfigChannel+0x1c>
 800b940:	2302      	movs	r3, #2
 800b942:	e194      	b.n	800bc6e <HAL_DAC_ConfigChannel+0x346>
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	2201      	movs	r2, #1
 800b948:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2202      	movs	r2, #2
 800b94e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	2b04      	cmp	r3, #4
 800b956:	d174      	bne.n	800ba42 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d137      	bne.n	800b9ce <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800b95e:	f7fd fc95 	bl	800928c <HAL_GetTick>
 800b962:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b964:	e011      	b.n	800b98a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b966:	f7fd fc91 	bl	800928c <HAL_GetTick>
 800b96a:	4602      	mov	r2, r0
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	1ad3      	subs	r3, r2, r3
 800b970:	2b01      	cmp	r3, #1
 800b972:	d90a      	bls.n	800b98a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	691b      	ldr	r3, [r3, #16]
 800b978:	f043 0208 	orr.w	r2, r3, #8
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	2203      	movs	r2, #3
 800b984:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800b986:	2303      	movs	r3, #3
 800b988:	e171      	b.n	800bc6e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b990:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b994:	2b00      	cmp	r3, #0
 800b996:	d1e6      	bne.n	800b966 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800b998:	2001      	movs	r0, #1
 800b99a:	f7fd fc83 	bl	80092a4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	68ba      	ldr	r2, [r7, #8]
 800b9a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b9a6:	641a      	str	r2, [r3, #64]	; 0x40
 800b9a8:	e01e      	b.n	800b9e8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800b9aa:	f7fd fc6f 	bl	800928c <HAL_GetTick>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	69fb      	ldr	r3, [r7, #28]
 800b9b2:	1ad3      	subs	r3, r2, r3
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	d90a      	bls.n	800b9ce <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	691b      	ldr	r3, [r3, #16]
 800b9bc:	f043 0208 	orr.w	r2, r3, #8
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2203      	movs	r2, #3
 800b9c8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800b9ca:	2303      	movs	r3, #3
 800b9cc:	e14f      	b.n	800bc6e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	dbe8      	blt.n	800b9aa <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800b9d8:	2001      	movs	r0, #1
 800b9da:	f7fd fc63 	bl	80092a4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68ba      	ldr	r2, [r7, #8]
 800b9e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b9e6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	f003 0310 	and.w	r3, r3, #16
 800b9f4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800b9f8:	fa01 f303 	lsl.w	r3, r1, r3
 800b9fc:	43db      	mvns	r3, r3
 800b9fe:	ea02 0103 	and.w	r1, r2, r3
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f003 0310 	and.w	r3, r3, #16
 800ba0c:	409a      	lsls	r2, r3
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	430a      	orrs	r2, r1
 800ba14:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f003 0310 	and.w	r3, r3, #16
 800ba22:	21ff      	movs	r1, #255	; 0xff
 800ba24:	fa01 f303 	lsl.w	r3, r1, r3
 800ba28:	43db      	mvns	r3, r3
 800ba2a:	ea02 0103 	and.w	r1, r2, r3
 800ba2e:	68bb      	ldr	r3, [r7, #8]
 800ba30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f003 0310 	and.w	r3, r3, #16
 800ba38:	409a      	lsls	r2, r3
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	430a      	orrs	r2, r1
 800ba40:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	69db      	ldr	r3, [r3, #28]
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d11d      	bne.n	800ba86 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba50:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f003 0310 	and.w	r3, r3, #16
 800ba58:	221f      	movs	r2, #31
 800ba5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ba5e:	43db      	mvns	r3, r3
 800ba60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba62:	4013      	ands	r3, r2
 800ba64:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
 800ba6a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f003 0310 	and.w	r3, r3, #16
 800ba72:	69ba      	ldr	r2, [r7, #24]
 800ba74:	fa02 f303 	lsl.w	r3, r2, r3
 800ba78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba84:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba8c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f003 0310 	and.w	r3, r3, #16
 800ba94:	2207      	movs	r2, #7
 800ba96:	fa02 f303 	lsl.w	r3, r2, r3
 800ba9a:	43db      	mvns	r3, r3
 800ba9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba9e:	4013      	ands	r3, r2
 800baa0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	699b      	ldr	r3, [r3, #24]
 800baa6:	f003 0301 	and.w	r3, r3, #1
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d002      	beq.n	800bab4 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 800baae:	2300      	movs	r3, #0
 800bab0:	623b      	str	r3, [r7, #32]
 800bab2:	e011      	b.n	800bad8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	699b      	ldr	r3, [r3, #24]
 800bab8:	f003 0302 	and.w	r3, r3, #2
 800babc:	2b00      	cmp	r3, #0
 800babe:	d002      	beq.n	800bac6 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800bac0:	2301      	movs	r3, #1
 800bac2:	623b      	str	r3, [r7, #32]
 800bac4:	e008      	b.n	800bad8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	695b      	ldr	r3, [r3, #20]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d102      	bne.n	800bad4 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800bace:	2301      	movs	r3, #1
 800bad0:	623b      	str	r3, [r7, #32]
 800bad2:	e001      	b.n	800bad8 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800bad4:	2300      	movs	r3, #0
 800bad6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	689a      	ldr	r2, [r3, #8]
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	695b      	ldr	r3, [r3, #20]
 800bae0:	4313      	orrs	r3, r2
 800bae2:	6a3a      	ldr	r2, [r7, #32]
 800bae4:	4313      	orrs	r3, r2
 800bae6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f003 0310 	and.w	r3, r3, #16
 800baee:	f44f 7280 	mov.w	r2, #256	; 0x100
 800baf2:	fa02 f303 	lsl.w	r3, r2, r3
 800baf6:	43db      	mvns	r3, r3
 800baf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bafa:	4013      	ands	r3, r2
 800bafc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	791b      	ldrb	r3, [r3, #4]
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d102      	bne.n	800bb0c <HAL_DAC_ConfigChannel+0x1e4>
 800bb06:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb0a:	e000      	b.n	800bb0e <HAL_DAC_ConfigChannel+0x1e6>
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	69ba      	ldr	r2, [r7, #24]
 800bb10:	4313      	orrs	r3, r2
 800bb12:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f003 0310 	and.w	r3, r3, #16
 800bb1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bb1e:	fa02 f303 	lsl.w	r3, r2, r3
 800bb22:	43db      	mvns	r3, r3
 800bb24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb26:	4013      	ands	r3, r2
 800bb28:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	795b      	ldrb	r3, [r3, #5]
 800bb2e:	2b01      	cmp	r3, #1
 800bb30:	d102      	bne.n	800bb38 <HAL_DAC_ConfigChannel+0x210>
 800bb32:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb36:	e000      	b.n	800bb3a <HAL_DAC_ConfigChannel+0x212>
 800bb38:	2300      	movs	r3, #0
 800bb3a:	69ba      	ldr	r2, [r7, #24]
 800bb3c:	4313      	orrs	r3, r2
 800bb3e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800bb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb42:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800bb46:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	2b02      	cmp	r3, #2
 800bb4e:	d114      	bne.n	800bb7a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800bb50:	f001 fc28 	bl	800d3a4 <HAL_RCC_GetHCLKFreq>
 800bb54:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	4a47      	ldr	r2, [pc, #284]	; (800bc78 <HAL_DAC_ConfigChannel+0x350>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d904      	bls.n	800bb68 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb64:	627b      	str	r3, [r7, #36]	; 0x24
 800bb66:	e00d      	b.n	800bb84 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	4a44      	ldr	r2, [pc, #272]	; (800bc7c <HAL_DAC_ConfigChannel+0x354>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d909      	bls.n	800bb84 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800bb70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bb76:	627b      	str	r3, [r7, #36]	; 0x24
 800bb78:	e004      	b.n	800bb84 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb80:	4313      	orrs	r3, r2
 800bb82:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f003 0310 	and.w	r3, r3, #16
 800bb8a:	69ba      	ldr	r2, [r7, #24]
 800bb8c:	fa02 f303 	lsl.w	r3, r2, r3
 800bb90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb92:	4313      	orrs	r3, r2
 800bb94:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	6819      	ldr	r1, [r3, #0]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f003 0310 	and.w	r3, r3, #16
 800bbaa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bbae:	fa02 f303 	lsl.w	r3, r2, r3
 800bbb2:	43da      	mvns	r2, r3
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	400a      	ands	r2, r1
 800bbba:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f003 0310 	and.w	r3, r3, #16
 800bbca:	f640 72fe 	movw	r2, #4094	; 0xffe
 800bbce:	fa02 f303 	lsl.w	r3, r2, r3
 800bbd2:	43db      	mvns	r3, r3
 800bbd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbd6:	4013      	ands	r3, r2
 800bbd8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f003 0310 	and.w	r3, r3, #16
 800bbe6:	69ba      	ldr	r2, [r7, #24]
 800bbe8:	fa02 f303 	lsl.w	r3, r2, r3
 800bbec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbf8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	6819      	ldr	r1, [r3, #0]
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f003 0310 	and.w	r3, r3, #16
 800bc06:	22c0      	movs	r2, #192	; 0xc0
 800bc08:	fa02 f303 	lsl.w	r3, r2, r3
 800bc0c:	43da      	mvns	r2, r3
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	400a      	ands	r2, r1
 800bc14:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800bc16:	68bb      	ldr	r3, [r7, #8]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	089b      	lsrs	r3, r3, #2
 800bc1c:	f003 030f 	and.w	r3, r3, #15
 800bc20:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	691b      	ldr	r3, [r3, #16]
 800bc26:	089b      	lsrs	r3, r3, #2
 800bc28:	021b      	lsls	r3, r3, #8
 800bc2a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800bc2e:	69ba      	ldr	r2, [r7, #24]
 800bc30:	4313      	orrs	r3, r2
 800bc32:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f003 0310 	and.w	r3, r3, #16
 800bc40:	f640 710f 	movw	r1, #3855	; 0xf0f
 800bc44:	fa01 f303 	lsl.w	r3, r1, r3
 800bc48:	43db      	mvns	r3, r3
 800bc4a:	ea02 0103 	and.w	r1, r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	f003 0310 	and.w	r3, r3, #16
 800bc54:	69ba      	ldr	r2, [r7, #24]
 800bc56:	409a      	lsls	r2, r3
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	430a      	orrs	r2, r1
 800bc5e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2201      	movs	r2, #1
 800bc64:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800bc6c:	2300      	movs	r3, #0
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	3728      	adds	r7, #40	; 0x28
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}
 800bc76:	bf00      	nop
 800bc78:	09896800 	.word	0x09896800
 800bc7c:	04c4b400 	.word	0x04c4b400

0800bc80 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b084      	sub	sp, #16
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc8c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f7ff fe16 	bl	800b8c0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2201      	movs	r2, #1
 800bc98:	711a      	strb	r2, [r3, #4]
}
 800bc9a:	bf00      	nop
 800bc9c:	3710      	adds	r7, #16
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}

0800bca2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800bca2:	b580      	push	{r7, lr}
 800bca4:	b084      	sub	sp, #16
 800bca6:	af00      	add	r7, sp, #0
 800bca8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcae:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800bcb0:	68f8      	ldr	r0, [r7, #12]
 800bcb2:	f7ff fe0f 	bl	800b8d4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800bcb6:	bf00      	nop
 800bcb8:	3710      	adds	r7, #16
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}

0800bcbe <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800bcbe:	b580      	push	{r7, lr}
 800bcc0:	b084      	sub	sp, #16
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bcca:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	691b      	ldr	r3, [r3, #16]
 800bcd0:	f043 0204 	orr.w	r2, r3, #4
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800bcd8:	68f8      	ldr	r0, [r7, #12]
 800bcda:	f7ff fe05 	bl	800b8e8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	2201      	movs	r2, #1
 800bce2:	711a      	strb	r2, [r3, #4]
}
 800bce4:	bf00      	nop
 800bce6:	3710      	adds	r7, #16
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800bcec:	b480      	push	{r7}
 800bcee:	b083      	sub	sp, #12
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800bcf4:	bf00      	nop
 800bcf6:	370c      	adds	r7, #12
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfe:	4770      	bx	lr

0800bd00 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800bd00:	b480      	push	{r7}
 800bd02:	b083      	sub	sp, #12
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800bd08:	bf00      	nop
 800bd0a:	370c      	adds	r7, #12
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b083      	sub	sp, #12
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800bd1c:	bf00      	nop
 800bd1e:	370c      	adds	r7, #12
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr

0800bd28 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b084      	sub	sp, #16
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd34:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800bd36:	68f8      	ldr	r0, [r7, #12]
 800bd38:	f7ff ffd8 	bl	800bcec <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2201      	movs	r2, #1
 800bd40:	711a      	strb	r2, [r3, #4]
}
 800bd42:	bf00      	nop
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800bd4a:	b580      	push	{r7, lr}
 800bd4c:	b084      	sub	sp, #16
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd56:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	f7ff ffd1 	bl	800bd00 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800bd5e:	bf00      	nop
 800bd60:	3710      	adds	r7, #16
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}

0800bd66 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800bd66:	b580      	push	{r7, lr}
 800bd68:	b084      	sub	sp, #16
 800bd6a:	af00      	add	r7, sp, #0
 800bd6c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd72:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	691b      	ldr	r3, [r3, #16]
 800bd78:	f043 0204 	orr.w	r2, r3, #4
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800bd80:	68f8      	ldr	r0, [r7, #12]
 800bd82:	f7ff ffc7 	bl	800bd14 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	2201      	movs	r2, #1
 800bd8a:	711a      	strb	r2, [r3, #4]
}
 800bd8c:	bf00      	nop
 800bd8e:	3710      	adds	r7, #16
 800bd90:	46bd      	mov	sp, r7
 800bd92:	bd80      	pop	{r7, pc}

0800bd94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d101      	bne.n	800bda6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	e08d      	b.n	800bec2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	461a      	mov	r2, r3
 800bdac:	4b47      	ldr	r3, [pc, #284]	; (800becc <HAL_DMA_Init+0x138>)
 800bdae:	429a      	cmp	r2, r3
 800bdb0:	d80f      	bhi.n	800bdd2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	4b45      	ldr	r3, [pc, #276]	; (800bed0 <HAL_DMA_Init+0x13c>)
 800bdba:	4413      	add	r3, r2
 800bdbc:	4a45      	ldr	r2, [pc, #276]	; (800bed4 <HAL_DMA_Init+0x140>)
 800bdbe:	fba2 2303 	umull	r2, r3, r2, r3
 800bdc2:	091b      	lsrs	r3, r3, #4
 800bdc4:	009a      	lsls	r2, r3, #2
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	4a42      	ldr	r2, [pc, #264]	; (800bed8 <HAL_DMA_Init+0x144>)
 800bdce:	641a      	str	r2, [r3, #64]	; 0x40
 800bdd0:	e00e      	b.n	800bdf0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	461a      	mov	r2, r3
 800bdd8:	4b40      	ldr	r3, [pc, #256]	; (800bedc <HAL_DMA_Init+0x148>)
 800bdda:	4413      	add	r3, r2
 800bddc:	4a3d      	ldr	r2, [pc, #244]	; (800bed4 <HAL_DMA_Init+0x140>)
 800bdde:	fba2 2303 	umull	r2, r3, r2, r3
 800bde2:	091b      	lsrs	r3, r3, #4
 800bde4:	009a      	lsls	r2, r3, #2
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	4a3c      	ldr	r2, [pc, #240]	; (800bee0 <HAL_DMA_Init+0x14c>)
 800bdee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2202      	movs	r2, #2
 800bdf4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800be06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800be14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	691b      	ldr	r3, [r3, #16]
 800be1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800be20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	699b      	ldr	r3, [r3, #24]
 800be26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800be2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6a1b      	ldr	r3, [r3, #32]
 800be32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800be34:	68fa      	ldr	r2, [r7, #12]
 800be36:	4313      	orrs	r3, r2
 800be38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	68fa      	ldr	r2, [r7, #12]
 800be40:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f000 fa76 	bl	800c334 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	689b      	ldr	r3, [r3, #8]
 800be4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800be50:	d102      	bne.n	800be58 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	685a      	ldr	r2, [r3, #4]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be60:	b2d2      	uxtb	r2, r2
 800be62:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800be6c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d010      	beq.n	800be98 <HAL_DMA_Init+0x104>
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	685b      	ldr	r3, [r3, #4]
 800be7a:	2b04      	cmp	r3, #4
 800be7c:	d80c      	bhi.n	800be98 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f000 fa96 	bl	800c3b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be88:	2200      	movs	r2, #0
 800be8a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be90:	687a      	ldr	r2, [r7, #4]
 800be92:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800be94:	605a      	str	r2, [r3, #4]
 800be96:	e008      	b.n	800beaa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2200      	movs	r2, #0
 800be9c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2200      	movs	r2, #0
 800bea2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2200      	movs	r2, #0
 800bea8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2200      	movs	r2, #0
 800bebc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800bec0:	2300      	movs	r3, #0
}
 800bec2:	4618      	mov	r0, r3
 800bec4:	3710      	adds	r7, #16
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}
 800beca:	bf00      	nop
 800becc:	40020407 	.word	0x40020407
 800bed0:	bffdfff8 	.word	0xbffdfff8
 800bed4:	cccccccd 	.word	0xcccccccd
 800bed8:	40020000 	.word	0x40020000
 800bedc:	bffdfbf8 	.word	0xbffdfbf8
 800bee0:	40020400 	.word	0x40020400

0800bee4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b086      	sub	sp, #24
 800bee8:	af00      	add	r7, sp, #0
 800beea:	60f8      	str	r0, [r7, #12]
 800beec:	60b9      	str	r1, [r7, #8]
 800beee:	607a      	str	r2, [r7, #4]
 800bef0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bef2:	2300      	movs	r3, #0
 800bef4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800befc:	2b01      	cmp	r3, #1
 800befe:	d101      	bne.n	800bf04 <HAL_DMA_Start_IT+0x20>
 800bf00:	2302      	movs	r3, #2
 800bf02:	e066      	b.n	800bfd2 <HAL_DMA_Start_IT+0xee>
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2201      	movs	r2, #1
 800bf08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	2b01      	cmp	r3, #1
 800bf16:	d155      	bne.n	800bfc4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	2202      	movs	r2, #2
 800bf1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	2200      	movs	r2, #0
 800bf24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	681a      	ldr	r2, [r3, #0]
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	f022 0201 	bic.w	r2, r2, #1
 800bf34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	687a      	ldr	r2, [r7, #4]
 800bf3a:	68b9      	ldr	r1, [r7, #8]
 800bf3c:	68f8      	ldr	r0, [r7, #12]
 800bf3e:	f000 f9bb 	bl	800c2b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d008      	beq.n	800bf5c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	681a      	ldr	r2, [r3, #0]
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f042 020e 	orr.w	r2, r2, #14
 800bf58:	601a      	str	r2, [r3, #0]
 800bf5a:	e00f      	b.n	800bf7c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	681a      	ldr	r2, [r3, #0]
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f022 0204 	bic.w	r2, r2, #4
 800bf6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	681a      	ldr	r2, [r3, #0]
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f042 020a 	orr.w	r2, r2, #10
 800bf7a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d007      	beq.n	800bf9a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf8e:	681a      	ldr	r2, [r3, #0]
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bf98:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d007      	beq.n	800bfb2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfa6:	681a      	ldr	r2, [r3, #0]
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bfb0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	681a      	ldr	r2, [r3, #0]
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f042 0201 	orr.w	r2, r2, #1
 800bfc0:	601a      	str	r2, [r3, #0]
 800bfc2:	e005      	b.n	800bfd0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800bfcc:	2302      	movs	r3, #2
 800bfce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800bfd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3718      	adds	r7, #24
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bfda:	b480      	push	{r7}
 800bfdc:	b085      	sub	sp, #20
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bfec:	b2db      	uxtb	r3, r3
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	d005      	beq.n	800bffe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2204      	movs	r2, #4
 800bff6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800bff8:	2301      	movs	r3, #1
 800bffa:	73fb      	strb	r3, [r7, #15]
 800bffc:	e037      	b.n	800c06e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	f022 020e 	bic.w	r2, r2, #14
 800c00c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c018:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c01c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f022 0201 	bic.w	r2, r2, #1
 800c02c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c032:	f003 021f 	and.w	r2, r3, #31
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c03a:	2101      	movs	r1, #1
 800c03c:	fa01 f202 	lsl.w	r2, r1, r2
 800c040:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c046:	687a      	ldr	r2, [r7, #4]
 800c048:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800c04a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c050:	2b00      	cmp	r3, #0
 800c052:	d00c      	beq.n	800c06e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c058:	681a      	ldr	r2, [r3, #0]
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c05e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c062:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c068:	687a      	ldr	r2, [r7, #4]
 800c06a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800c06c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2201      	movs	r2, #1
 800c072:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	2200      	movs	r2, #0
 800c07a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800c07e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c080:	4618      	mov	r0, r3
 800c082:	3714      	adds	r7, #20
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr

0800c08c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c094:	2300      	movs	r3, #0
 800c096:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800c09e:	b2db      	uxtb	r3, r3
 800c0a0:	2b02      	cmp	r3, #2
 800c0a2:	d00d      	beq.n	800c0c0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2204      	movs	r2, #4
 800c0a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	73fb      	strb	r3, [r7, #15]
 800c0be:	e047      	b.n	800c150 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f022 020e 	bic.w	r2, r2, #14
 800c0ce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	681a      	ldr	r2, [r3, #0]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	f022 0201 	bic.w	r2, r2, #1
 800c0de:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0e4:	681a      	ldr	r2, [r3, #0]
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c0ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0f4:	f003 021f 	and.w	r2, r3, #31
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0fc:	2101      	movs	r1, #1
 800c0fe:	fa01 f202 	lsl.w	r2, r1, r2
 800c102:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c108:	687a      	ldr	r2, [r7, #4]
 800c10a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800c10c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00c      	beq.n	800c130 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c11a:	681a      	ldr	r2, [r3, #0]
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c120:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c124:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c12a:	687a      	ldr	r2, [r7, #4]
 800c12c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800c12e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2201      	movs	r2, #1
 800c134:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c144:	2b00      	cmp	r3, #0
 800c146:	d003      	beq.n	800c150 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	4798      	blx	r3
    }
  }
  return status;
 800c150:	7bfb      	ldrb	r3, [r7, #15]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3710      	adds	r7, #16
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}

0800c15a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c15a:	b580      	push	{r7, lr}
 800c15c:	b084      	sub	sp, #16
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c176:	f003 031f 	and.w	r3, r3, #31
 800c17a:	2204      	movs	r2, #4
 800c17c:	409a      	lsls	r2, r3
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	4013      	ands	r3, r2
 800c182:	2b00      	cmp	r3, #0
 800c184:	d026      	beq.n	800c1d4 <HAL_DMA_IRQHandler+0x7a>
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	f003 0304 	and.w	r3, r3, #4
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d021      	beq.n	800c1d4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f003 0320 	and.w	r3, r3, #32
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d107      	bne.n	800c1ae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	681a      	ldr	r2, [r3, #0]
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f022 0204 	bic.w	r2, r2, #4
 800c1ac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1b2:	f003 021f 	and.w	r2, r3, #31
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1ba:	2104      	movs	r1, #4
 800c1bc:	fa01 f202 	lsl.w	r2, r1, r2
 800c1c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d071      	beq.n	800c2ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800c1d2:	e06c      	b.n	800c2ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1d8:	f003 031f 	and.w	r3, r3, #31
 800c1dc:	2202      	movs	r2, #2
 800c1de:	409a      	lsls	r2, r3
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	4013      	ands	r3, r2
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d02e      	beq.n	800c246 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	f003 0302 	and.w	r3, r3, #2
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d029      	beq.n	800c246 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f003 0320 	and.w	r3, r3, #32
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d10b      	bne.n	800c218 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	681a      	ldr	r2, [r3, #0]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f022 020a 	bic.w	r2, r2, #10
 800c20e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2201      	movs	r2, #1
 800c214:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c21c:	f003 021f 	and.w	r2, r3, #31
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c224:	2102      	movs	r1, #2
 800c226:	fa01 f202 	lsl.w	r2, r1, r2
 800c22a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	2200      	movs	r2, #0
 800c230:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d038      	beq.n	800c2ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c240:	6878      	ldr	r0, [r7, #4]
 800c242:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800c244:	e033      	b.n	800c2ae <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c24a:	f003 031f 	and.w	r3, r3, #31
 800c24e:	2208      	movs	r2, #8
 800c250:	409a      	lsls	r2, r3
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	4013      	ands	r3, r2
 800c256:	2b00      	cmp	r3, #0
 800c258:	d02a      	beq.n	800c2b0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	f003 0308 	and.w	r3, r3, #8
 800c260:	2b00      	cmp	r3, #0
 800c262:	d025      	beq.n	800c2b0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f022 020e 	bic.w	r2, r2, #14
 800c272:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c278:	f003 021f 	and.w	r2, r3, #31
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c280:	2101      	movs	r1, #1
 800c282:	fa01 f202 	lsl.w	r2, r1, r2
 800c286:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2201      	movs	r2, #1
 800c28c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2201      	movs	r2, #1
 800c292:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2200      	movs	r2, #0
 800c29a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d004      	beq.n	800c2b0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800c2ae:	bf00      	nop
 800c2b0:	bf00      	nop
}
 800c2b2:	3710      	adds	r7, #16
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c2b8:	b480      	push	{r7}
 800c2ba:	b085      	sub	sp, #20
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	60f8      	str	r0, [r7, #12]
 800c2c0:	60b9      	str	r1, [r7, #8]
 800c2c2:	607a      	str	r2, [r7, #4]
 800c2c4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c2ca:	68fa      	ldr	r2, [r7, #12]
 800c2cc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800c2ce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d004      	beq.n	800c2e2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2dc:	68fa      	ldr	r2, [r7, #12]
 800c2de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800c2e0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2e6:	f003 021f 	and.w	r2, r3, #31
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ee:	2101      	movs	r1, #1
 800c2f0:	fa01 f202 	lsl.w	r2, r1, r2
 800c2f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	683a      	ldr	r2, [r7, #0]
 800c2fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	2b10      	cmp	r3, #16
 800c304:	d108      	bne.n	800c318 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	68ba      	ldr	r2, [r7, #8]
 800c314:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800c316:	e007      	b.n	800c328 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	68ba      	ldr	r2, [r7, #8]
 800c31e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	687a      	ldr	r2, [r7, #4]
 800c326:	60da      	str	r2, [r3, #12]
}
 800c328:	bf00      	nop
 800c32a:	3714      	adds	r7, #20
 800c32c:	46bd      	mov	sp, r7
 800c32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c332:	4770      	bx	lr

0800c334 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c334:	b480      	push	{r7}
 800c336:	b087      	sub	sp, #28
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	461a      	mov	r2, r3
 800c342:	4b16      	ldr	r3, [pc, #88]	; (800c39c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800c344:	429a      	cmp	r2, r3
 800c346:	d802      	bhi.n	800c34e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800c348:	4b15      	ldr	r3, [pc, #84]	; (800c3a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800c34a:	617b      	str	r3, [r7, #20]
 800c34c:	e001      	b.n	800c352 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800c34e:	4b15      	ldr	r3, [pc, #84]	; (800c3a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800c350:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	b2db      	uxtb	r3, r3
 800c35c:	3b08      	subs	r3, #8
 800c35e:	4a12      	ldr	r2, [pc, #72]	; (800c3a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800c360:	fba2 2303 	umull	r2, r3, r2, r3
 800c364:	091b      	lsrs	r3, r3, #4
 800c366:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c36c:	089b      	lsrs	r3, r3, #2
 800c36e:	009a      	lsls	r2, r3, #2
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	4413      	add	r3, r2
 800c374:	461a      	mov	r2, r3
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	4a0b      	ldr	r2, [pc, #44]	; (800c3ac <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800c37e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	f003 031f 	and.w	r3, r3, #31
 800c386:	2201      	movs	r2, #1
 800c388:	409a      	lsls	r2, r3
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800c38e:	bf00      	nop
 800c390:	371c      	adds	r7, #28
 800c392:	46bd      	mov	sp, r7
 800c394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c398:	4770      	bx	lr
 800c39a:	bf00      	nop
 800c39c:	40020407 	.word	0x40020407
 800c3a0:	40020800 	.word	0x40020800
 800c3a4:	40020820 	.word	0x40020820
 800c3a8:	cccccccd 	.word	0xcccccccd
 800c3ac:	40020880 	.word	0x40020880

0800c3b0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	b2db      	uxtb	r3, r3
 800c3be:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800c3c0:	68fa      	ldr	r2, [r7, #12]
 800c3c2:	4b0b      	ldr	r3, [pc, #44]	; (800c3f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800c3c4:	4413      	add	r3, r2
 800c3c6:	009b      	lsls	r3, r3, #2
 800c3c8:	461a      	mov	r2, r3
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	4a08      	ldr	r2, [pc, #32]	; (800c3f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800c3d2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	3b01      	subs	r3, #1
 800c3d8:	f003 031f 	and.w	r3, r3, #31
 800c3dc:	2201      	movs	r2, #1
 800c3de:	409a      	lsls	r2, r3
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800c3e4:	bf00      	nop
 800c3e6:	3714      	adds	r7, #20
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr
 800c3f0:	1000823f 	.word	0x1000823f
 800c3f4:	40020940 	.word	0x40020940

0800c3f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c3f8:	b480      	push	{r7}
 800c3fa:	b087      	sub	sp, #28
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
 800c400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c402:	2300      	movs	r3, #0
 800c404:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c406:	e15a      	b.n	800c6be <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	681a      	ldr	r2, [r3, #0]
 800c40c:	2101      	movs	r1, #1
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	fa01 f303 	lsl.w	r3, r1, r3
 800c414:	4013      	ands	r3, r2
 800c416:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f000 814c 	beq.w	800c6b8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c420:	683b      	ldr	r3, [r7, #0]
 800c422:	685b      	ldr	r3, [r3, #4]
 800c424:	2b01      	cmp	r3, #1
 800c426:	d00b      	beq.n	800c440 <HAL_GPIO_Init+0x48>
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	685b      	ldr	r3, [r3, #4]
 800c42c:	2b02      	cmp	r3, #2
 800c42e:	d007      	beq.n	800c440 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c434:	2b11      	cmp	r3, #17
 800c436:	d003      	beq.n	800c440 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	685b      	ldr	r3, [r3, #4]
 800c43c:	2b12      	cmp	r3, #18
 800c43e:	d130      	bne.n	800c4a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	005b      	lsls	r3, r3, #1
 800c44a:	2203      	movs	r2, #3
 800c44c:	fa02 f303 	lsl.w	r3, r2, r3
 800c450:	43db      	mvns	r3, r3
 800c452:	693a      	ldr	r2, [r7, #16]
 800c454:	4013      	ands	r3, r2
 800c456:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	68da      	ldr	r2, [r3, #12]
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	005b      	lsls	r3, r3, #1
 800c460:	fa02 f303 	lsl.w	r3, r2, r3
 800c464:	693a      	ldr	r2, [r7, #16]
 800c466:	4313      	orrs	r3, r2
 800c468:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	693a      	ldr	r2, [r7, #16]
 800c46e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	685b      	ldr	r3, [r3, #4]
 800c474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c476:	2201      	movs	r2, #1
 800c478:	697b      	ldr	r3, [r7, #20]
 800c47a:	fa02 f303 	lsl.w	r3, r2, r3
 800c47e:	43db      	mvns	r3, r3
 800c480:	693a      	ldr	r2, [r7, #16]
 800c482:	4013      	ands	r3, r2
 800c484:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	091b      	lsrs	r3, r3, #4
 800c48c:	f003 0201 	and.w	r2, r3, #1
 800c490:	697b      	ldr	r3, [r7, #20]
 800c492:	fa02 f303 	lsl.w	r3, r2, r3
 800c496:	693a      	ldr	r2, [r7, #16]
 800c498:	4313      	orrs	r3, r2
 800c49a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	693a      	ldr	r2, [r7, #16]
 800c4a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c4a8:	697b      	ldr	r3, [r7, #20]
 800c4aa:	005b      	lsls	r3, r3, #1
 800c4ac:	2203      	movs	r2, #3
 800c4ae:	fa02 f303 	lsl.w	r3, r2, r3
 800c4b2:	43db      	mvns	r3, r3
 800c4b4:	693a      	ldr	r2, [r7, #16]
 800c4b6:	4013      	ands	r3, r2
 800c4b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	689a      	ldr	r2, [r3, #8]
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	005b      	lsls	r3, r3, #1
 800c4c2:	fa02 f303 	lsl.w	r3, r2, r3
 800c4c6:	693a      	ldr	r2, [r7, #16]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	693a      	ldr	r2, [r7, #16]
 800c4d0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	685b      	ldr	r3, [r3, #4]
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	d003      	beq.n	800c4e2 <HAL_GPIO_Init+0xea>
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	685b      	ldr	r3, [r3, #4]
 800c4de:	2b12      	cmp	r3, #18
 800c4e0:	d123      	bne.n	800c52a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	08da      	lsrs	r2, r3, #3
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	3208      	adds	r2, #8
 800c4ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	f003 0307 	and.w	r3, r3, #7
 800c4f6:	009b      	lsls	r3, r3, #2
 800c4f8:	220f      	movs	r2, #15
 800c4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800c4fe:	43db      	mvns	r3, r3
 800c500:	693a      	ldr	r2, [r7, #16]
 800c502:	4013      	ands	r3, r2
 800c504:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	691a      	ldr	r2, [r3, #16]
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	f003 0307 	and.w	r3, r3, #7
 800c510:	009b      	lsls	r3, r3, #2
 800c512:	fa02 f303 	lsl.w	r3, r2, r3
 800c516:	693a      	ldr	r2, [r7, #16]
 800c518:	4313      	orrs	r3, r2
 800c51a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	08da      	lsrs	r2, r3, #3
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	3208      	adds	r2, #8
 800c524:	6939      	ldr	r1, [r7, #16]
 800c526:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c530:	697b      	ldr	r3, [r7, #20]
 800c532:	005b      	lsls	r3, r3, #1
 800c534:	2203      	movs	r2, #3
 800c536:	fa02 f303 	lsl.w	r3, r2, r3
 800c53a:	43db      	mvns	r3, r3
 800c53c:	693a      	ldr	r2, [r7, #16]
 800c53e:	4013      	ands	r3, r2
 800c540:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	685b      	ldr	r3, [r3, #4]
 800c546:	f003 0203 	and.w	r2, r3, #3
 800c54a:	697b      	ldr	r3, [r7, #20]
 800c54c:	005b      	lsls	r3, r3, #1
 800c54e:	fa02 f303 	lsl.w	r3, r2, r3
 800c552:	693a      	ldr	r2, [r7, #16]
 800c554:	4313      	orrs	r3, r2
 800c556:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	693a      	ldr	r2, [r7, #16]
 800c55c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	685b      	ldr	r3, [r3, #4]
 800c562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c566:	2b00      	cmp	r3, #0
 800c568:	f000 80a6 	beq.w	800c6b8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c56c:	4b5b      	ldr	r3, [pc, #364]	; (800c6dc <HAL_GPIO_Init+0x2e4>)
 800c56e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c570:	4a5a      	ldr	r2, [pc, #360]	; (800c6dc <HAL_GPIO_Init+0x2e4>)
 800c572:	f043 0301 	orr.w	r3, r3, #1
 800c576:	6613      	str	r3, [r2, #96]	; 0x60
 800c578:	4b58      	ldr	r3, [pc, #352]	; (800c6dc <HAL_GPIO_Init+0x2e4>)
 800c57a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c57c:	f003 0301 	and.w	r3, r3, #1
 800c580:	60bb      	str	r3, [r7, #8]
 800c582:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c584:	4a56      	ldr	r2, [pc, #344]	; (800c6e0 <HAL_GPIO_Init+0x2e8>)
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	089b      	lsrs	r3, r3, #2
 800c58a:	3302      	adds	r3, #2
 800c58c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c590:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	f003 0303 	and.w	r3, r3, #3
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	220f      	movs	r2, #15
 800c59c:	fa02 f303 	lsl.w	r3, r2, r3
 800c5a0:	43db      	mvns	r3, r3
 800c5a2:	693a      	ldr	r2, [r7, #16]
 800c5a4:	4013      	ands	r3, r2
 800c5a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c5ae:	d01f      	beq.n	800c5f0 <HAL_GPIO_Init+0x1f8>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	4a4c      	ldr	r2, [pc, #304]	; (800c6e4 <HAL_GPIO_Init+0x2ec>)
 800c5b4:	4293      	cmp	r3, r2
 800c5b6:	d019      	beq.n	800c5ec <HAL_GPIO_Init+0x1f4>
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	4a4b      	ldr	r2, [pc, #300]	; (800c6e8 <HAL_GPIO_Init+0x2f0>)
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	d013      	beq.n	800c5e8 <HAL_GPIO_Init+0x1f0>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	4a4a      	ldr	r2, [pc, #296]	; (800c6ec <HAL_GPIO_Init+0x2f4>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	d00d      	beq.n	800c5e4 <HAL_GPIO_Init+0x1ec>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	4a49      	ldr	r2, [pc, #292]	; (800c6f0 <HAL_GPIO_Init+0x2f8>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d007      	beq.n	800c5e0 <HAL_GPIO_Init+0x1e8>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	4a48      	ldr	r2, [pc, #288]	; (800c6f4 <HAL_GPIO_Init+0x2fc>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d101      	bne.n	800c5dc <HAL_GPIO_Init+0x1e4>
 800c5d8:	2305      	movs	r3, #5
 800c5da:	e00a      	b.n	800c5f2 <HAL_GPIO_Init+0x1fa>
 800c5dc:	2306      	movs	r3, #6
 800c5de:	e008      	b.n	800c5f2 <HAL_GPIO_Init+0x1fa>
 800c5e0:	2304      	movs	r3, #4
 800c5e2:	e006      	b.n	800c5f2 <HAL_GPIO_Init+0x1fa>
 800c5e4:	2303      	movs	r3, #3
 800c5e6:	e004      	b.n	800c5f2 <HAL_GPIO_Init+0x1fa>
 800c5e8:	2302      	movs	r3, #2
 800c5ea:	e002      	b.n	800c5f2 <HAL_GPIO_Init+0x1fa>
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	e000      	b.n	800c5f2 <HAL_GPIO_Init+0x1fa>
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	697a      	ldr	r2, [r7, #20]
 800c5f4:	f002 0203 	and.w	r2, r2, #3
 800c5f8:	0092      	lsls	r2, r2, #2
 800c5fa:	4093      	lsls	r3, r2
 800c5fc:	693a      	ldr	r2, [r7, #16]
 800c5fe:	4313      	orrs	r3, r2
 800c600:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c602:	4937      	ldr	r1, [pc, #220]	; (800c6e0 <HAL_GPIO_Init+0x2e8>)
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	089b      	lsrs	r3, r3, #2
 800c608:	3302      	adds	r3, #2
 800c60a:	693a      	ldr	r2, [r7, #16]
 800c60c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c610:	4b39      	ldr	r3, [pc, #228]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	43db      	mvns	r3, r3
 800c61a:	693a      	ldr	r2, [r7, #16]
 800c61c:	4013      	ands	r3, r2
 800c61e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c620:	683b      	ldr	r3, [r7, #0]
 800c622:	685b      	ldr	r3, [r3, #4]
 800c624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d003      	beq.n	800c634 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c62c:	693a      	ldr	r2, [r7, #16]
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	4313      	orrs	r3, r2
 800c632:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c634:	4a30      	ldr	r2, [pc, #192]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c636:	693b      	ldr	r3, [r7, #16]
 800c638:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800c63a:	4b2f      	ldr	r3, [pc, #188]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c63c:	685b      	ldr	r3, [r3, #4]
 800c63e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	43db      	mvns	r3, r3
 800c644:	693a      	ldr	r2, [r7, #16]
 800c646:	4013      	ands	r3, r2
 800c648:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c64a:	683b      	ldr	r3, [r7, #0]
 800c64c:	685b      	ldr	r3, [r3, #4]
 800c64e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c652:	2b00      	cmp	r3, #0
 800c654:	d003      	beq.n	800c65e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c656:	693a      	ldr	r2, [r7, #16]
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	4313      	orrs	r3, r2
 800c65c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c65e:	4a26      	ldr	r2, [pc, #152]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c660:	693b      	ldr	r3, [r7, #16]
 800c662:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c664:	4b24      	ldr	r3, [pc, #144]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c666:	689b      	ldr	r3, [r3, #8]
 800c668:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	43db      	mvns	r3, r3
 800c66e:	693a      	ldr	r2, [r7, #16]
 800c670:	4013      	ands	r3, r2
 800c672:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	685b      	ldr	r3, [r3, #4]
 800c678:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d003      	beq.n	800c688 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c680:	693a      	ldr	r2, [r7, #16]
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	4313      	orrs	r3, r2
 800c686:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c688:	4a1b      	ldr	r2, [pc, #108]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c68e:	4b1a      	ldr	r3, [pc, #104]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c690:	68db      	ldr	r3, [r3, #12]
 800c692:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	43db      	mvns	r3, r3
 800c698:	693a      	ldr	r2, [r7, #16]
 800c69a:	4013      	ands	r3, r2
 800c69c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d003      	beq.n	800c6b2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c6aa:	693a      	ldr	r2, [r7, #16]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	4313      	orrs	r3, r2
 800c6b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c6b2:	4a11      	ldr	r2, [pc, #68]	; (800c6f8 <HAL_GPIO_Init+0x300>)
 800c6b4:	693b      	ldr	r3, [r7, #16]
 800c6b6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800c6b8:	697b      	ldr	r3, [r7, #20]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	fa22 f303 	lsr.w	r3, r2, r3
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	f47f ae9d 	bne.w	800c408 <HAL_GPIO_Init+0x10>
  }
}
 800c6ce:	bf00      	nop
 800c6d0:	371c      	adds	r7, #28
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr
 800c6da:	bf00      	nop
 800c6dc:	40021000 	.word	0x40021000
 800c6e0:	40010000 	.word	0x40010000
 800c6e4:	48000400 	.word	0x48000400
 800c6e8:	48000800 	.word	0x48000800
 800c6ec:	48000c00 	.word	0x48000c00
 800c6f0:	48001000 	.word	0x48001000
 800c6f4:	48001400 	.word	0x48001400
 800c6f8:	40010400 	.word	0x40010400

0800c6fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	b087      	sub	sp, #28
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
 800c704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c706:	2300      	movs	r3, #0
 800c708:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800c70a:	e0bd      	b.n	800c888 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800c70c:	2201      	movs	r2, #1
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	fa02 f303 	lsl.w	r3, r2, r3
 800c714:	683a      	ldr	r2, [r7, #0]
 800c716:	4013      	ands	r3, r2
 800c718:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	f000 80b0 	beq.w	800c882 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800c722:	4a60      	ldr	r2, [pc, #384]	; (800c8a4 <HAL_GPIO_DeInit+0x1a8>)
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	089b      	lsrs	r3, r3, #2
 800c728:	3302      	adds	r3, #2
 800c72a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c72e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	f003 0303 	and.w	r3, r3, #3
 800c736:	009b      	lsls	r3, r3, #2
 800c738:	220f      	movs	r2, #15
 800c73a:	fa02 f303 	lsl.w	r3, r2, r3
 800c73e:	68fa      	ldr	r2, [r7, #12]
 800c740:	4013      	ands	r3, r2
 800c742:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c74a:	d01f      	beq.n	800c78c <HAL_GPIO_DeInit+0x90>
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	4a56      	ldr	r2, [pc, #344]	; (800c8a8 <HAL_GPIO_DeInit+0x1ac>)
 800c750:	4293      	cmp	r3, r2
 800c752:	d019      	beq.n	800c788 <HAL_GPIO_DeInit+0x8c>
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	4a55      	ldr	r2, [pc, #340]	; (800c8ac <HAL_GPIO_DeInit+0x1b0>)
 800c758:	4293      	cmp	r3, r2
 800c75a:	d013      	beq.n	800c784 <HAL_GPIO_DeInit+0x88>
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	4a54      	ldr	r2, [pc, #336]	; (800c8b0 <HAL_GPIO_DeInit+0x1b4>)
 800c760:	4293      	cmp	r3, r2
 800c762:	d00d      	beq.n	800c780 <HAL_GPIO_DeInit+0x84>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	4a53      	ldr	r2, [pc, #332]	; (800c8b4 <HAL_GPIO_DeInit+0x1b8>)
 800c768:	4293      	cmp	r3, r2
 800c76a:	d007      	beq.n	800c77c <HAL_GPIO_DeInit+0x80>
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	4a52      	ldr	r2, [pc, #328]	; (800c8b8 <HAL_GPIO_DeInit+0x1bc>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d101      	bne.n	800c778 <HAL_GPIO_DeInit+0x7c>
 800c774:	2305      	movs	r3, #5
 800c776:	e00a      	b.n	800c78e <HAL_GPIO_DeInit+0x92>
 800c778:	2306      	movs	r3, #6
 800c77a:	e008      	b.n	800c78e <HAL_GPIO_DeInit+0x92>
 800c77c:	2304      	movs	r3, #4
 800c77e:	e006      	b.n	800c78e <HAL_GPIO_DeInit+0x92>
 800c780:	2303      	movs	r3, #3
 800c782:	e004      	b.n	800c78e <HAL_GPIO_DeInit+0x92>
 800c784:	2302      	movs	r3, #2
 800c786:	e002      	b.n	800c78e <HAL_GPIO_DeInit+0x92>
 800c788:	2301      	movs	r3, #1
 800c78a:	e000      	b.n	800c78e <HAL_GPIO_DeInit+0x92>
 800c78c:	2300      	movs	r3, #0
 800c78e:	697a      	ldr	r2, [r7, #20]
 800c790:	f002 0203 	and.w	r2, r2, #3
 800c794:	0092      	lsls	r2, r2, #2
 800c796:	4093      	lsls	r3, r2
 800c798:	68fa      	ldr	r2, [r7, #12]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d132      	bne.n	800c804 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800c79e:	4b47      	ldr	r3, [pc, #284]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7a0:	681a      	ldr	r2, [r3, #0]
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	43db      	mvns	r3, r3
 800c7a6:	4945      	ldr	r1, [pc, #276]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7a8:	4013      	ands	r3, r2
 800c7aa:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800c7ac:	4b43      	ldr	r3, [pc, #268]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7ae:	685a      	ldr	r2, [r3, #4]
 800c7b0:	693b      	ldr	r3, [r7, #16]
 800c7b2:	43db      	mvns	r3, r3
 800c7b4:	4941      	ldr	r1, [pc, #260]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7b6:	4013      	ands	r3, r2
 800c7b8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800c7ba:	4b40      	ldr	r3, [pc, #256]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7bc:	689a      	ldr	r2, [r3, #8]
 800c7be:	693b      	ldr	r3, [r7, #16]
 800c7c0:	43db      	mvns	r3, r3
 800c7c2:	493e      	ldr	r1, [pc, #248]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7c4:	4013      	ands	r3, r2
 800c7c6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800c7c8:	4b3c      	ldr	r3, [pc, #240]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7ca:	68da      	ldr	r2, [r3, #12]
 800c7cc:	693b      	ldr	r3, [r7, #16]
 800c7ce:	43db      	mvns	r3, r3
 800c7d0:	493a      	ldr	r1, [pc, #232]	; (800c8bc <HAL_GPIO_DeInit+0x1c0>)
 800c7d2:	4013      	ands	r3, r2
 800c7d4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	f003 0303 	and.w	r3, r3, #3
 800c7dc:	009b      	lsls	r3, r3, #2
 800c7de:	220f      	movs	r2, #15
 800c7e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c7e4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800c7e6:	4a2f      	ldr	r2, [pc, #188]	; (800c8a4 <HAL_GPIO_DeInit+0x1a8>)
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	089b      	lsrs	r3, r3, #2
 800c7ec:	3302      	adds	r3, #2
 800c7ee:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	43da      	mvns	r2, r3
 800c7f6:	482b      	ldr	r0, [pc, #172]	; (800c8a4 <HAL_GPIO_DeInit+0x1a8>)
 800c7f8:	697b      	ldr	r3, [r7, #20]
 800c7fa:	089b      	lsrs	r3, r3, #2
 800c7fc:	400a      	ands	r2, r1
 800c7fe:	3302      	adds	r3, #2
 800c800:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681a      	ldr	r2, [r3, #0]
 800c808:	697b      	ldr	r3, [r7, #20]
 800c80a:	005b      	lsls	r3, r3, #1
 800c80c:	2103      	movs	r1, #3
 800c80e:	fa01 f303 	lsl.w	r3, r1, r3
 800c812:	431a      	orrs	r2, r3
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	08da      	lsrs	r2, r3, #3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	3208      	adds	r2, #8
 800c820:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	f003 0307 	and.w	r3, r3, #7
 800c82a:	009b      	lsls	r3, r3, #2
 800c82c:	220f      	movs	r2, #15
 800c82e:	fa02 f303 	lsl.w	r3, r2, r3
 800c832:	43db      	mvns	r3, r3
 800c834:	697a      	ldr	r2, [r7, #20]
 800c836:	08d2      	lsrs	r2, r2, #3
 800c838:	4019      	ands	r1, r3
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	3208      	adds	r2, #8
 800c83e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	68da      	ldr	r2, [r3, #12]
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	005b      	lsls	r3, r3, #1
 800c84a:	2103      	movs	r1, #3
 800c84c:	fa01 f303 	lsl.w	r3, r1, r3
 800c850:	43db      	mvns	r3, r3
 800c852:	401a      	ands	r2, r3
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	685a      	ldr	r2, [r3, #4]
 800c85c:	2101      	movs	r1, #1
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	fa01 f303 	lsl.w	r3, r1, r3
 800c864:	43db      	mvns	r3, r3
 800c866:	401a      	ands	r2, r3
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	689a      	ldr	r2, [r3, #8]
 800c870:	697b      	ldr	r3, [r7, #20]
 800c872:	005b      	lsls	r3, r3, #1
 800c874:	2103      	movs	r1, #3
 800c876:	fa01 f303 	lsl.w	r3, r1, r3
 800c87a:	43db      	mvns	r3, r3
 800c87c:	401a      	ands	r2, r3
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	609a      	str	r2, [r3, #8]
    }

    position++;
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	3301      	adds	r3, #1
 800c886:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800c888:	683a      	ldr	r2, [r7, #0]
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	fa22 f303 	lsr.w	r3, r2, r3
 800c890:	2b00      	cmp	r3, #0
 800c892:	f47f af3b 	bne.w	800c70c <HAL_GPIO_DeInit+0x10>
  }
}
 800c896:	bf00      	nop
 800c898:	371c      	adds	r7, #28
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	40010000 	.word	0x40010000
 800c8a8:	48000400 	.word	0x48000400
 800c8ac:	48000800 	.word	0x48000800
 800c8b0:	48000c00 	.word	0x48000c00
 800c8b4:	48001000 	.word	0x48001000
 800c8b8:	48001400 	.word	0x48001400
 800c8bc:	40010400 	.word	0x40010400

0800c8c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c8c0:	b480      	push	{r7}
 800c8c2:	b083      	sub	sp, #12
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	807b      	strh	r3, [r7, #2]
 800c8cc:	4613      	mov	r3, r2
 800c8ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c8d0:	787b      	ldrb	r3, [r7, #1]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d003      	beq.n	800c8de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c8d6:	887a      	ldrh	r2, [r7, #2]
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c8dc:	e002      	b.n	800c8e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c8de:	887a      	ldrh	r2, [r7, #2]
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c8e4:	bf00      	nop
 800c8e6:	370c      	adds	r7, #12
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ee:	4770      	bx	lr

0800c8f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b085      	sub	sp, #20
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d141      	bne.n	800c982 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c8fe:	4b4b      	ldr	r3, [pc, #300]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c90a:	d131      	bne.n	800c970 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c90c:	4b47      	ldr	r3, [pc, #284]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c90e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c912:	4a46      	ldr	r2, [pc, #280]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c918:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c91c:	4b43      	ldr	r3, [pc, #268]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c924:	4a41      	ldr	r2, [pc, #260]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c926:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c92a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c92c:	4b40      	ldr	r3, [pc, #256]	; (800ca30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	2232      	movs	r2, #50	; 0x32
 800c932:	fb02 f303 	mul.w	r3, r2, r3
 800c936:	4a3f      	ldr	r2, [pc, #252]	; (800ca34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c938:	fba2 2303 	umull	r2, r3, r2, r3
 800c93c:	0c9b      	lsrs	r3, r3, #18
 800c93e:	3301      	adds	r3, #1
 800c940:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c942:	e002      	b.n	800c94a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	3b01      	subs	r3, #1
 800c948:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c94a:	4b38      	ldr	r3, [pc, #224]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c94c:	695b      	ldr	r3, [r3, #20]
 800c94e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c956:	d102      	bne.n	800c95e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d1f2      	bne.n	800c944 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c95e:	4b33      	ldr	r3, [pc, #204]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c960:	695b      	ldr	r3, [r3, #20]
 800c962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c966:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c96a:	d158      	bne.n	800ca1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c96c:	2303      	movs	r3, #3
 800c96e:	e057      	b.n	800ca20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c970:	4b2e      	ldr	r3, [pc, #184]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c976:	4a2d      	ldr	r2, [pc, #180]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c978:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c97c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800c980:	e04d      	b.n	800ca1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c988:	d141      	bne.n	800ca0e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c98a:	4b28      	ldr	r3, [pc, #160]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c996:	d131      	bne.n	800c9fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c998:	4b24      	ldr	r3, [pc, #144]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c99a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c99e:	4a23      	ldr	r2, [pc, #140]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c9a8:	4b20      	ldr	r3, [pc, #128]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c9b0:	4a1e      	ldr	r2, [pc, #120]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c9b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c9b8:	4b1d      	ldr	r3, [pc, #116]	; (800ca30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	2232      	movs	r2, #50	; 0x32
 800c9be:	fb02 f303 	mul.w	r3, r2, r3
 800c9c2:	4a1c      	ldr	r2, [pc, #112]	; (800ca34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c9c4:	fba2 2303 	umull	r2, r3, r2, r3
 800c9c8:	0c9b      	lsrs	r3, r3, #18
 800c9ca:	3301      	adds	r3, #1
 800c9cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c9ce:	e002      	b.n	800c9d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	3b01      	subs	r3, #1
 800c9d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c9d6:	4b15      	ldr	r3, [pc, #84]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9d8:	695b      	ldr	r3, [r3, #20]
 800c9da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9e2:	d102      	bne.n	800c9ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d1f2      	bne.n	800c9d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c9ea:	4b10      	ldr	r3, [pc, #64]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9ec:	695b      	ldr	r3, [r3, #20]
 800c9ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9f6:	d112      	bne.n	800ca1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c9f8:	2303      	movs	r3, #3
 800c9fa:	e011      	b.n	800ca20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c9fc:	4b0b      	ldr	r3, [pc, #44]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c9fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca02:	4a0a      	ldr	r2, [pc, #40]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca08:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ca0c:	e007      	b.n	800ca1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ca0e:	4b07      	ldr	r3, [pc, #28]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ca16:	4a05      	ldr	r2, [pc, #20]	; (800ca2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ca18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ca1c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ca1e:	2300      	movs	r3, #0
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	3714      	adds	r7, #20
 800ca24:	46bd      	mov	sp, r7
 800ca26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2a:	4770      	bx	lr
 800ca2c:	40007000 	.word	0x40007000
 800ca30:	20000eb4 	.word	0x20000eb4
 800ca34:	431bde83 	.word	0x431bde83

0800ca38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b088      	sub	sp, #32
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d101      	bne.n	800ca4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ca46:	2301      	movs	r3, #1
 800ca48:	e308      	b.n	800d05c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f003 0301 	and.w	r3, r3, #1
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d075      	beq.n	800cb42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ca56:	4ba3      	ldr	r3, [pc, #652]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800ca58:	689b      	ldr	r3, [r3, #8]
 800ca5a:	f003 030c 	and.w	r3, r3, #12
 800ca5e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ca60:	4ba0      	ldr	r3, [pc, #640]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800ca62:	68db      	ldr	r3, [r3, #12]
 800ca64:	f003 0303 	and.w	r3, r3, #3
 800ca68:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	2b0c      	cmp	r3, #12
 800ca6e:	d102      	bne.n	800ca76 <HAL_RCC_OscConfig+0x3e>
 800ca70:	697b      	ldr	r3, [r7, #20]
 800ca72:	2b03      	cmp	r3, #3
 800ca74:	d002      	beq.n	800ca7c <HAL_RCC_OscConfig+0x44>
 800ca76:	69bb      	ldr	r3, [r7, #24]
 800ca78:	2b08      	cmp	r3, #8
 800ca7a:	d10b      	bne.n	800ca94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ca7c:	4b99      	ldr	r3, [pc, #612]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d05b      	beq.n	800cb40 <HAL_RCC_OscConfig+0x108>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d157      	bne.n	800cb40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ca90:	2301      	movs	r3, #1
 800ca92:	e2e3      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	685b      	ldr	r3, [r3, #4]
 800ca98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca9c:	d106      	bne.n	800caac <HAL_RCC_OscConfig+0x74>
 800ca9e:	4b91      	ldr	r3, [pc, #580]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	4a90      	ldr	r2, [pc, #576]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800caa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800caa8:	6013      	str	r3, [r2, #0]
 800caaa:	e01d      	b.n	800cae8 <HAL_RCC_OscConfig+0xb0>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	685b      	ldr	r3, [r3, #4]
 800cab0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cab4:	d10c      	bne.n	800cad0 <HAL_RCC_OscConfig+0x98>
 800cab6:	4b8b      	ldr	r3, [pc, #556]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4a8a      	ldr	r2, [pc, #552]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cabc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cac0:	6013      	str	r3, [r2, #0]
 800cac2:	4b88      	ldr	r3, [pc, #544]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	4a87      	ldr	r2, [pc, #540]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cacc:	6013      	str	r3, [r2, #0]
 800cace:	e00b      	b.n	800cae8 <HAL_RCC_OscConfig+0xb0>
 800cad0:	4b84      	ldr	r3, [pc, #528]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	4a83      	ldr	r2, [pc, #524]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cada:	6013      	str	r3, [r2, #0]
 800cadc:	4b81      	ldr	r3, [pc, #516]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	4a80      	ldr	r2, [pc, #512]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	685b      	ldr	r3, [r3, #4]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d013      	beq.n	800cb18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800caf0:	f7fc fbcc 	bl	800928c <HAL_GetTick>
 800caf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800caf6:	e008      	b.n	800cb0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800caf8:	f7fc fbc8 	bl	800928c <HAL_GetTick>
 800cafc:	4602      	mov	r2, r0
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	1ad3      	subs	r3, r2, r3
 800cb02:	2b64      	cmp	r3, #100	; 0x64
 800cb04:	d901      	bls.n	800cb0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800cb06:	2303      	movs	r3, #3
 800cb08:	e2a8      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cb0a:	4b76      	ldr	r3, [pc, #472]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d0f0      	beq.n	800caf8 <HAL_RCC_OscConfig+0xc0>
 800cb16:	e014      	b.n	800cb42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb18:	f7fc fbb8 	bl	800928c <HAL_GetTick>
 800cb1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cb1e:	e008      	b.n	800cb32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cb20:	f7fc fbb4 	bl	800928c <HAL_GetTick>
 800cb24:	4602      	mov	r2, r0
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	1ad3      	subs	r3, r2, r3
 800cb2a:	2b64      	cmp	r3, #100	; 0x64
 800cb2c:	d901      	bls.n	800cb32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cb2e:	2303      	movs	r3, #3
 800cb30:	e294      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cb32:	4b6c      	ldr	r3, [pc, #432]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d1f0      	bne.n	800cb20 <HAL_RCC_OscConfig+0xe8>
 800cb3e:	e000      	b.n	800cb42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cb40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f003 0302 	and.w	r3, r3, #2
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d075      	beq.n	800cc3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cb4e:	4b65      	ldr	r3, [pc, #404]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb50:	689b      	ldr	r3, [r3, #8]
 800cb52:	f003 030c 	and.w	r3, r3, #12
 800cb56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cb58:	4b62      	ldr	r3, [pc, #392]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb5a:	68db      	ldr	r3, [r3, #12]
 800cb5c:	f003 0303 	and.w	r3, r3, #3
 800cb60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800cb62:	69bb      	ldr	r3, [r7, #24]
 800cb64:	2b0c      	cmp	r3, #12
 800cb66:	d102      	bne.n	800cb6e <HAL_RCC_OscConfig+0x136>
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	2b02      	cmp	r3, #2
 800cb6c:	d002      	beq.n	800cb74 <HAL_RCC_OscConfig+0x13c>
 800cb6e:	69bb      	ldr	r3, [r7, #24]
 800cb70:	2b04      	cmp	r3, #4
 800cb72:	d11f      	bne.n	800cbb4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cb74:	4b5b      	ldr	r3, [pc, #364]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d005      	beq.n	800cb8c <HAL_RCC_OscConfig+0x154>
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	68db      	ldr	r3, [r3, #12]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d101      	bne.n	800cb8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800cb88:	2301      	movs	r3, #1
 800cb8a:	e267      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cb8c:	4b55      	ldr	r3, [pc, #340]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb8e:	685b      	ldr	r3, [r3, #4]
 800cb90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	691b      	ldr	r3, [r3, #16]
 800cb98:	061b      	lsls	r3, r3, #24
 800cb9a:	4952      	ldr	r1, [pc, #328]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cb9c:	4313      	orrs	r3, r2
 800cb9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800cba0:	4b51      	ldr	r3, [pc, #324]	; (800cce8 <HAL_RCC_OscConfig+0x2b0>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	4618      	mov	r0, r3
 800cba6:	f7fc fb25 	bl	80091f4 <HAL_InitTick>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d043      	beq.n	800cc38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	e253      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d023      	beq.n	800cc04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cbbc:	4b49      	ldr	r3, [pc, #292]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	4a48      	ldr	r2, [pc, #288]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cbc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cbc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbc8:	f7fc fb60 	bl	800928c <HAL_GetTick>
 800cbcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cbce:	e008      	b.n	800cbe2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cbd0:	f7fc fb5c 	bl	800928c <HAL_GetTick>
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	1ad3      	subs	r3, r2, r3
 800cbda:	2b02      	cmp	r3, #2
 800cbdc:	d901      	bls.n	800cbe2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800cbde:	2303      	movs	r3, #3
 800cbe0:	e23c      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cbe2:	4b40      	ldr	r3, [pc, #256]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d0f0      	beq.n	800cbd0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cbee:	4b3d      	ldr	r3, [pc, #244]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cbf0:	685b      	ldr	r3, [r3, #4]
 800cbf2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	691b      	ldr	r3, [r3, #16]
 800cbfa:	061b      	lsls	r3, r3, #24
 800cbfc:	4939      	ldr	r1, [pc, #228]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	604b      	str	r3, [r1, #4]
 800cc02:	e01a      	b.n	800cc3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cc04:	4b37      	ldr	r3, [pc, #220]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	4a36      	ldr	r2, [pc, #216]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cc0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc10:	f7fc fb3c 	bl	800928c <HAL_GetTick>
 800cc14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800cc16:	e008      	b.n	800cc2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cc18:	f7fc fb38 	bl	800928c <HAL_GetTick>
 800cc1c:	4602      	mov	r2, r0
 800cc1e:	693b      	ldr	r3, [r7, #16]
 800cc20:	1ad3      	subs	r3, r2, r3
 800cc22:	2b02      	cmp	r3, #2
 800cc24:	d901      	bls.n	800cc2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800cc26:	2303      	movs	r3, #3
 800cc28:	e218      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800cc2a:	4b2e      	ldr	r3, [pc, #184]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d1f0      	bne.n	800cc18 <HAL_RCC_OscConfig+0x1e0>
 800cc36:	e000      	b.n	800cc3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cc38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f003 0308 	and.w	r3, r3, #8
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d03c      	beq.n	800ccc0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	695b      	ldr	r3, [r3, #20]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d01c      	beq.n	800cc88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cc4e:	4b25      	ldr	r3, [pc, #148]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc54:	4a23      	ldr	r2, [pc, #140]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc56:	f043 0301 	orr.w	r3, r3, #1
 800cc5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc5e:	f7fc fb15 	bl	800928c <HAL_GetTick>
 800cc62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cc64:	e008      	b.n	800cc78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cc66:	f7fc fb11 	bl	800928c <HAL_GetTick>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	1ad3      	subs	r3, r2, r3
 800cc70:	2b02      	cmp	r3, #2
 800cc72:	d901      	bls.n	800cc78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800cc74:	2303      	movs	r3, #3
 800cc76:	e1f1      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800cc78:	4b1a      	ldr	r3, [pc, #104]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc7e:	f003 0302 	and.w	r3, r3, #2
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d0ef      	beq.n	800cc66 <HAL_RCC_OscConfig+0x22e>
 800cc86:	e01b      	b.n	800ccc0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cc88:	4b16      	ldr	r3, [pc, #88]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc8e:	4a15      	ldr	r2, [pc, #84]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800cc90:	f023 0301 	bic.w	r3, r3, #1
 800cc94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc98:	f7fc faf8 	bl	800928c <HAL_GetTick>
 800cc9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cc9e:	e008      	b.n	800ccb2 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cca0:	f7fc faf4 	bl	800928c <HAL_GetTick>
 800cca4:	4602      	mov	r2, r0
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	1ad3      	subs	r3, r2, r3
 800ccaa:	2b02      	cmp	r3, #2
 800ccac:	d901      	bls.n	800ccb2 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800ccae:	2303      	movs	r3, #3
 800ccb0:	e1d4      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ccb2:	4b0c      	ldr	r3, [pc, #48]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800ccb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ccb8:	f003 0302 	and.w	r3, r3, #2
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d1ef      	bne.n	800cca0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f003 0304 	and.w	r3, r3, #4
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f000 80ab 	beq.w	800ce24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ccce:	2300      	movs	r3, #0
 800ccd0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800ccd2:	4b04      	ldr	r3, [pc, #16]	; (800cce4 <HAL_RCC_OscConfig+0x2ac>)
 800ccd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d106      	bne.n	800ccec <HAL_RCC_OscConfig+0x2b4>
 800ccde:	2301      	movs	r3, #1
 800cce0:	e005      	b.n	800ccee <HAL_RCC_OscConfig+0x2b6>
 800cce2:	bf00      	nop
 800cce4:	40021000 	.word	0x40021000
 800cce8:	20000eb8 	.word	0x20000eb8
 800ccec:	2300      	movs	r3, #0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00d      	beq.n	800cd0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ccf2:	4baf      	ldr	r3, [pc, #700]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ccf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccf6:	4aae      	ldr	r2, [pc, #696]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ccf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ccfc:	6593      	str	r3, [r2, #88]	; 0x58
 800ccfe:	4bac      	ldr	r3, [pc, #688]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cd06:	60fb      	str	r3, [r7, #12]
 800cd08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cd0e:	4ba9      	ldr	r3, [pc, #676]	; (800cfb4 <HAL_RCC_OscConfig+0x57c>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d118      	bne.n	800cd4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cd1a:	4ba6      	ldr	r3, [pc, #664]	; (800cfb4 <HAL_RCC_OscConfig+0x57c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	4aa5      	ldr	r2, [pc, #660]	; (800cfb4 <HAL_RCC_OscConfig+0x57c>)
 800cd20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cd26:	f7fc fab1 	bl	800928c <HAL_GetTick>
 800cd2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cd2c:	e008      	b.n	800cd40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cd2e:	f7fc faad 	bl	800928c <HAL_GetTick>
 800cd32:	4602      	mov	r2, r0
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	1ad3      	subs	r3, r2, r3
 800cd38:	2b02      	cmp	r3, #2
 800cd3a:	d901      	bls.n	800cd40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	e18d      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cd40:	4b9c      	ldr	r3, [pc, #624]	; (800cfb4 <HAL_RCC_OscConfig+0x57c>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d0f0      	beq.n	800cd2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	689b      	ldr	r3, [r3, #8]
 800cd50:	2b01      	cmp	r3, #1
 800cd52:	d108      	bne.n	800cd66 <HAL_RCC_OscConfig+0x32e>
 800cd54:	4b96      	ldr	r3, [pc, #600]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd5a:	4a95      	ldr	r2, [pc, #596]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd5c:	f043 0301 	orr.w	r3, r3, #1
 800cd60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cd64:	e024      	b.n	800cdb0 <HAL_RCC_OscConfig+0x378>
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	689b      	ldr	r3, [r3, #8]
 800cd6a:	2b05      	cmp	r3, #5
 800cd6c:	d110      	bne.n	800cd90 <HAL_RCC_OscConfig+0x358>
 800cd6e:	4b90      	ldr	r3, [pc, #576]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd74:	4a8e      	ldr	r2, [pc, #568]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd76:	f043 0304 	orr.w	r3, r3, #4
 800cd7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cd7e:	4b8c      	ldr	r3, [pc, #560]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd84:	4a8a      	ldr	r2, [pc, #552]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd86:	f043 0301 	orr.w	r3, r3, #1
 800cd8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cd8e:	e00f      	b.n	800cdb0 <HAL_RCC_OscConfig+0x378>
 800cd90:	4b87      	ldr	r3, [pc, #540]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cd96:	4a86      	ldr	r2, [pc, #536]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cd98:	f023 0301 	bic.w	r3, r3, #1
 800cd9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cda0:	4b83      	ldr	r3, [pc, #524]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cda2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cda6:	4a82      	ldr	r2, [pc, #520]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cda8:	f023 0304 	bic.w	r3, r3, #4
 800cdac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	689b      	ldr	r3, [r3, #8]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d016      	beq.n	800cde6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cdb8:	f7fc fa68 	bl	800928c <HAL_GetTick>
 800cdbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cdbe:	e00a      	b.n	800cdd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cdc0:	f7fc fa64 	bl	800928c <HAL_GetTick>
 800cdc4:	4602      	mov	r2, r0
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	1ad3      	subs	r3, r2, r3
 800cdca:	f241 3288 	movw	r2, #5000	; 0x1388
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	d901      	bls.n	800cdd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800cdd2:	2303      	movs	r3, #3
 800cdd4:	e142      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cdd6:	4b76      	ldr	r3, [pc, #472]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cdd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cddc:	f003 0302 	and.w	r3, r3, #2
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d0ed      	beq.n	800cdc0 <HAL_RCC_OscConfig+0x388>
 800cde4:	e015      	b.n	800ce12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cde6:	f7fc fa51 	bl	800928c <HAL_GetTick>
 800cdea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cdec:	e00a      	b.n	800ce04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cdee:	f7fc fa4d 	bl	800928c <HAL_GetTick>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	693b      	ldr	r3, [r7, #16]
 800cdf6:	1ad3      	subs	r3, r2, r3
 800cdf8:	f241 3288 	movw	r2, #5000	; 0x1388
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d901      	bls.n	800ce04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ce00:	2303      	movs	r3, #3
 800ce02:	e12b      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ce04:	4b6a      	ldr	r3, [pc, #424]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce0a:	f003 0302 	and.w	r3, r3, #2
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d1ed      	bne.n	800cdee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ce12:	7ffb      	ldrb	r3, [r7, #31]
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d105      	bne.n	800ce24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ce18:	4b65      	ldr	r3, [pc, #404]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce1c:	4a64      	ldr	r2, [pc, #400]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ce22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f003 0320 	and.w	r3, r3, #32
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d03c      	beq.n	800ceaa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	699b      	ldr	r3, [r3, #24]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d01c      	beq.n	800ce72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ce38:	4b5d      	ldr	r3, [pc, #372]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ce3e:	4a5c      	ldr	r2, [pc, #368]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce40:	f043 0301 	orr.w	r3, r3, #1
 800ce44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce48:	f7fc fa20 	bl	800928c <HAL_GetTick>
 800ce4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ce4e:	e008      	b.n	800ce62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ce50:	f7fc fa1c 	bl	800928c <HAL_GetTick>
 800ce54:	4602      	mov	r2, r0
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	1ad3      	subs	r3, r2, r3
 800ce5a:	2b02      	cmp	r3, #2
 800ce5c:	d901      	bls.n	800ce62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ce5e:	2303      	movs	r3, #3
 800ce60:	e0fc      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ce62:	4b53      	ldr	r3, [pc, #332]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ce68:	f003 0302 	and.w	r3, r3, #2
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d0ef      	beq.n	800ce50 <HAL_RCC_OscConfig+0x418>
 800ce70:	e01b      	b.n	800ceaa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ce72:	4b4f      	ldr	r3, [pc, #316]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ce78:	4a4d      	ldr	r2, [pc, #308]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce7a:	f023 0301 	bic.w	r3, r3, #1
 800ce7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ce82:	f7fc fa03 	bl	800928c <HAL_GetTick>
 800ce86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ce88:	e008      	b.n	800ce9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ce8a:	f7fc f9ff 	bl	800928c <HAL_GetTick>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	693b      	ldr	r3, [r7, #16]
 800ce92:	1ad3      	subs	r3, r2, r3
 800ce94:	2b02      	cmp	r3, #2
 800ce96:	d901      	bls.n	800ce9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800ce98:	2303      	movs	r3, #3
 800ce9a:	e0df      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ce9c:	4b44      	ldr	r3, [pc, #272]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ce9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cea2:	f003 0302 	and.w	r3, r3, #2
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d1ef      	bne.n	800ce8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	69db      	ldr	r3, [r3, #28]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	f000 80d3 	beq.w	800d05a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ceb4:	4b3e      	ldr	r3, [pc, #248]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ceb6:	689b      	ldr	r3, [r3, #8]
 800ceb8:	f003 030c 	and.w	r3, r3, #12
 800cebc:	2b0c      	cmp	r3, #12
 800cebe:	f000 808d 	beq.w	800cfdc <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	69db      	ldr	r3, [r3, #28]
 800cec6:	2b02      	cmp	r3, #2
 800cec8:	d15a      	bne.n	800cf80 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ceca:	4b39      	ldr	r3, [pc, #228]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a38      	ldr	r2, [pc, #224]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800ced0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ced4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ced6:	f7fc f9d9 	bl	800928c <HAL_GetTick>
 800ceda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cedc:	e008      	b.n	800cef0 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cede:	f7fc f9d5 	bl	800928c <HAL_GetTick>
 800cee2:	4602      	mov	r2, r0
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	1ad3      	subs	r3, r2, r3
 800cee8:	2b02      	cmp	r3, #2
 800ceea:	d901      	bls.n	800cef0 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800ceec:	2303      	movs	r3, #3
 800ceee:	e0b5      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cef0:	4b2f      	ldr	r3, [pc, #188]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d1f0      	bne.n	800cede <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cefc:	4b2c      	ldr	r3, [pc, #176]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cefe:	68da      	ldr	r2, [r3, #12]
 800cf00:	4b2d      	ldr	r3, [pc, #180]	; (800cfb8 <HAL_RCC_OscConfig+0x580>)
 800cf02:	4013      	ands	r3, r2
 800cf04:	687a      	ldr	r2, [r7, #4]
 800cf06:	6a11      	ldr	r1, [r2, #32]
 800cf08:	687a      	ldr	r2, [r7, #4]
 800cf0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800cf0c:	3a01      	subs	r2, #1
 800cf0e:	0112      	lsls	r2, r2, #4
 800cf10:	4311      	orrs	r1, r2
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800cf16:	0212      	lsls	r2, r2, #8
 800cf18:	4311      	orrs	r1, r2
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cf1e:	0852      	lsrs	r2, r2, #1
 800cf20:	3a01      	subs	r2, #1
 800cf22:	0552      	lsls	r2, r2, #21
 800cf24:	4311      	orrs	r1, r2
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cf2a:	0852      	lsrs	r2, r2, #1
 800cf2c:	3a01      	subs	r2, #1
 800cf2e:	0652      	lsls	r2, r2, #25
 800cf30:	4311      	orrs	r1, r2
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cf36:	06d2      	lsls	r2, r2, #27
 800cf38:	430a      	orrs	r2, r1
 800cf3a:	491d      	ldr	r1, [pc, #116]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cf40:	4b1b      	ldr	r3, [pc, #108]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	4a1a      	ldr	r2, [pc, #104]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cf4a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cf4c:	4b18      	ldr	r3, [pc, #96]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf4e:	68db      	ldr	r3, [r3, #12]
 800cf50:	4a17      	ldr	r2, [pc, #92]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cf56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf58:	f7fc f998 	bl	800928c <HAL_GetTick>
 800cf5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cf5e:	e008      	b.n	800cf72 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cf60:	f7fc f994 	bl	800928c <HAL_GetTick>
 800cf64:	4602      	mov	r2, r0
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	1ad3      	subs	r3, r2, r3
 800cf6a:	2b02      	cmp	r3, #2
 800cf6c:	d901      	bls.n	800cf72 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800cf6e:	2303      	movs	r3, #3
 800cf70:	e074      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cf72:	4b0f      	ldr	r3, [pc, #60]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d0f0      	beq.n	800cf60 <HAL_RCC_OscConfig+0x528>
 800cf7e:	e06c      	b.n	800d05a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cf80:	4b0b      	ldr	r3, [pc, #44]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	4a0a      	ldr	r2, [pc, #40]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cf8a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800cf8c:	4b08      	ldr	r3, [pc, #32]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf8e:	68db      	ldr	r3, [r3, #12]
 800cf90:	4a07      	ldr	r2, [pc, #28]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf92:	f023 0303 	bic.w	r3, r3, #3
 800cf96:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800cf98:	4b05      	ldr	r3, [pc, #20]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf9a:	68db      	ldr	r3, [r3, #12]
 800cf9c:	4a04      	ldr	r2, [pc, #16]	; (800cfb0 <HAL_RCC_OscConfig+0x578>)
 800cf9e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800cfa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cfa6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfa8:	f7fc f970 	bl	800928c <HAL_GetTick>
 800cfac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cfae:	e00e      	b.n	800cfce <HAL_RCC_OscConfig+0x596>
 800cfb0:	40021000 	.word	0x40021000
 800cfb4:	40007000 	.word	0x40007000
 800cfb8:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cfbc:	f7fc f966 	bl	800928c <HAL_GetTick>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	1ad3      	subs	r3, r2, r3
 800cfc6:	2b02      	cmp	r3, #2
 800cfc8:	d901      	bls.n	800cfce <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800cfca:	2303      	movs	r3, #3
 800cfcc:	e046      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cfce:	4b25      	ldr	r3, [pc, #148]	; (800d064 <HAL_RCC_OscConfig+0x62c>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d1f0      	bne.n	800cfbc <HAL_RCC_OscConfig+0x584>
 800cfda:	e03e      	b.n	800d05a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	69db      	ldr	r3, [r3, #28]
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d101      	bne.n	800cfe8 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	e039      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800cfe8:	4b1e      	ldr	r3, [pc, #120]	; (800d064 <HAL_RCC_OscConfig+0x62c>)
 800cfea:	68db      	ldr	r3, [r3, #12]
 800cfec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cfee:	697b      	ldr	r3, [r7, #20]
 800cff0:	f003 0203 	and.w	r2, r3, #3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	6a1b      	ldr	r3, [r3, #32]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d12c      	bne.n	800d056 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d006:	3b01      	subs	r3, #1
 800d008:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d123      	bne.n	800d056 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d018:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d01a:	429a      	cmp	r2, r3
 800d01c:	d11b      	bne.n	800d056 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d01e:	697b      	ldr	r3, [r7, #20]
 800d020:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d028:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d113      	bne.n	800d056 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d038:	085b      	lsrs	r3, r3, #1
 800d03a:	3b01      	subs	r3, #1
 800d03c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d03e:	429a      	cmp	r2, r3
 800d040:	d109      	bne.n	800d056 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d042:	697b      	ldr	r3, [r7, #20]
 800d044:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d04c:	085b      	lsrs	r3, r3, #1
 800d04e:	3b01      	subs	r3, #1
 800d050:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d052:	429a      	cmp	r2, r3
 800d054:	d001      	beq.n	800d05a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800d056:	2301      	movs	r3, #1
 800d058:	e000      	b.n	800d05c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3720      	adds	r7, #32
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}
 800d064:	40021000 	.word	0x40021000

0800d068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b086      	sub	sp, #24
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
 800d070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d072:	2300      	movs	r3, #0
 800d074:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d101      	bne.n	800d080 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d07c:	2301      	movs	r3, #1
 800d07e:	e11e      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d080:	4b91      	ldr	r3, [pc, #580]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f003 030f 	and.w	r3, r3, #15
 800d088:	683a      	ldr	r2, [r7, #0]
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d910      	bls.n	800d0b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d08e:	4b8e      	ldr	r3, [pc, #568]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	f023 020f 	bic.w	r2, r3, #15
 800d096:	498c      	ldr	r1, [pc, #560]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	4313      	orrs	r3, r2
 800d09c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d09e:	4b8a      	ldr	r3, [pc, #552]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	f003 030f 	and.w	r3, r3, #15
 800d0a6:	683a      	ldr	r2, [r7, #0]
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d001      	beq.n	800d0b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	e106      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	f003 0301 	and.w	r3, r3, #1
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d073      	beq.n	800d1a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	2b03      	cmp	r3, #3
 800d0c2:	d129      	bne.n	800d118 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d0c4:	4b81      	ldr	r3, [pc, #516]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d101      	bne.n	800d0d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	e0f4      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d0d4:	f000 f972 	bl	800d3bc <RCC_GetSysClockFreqFromPLLSource>
 800d0d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	4a7c      	ldr	r2, [pc, #496]	; (800d2d0 <HAL_RCC_ClockConfig+0x268>)
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d93f      	bls.n	800d162 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d0e2:	4b7a      	ldr	r3, [pc, #488]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d0e4:	689b      	ldr	r3, [r3, #8]
 800d0e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d009      	beq.n	800d102 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d033      	beq.n	800d162 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d12f      	bne.n	800d162 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d102:	4b72      	ldr	r3, [pc, #456]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d104:	689b      	ldr	r3, [r3, #8]
 800d106:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d10a:	4a70      	ldr	r2, [pc, #448]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d110:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d112:	2380      	movs	r3, #128	; 0x80
 800d114:	617b      	str	r3, [r7, #20]
 800d116:	e024      	b.n	800d162 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	685b      	ldr	r3, [r3, #4]
 800d11c:	2b02      	cmp	r3, #2
 800d11e:	d107      	bne.n	800d130 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d120:	4b6a      	ldr	r3, [pc, #424]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d109      	bne.n	800d140 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d12c:	2301      	movs	r3, #1
 800d12e:	e0c6      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d130:	4b66      	ldr	r3, [pc, #408]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d101      	bne.n	800d140 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d13c:	2301      	movs	r3, #1
 800d13e:	e0be      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d140:	f000 f8ce 	bl	800d2e0 <HAL_RCC_GetSysClockFreq>
 800d144:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	4a61      	ldr	r2, [pc, #388]	; (800d2d0 <HAL_RCC_ClockConfig+0x268>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d909      	bls.n	800d162 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d14e:	4b5f      	ldr	r3, [pc, #380]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d150:	689b      	ldr	r3, [r3, #8]
 800d152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d156:	4a5d      	ldr	r2, [pc, #372]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d15c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d15e:	2380      	movs	r3, #128	; 0x80
 800d160:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d162:	4b5a      	ldr	r3, [pc, #360]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d164:	689b      	ldr	r3, [r3, #8]
 800d166:	f023 0203 	bic.w	r2, r3, #3
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	685b      	ldr	r3, [r3, #4]
 800d16e:	4957      	ldr	r1, [pc, #348]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d170:	4313      	orrs	r3, r2
 800d172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d174:	f7fc f88a 	bl	800928c <HAL_GetTick>
 800d178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d17a:	e00a      	b.n	800d192 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d17c:	f7fc f886 	bl	800928c <HAL_GetTick>
 800d180:	4602      	mov	r2, r0
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	1ad3      	subs	r3, r2, r3
 800d186:	f241 3288 	movw	r2, #5000	; 0x1388
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d901      	bls.n	800d192 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d18e:	2303      	movs	r3, #3
 800d190:	e095      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d192:	4b4e      	ldr	r3, [pc, #312]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d194:	689b      	ldr	r3, [r3, #8]
 800d196:	f003 020c 	and.w	r2, r3, #12
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	429a      	cmp	r2, r3
 800d1a2:	d1eb      	bne.n	800d17c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	f003 0302 	and.w	r3, r3, #2
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d023      	beq.n	800d1f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f003 0304 	and.w	r3, r3, #4
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d005      	beq.n	800d1c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d1bc:	4b43      	ldr	r3, [pc, #268]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d1be:	689b      	ldr	r3, [r3, #8]
 800d1c0:	4a42      	ldr	r2, [pc, #264]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d1c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d1c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	f003 0308 	and.w	r3, r3, #8
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d007      	beq.n	800d1e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d1d4:	4b3d      	ldr	r3, [pc, #244]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d1d6:	689b      	ldr	r3, [r3, #8]
 800d1d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800d1dc:	4a3b      	ldr	r2, [pc, #236]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d1de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d1e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d1e4:	4b39      	ldr	r3, [pc, #228]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d1e6:	689b      	ldr	r3, [r3, #8]
 800d1e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	689b      	ldr	r3, [r3, #8]
 800d1f0:	4936      	ldr	r1, [pc, #216]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d1f2:	4313      	orrs	r3, r2
 800d1f4:	608b      	str	r3, [r1, #8]
 800d1f6:	e008      	b.n	800d20a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d1f8:	697b      	ldr	r3, [r7, #20]
 800d1fa:	2b80      	cmp	r3, #128	; 0x80
 800d1fc:	d105      	bne.n	800d20a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d1fe:	4b33      	ldr	r3, [pc, #204]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	4a32      	ldr	r2, [pc, #200]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d204:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d208:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d20a:	4b2f      	ldr	r3, [pc, #188]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	f003 030f 	and.w	r3, r3, #15
 800d212:	683a      	ldr	r2, [r7, #0]
 800d214:	429a      	cmp	r2, r3
 800d216:	d21d      	bcs.n	800d254 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d218:	4b2b      	ldr	r3, [pc, #172]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	f023 020f 	bic.w	r2, r3, #15
 800d220:	4929      	ldr	r1, [pc, #164]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	4313      	orrs	r3, r2
 800d226:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d228:	f7fc f830 	bl	800928c <HAL_GetTick>
 800d22c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d22e:	e00a      	b.n	800d246 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d230:	f7fc f82c 	bl	800928c <HAL_GetTick>
 800d234:	4602      	mov	r2, r0
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	1ad3      	subs	r3, r2, r3
 800d23a:	f241 3288 	movw	r2, #5000	; 0x1388
 800d23e:	4293      	cmp	r3, r2
 800d240:	d901      	bls.n	800d246 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d242:	2303      	movs	r3, #3
 800d244:	e03b      	b.n	800d2be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d246:	4b20      	ldr	r3, [pc, #128]	; (800d2c8 <HAL_RCC_ClockConfig+0x260>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	f003 030f 	and.w	r3, r3, #15
 800d24e:	683a      	ldr	r2, [r7, #0]
 800d250:	429a      	cmp	r2, r3
 800d252:	d1ed      	bne.n	800d230 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	f003 0304 	and.w	r3, r3, #4
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d008      	beq.n	800d272 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d260:	4b1a      	ldr	r3, [pc, #104]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	68db      	ldr	r3, [r3, #12]
 800d26c:	4917      	ldr	r1, [pc, #92]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d26e:	4313      	orrs	r3, r2
 800d270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	f003 0308 	and.w	r3, r3, #8
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d009      	beq.n	800d292 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d27e:	4b13      	ldr	r3, [pc, #76]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d280:	689b      	ldr	r3, [r3, #8]
 800d282:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	691b      	ldr	r3, [r3, #16]
 800d28a:	00db      	lsls	r3, r3, #3
 800d28c:	490f      	ldr	r1, [pc, #60]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d28e:	4313      	orrs	r3, r2
 800d290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d292:	f000 f825 	bl	800d2e0 <HAL_RCC_GetSysClockFreq>
 800d296:	4601      	mov	r1, r0
 800d298:	4b0c      	ldr	r3, [pc, #48]	; (800d2cc <HAL_RCC_ClockConfig+0x264>)
 800d29a:	689b      	ldr	r3, [r3, #8]
 800d29c:	091b      	lsrs	r3, r3, #4
 800d29e:	f003 030f 	and.w	r3, r3, #15
 800d2a2:	4a0c      	ldr	r2, [pc, #48]	; (800d2d4 <HAL_RCC_ClockConfig+0x26c>)
 800d2a4:	5cd3      	ldrb	r3, [r2, r3]
 800d2a6:	f003 031f 	and.w	r3, r3, #31
 800d2aa:	fa21 f303 	lsr.w	r3, r1, r3
 800d2ae:	4a0a      	ldr	r2, [pc, #40]	; (800d2d8 <HAL_RCC_ClockConfig+0x270>)
 800d2b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d2b2:	4b0a      	ldr	r3, [pc, #40]	; (800d2dc <HAL_RCC_ClockConfig+0x274>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7fb ff9c 	bl	80091f4 <HAL_InitTick>
 800d2bc:	4603      	mov	r3, r0
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3718      	adds	r7, #24
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}
 800d2c6:	bf00      	nop
 800d2c8:	40022000 	.word	0x40022000
 800d2cc:	40021000 	.word	0x40021000
 800d2d0:	04c4b400 	.word	0x04c4b400
 800d2d4:	080169e4 	.word	0x080169e4
 800d2d8:	20000eb4 	.word	0x20000eb4
 800d2dc:	20000eb8 	.word	0x20000eb8

0800d2e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b087      	sub	sp, #28
 800d2e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d2e6:	4b2c      	ldr	r3, [pc, #176]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d2e8:	689b      	ldr	r3, [r3, #8]
 800d2ea:	f003 030c 	and.w	r3, r3, #12
 800d2ee:	2b04      	cmp	r3, #4
 800d2f0:	d102      	bne.n	800d2f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d2f2:	4b2a      	ldr	r3, [pc, #168]	; (800d39c <HAL_RCC_GetSysClockFreq+0xbc>)
 800d2f4:	613b      	str	r3, [r7, #16]
 800d2f6:	e047      	b.n	800d388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d2f8:	4b27      	ldr	r3, [pc, #156]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d2fa:	689b      	ldr	r3, [r3, #8]
 800d2fc:	f003 030c 	and.w	r3, r3, #12
 800d300:	2b08      	cmp	r3, #8
 800d302:	d102      	bne.n	800d30a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d304:	4b26      	ldr	r3, [pc, #152]	; (800d3a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d306:	613b      	str	r3, [r7, #16]
 800d308:	e03e      	b.n	800d388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d30a:	4b23      	ldr	r3, [pc, #140]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d30c:	689b      	ldr	r3, [r3, #8]
 800d30e:	f003 030c 	and.w	r3, r3, #12
 800d312:	2b0c      	cmp	r3, #12
 800d314:	d136      	bne.n	800d384 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d316:	4b20      	ldr	r3, [pc, #128]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d318:	68db      	ldr	r3, [r3, #12]
 800d31a:	f003 0303 	and.w	r3, r3, #3
 800d31e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d320:	4b1d      	ldr	r3, [pc, #116]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	091b      	lsrs	r3, r3, #4
 800d326:	f003 030f 	and.w	r3, r3, #15
 800d32a:	3301      	adds	r3, #1
 800d32c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2b03      	cmp	r3, #3
 800d332:	d10c      	bne.n	800d34e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d334:	4a1a      	ldr	r2, [pc, #104]	; (800d3a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d336:	68bb      	ldr	r3, [r7, #8]
 800d338:	fbb2 f3f3 	udiv	r3, r2, r3
 800d33c:	4a16      	ldr	r2, [pc, #88]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d33e:	68d2      	ldr	r2, [r2, #12]
 800d340:	0a12      	lsrs	r2, r2, #8
 800d342:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d346:	fb02 f303 	mul.w	r3, r2, r3
 800d34a:	617b      	str	r3, [r7, #20]
      break;
 800d34c:	e00c      	b.n	800d368 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d34e:	4a13      	ldr	r2, [pc, #76]	; (800d39c <HAL_RCC_GetSysClockFreq+0xbc>)
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	fbb2 f3f3 	udiv	r3, r2, r3
 800d356:	4a10      	ldr	r2, [pc, #64]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d358:	68d2      	ldr	r2, [r2, #12]
 800d35a:	0a12      	lsrs	r2, r2, #8
 800d35c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d360:	fb02 f303 	mul.w	r3, r2, r3
 800d364:	617b      	str	r3, [r7, #20]
      break;
 800d366:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d368:	4b0b      	ldr	r3, [pc, #44]	; (800d398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d36a:	68db      	ldr	r3, [r3, #12]
 800d36c:	0e5b      	lsrs	r3, r3, #25
 800d36e:	f003 0303 	and.w	r3, r3, #3
 800d372:	3301      	adds	r3, #1
 800d374:	005b      	lsls	r3, r3, #1
 800d376:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d378:	697a      	ldr	r2, [r7, #20]
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d380:	613b      	str	r3, [r7, #16]
 800d382:	e001      	b.n	800d388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d384:	2300      	movs	r3, #0
 800d386:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d388:	693b      	ldr	r3, [r7, #16]
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	371c      	adds	r7, #28
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr
 800d396:	bf00      	nop
 800d398:	40021000 	.word	0x40021000
 800d39c:	00f42400 	.word	0x00f42400
 800d3a0:	007a1200 	.word	0x007a1200

0800d3a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d3a8:	4b03      	ldr	r3, [pc, #12]	; (800d3b8 <HAL_RCC_GetHCLKFreq+0x14>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
}
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b4:	4770      	bx	lr
 800d3b6:	bf00      	nop
 800d3b8:	20000eb4 	.word	0x20000eb4

0800d3bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b087      	sub	sp, #28
 800d3c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d3c2:	4b1e      	ldr	r3, [pc, #120]	; (800d43c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d3c4:	68db      	ldr	r3, [r3, #12]
 800d3c6:	f003 0303 	and.w	r3, r3, #3
 800d3ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d3cc:	4b1b      	ldr	r3, [pc, #108]	; (800d43c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d3ce:	68db      	ldr	r3, [r3, #12]
 800d3d0:	091b      	lsrs	r3, r3, #4
 800d3d2:	f003 030f 	and.w	r3, r3, #15
 800d3d6:	3301      	adds	r3, #1
 800d3d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	2b03      	cmp	r3, #3
 800d3de:	d10c      	bne.n	800d3fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d3e0:	4a17      	ldr	r2, [pc, #92]	; (800d440 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3e8:	4a14      	ldr	r2, [pc, #80]	; (800d43c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d3ea:	68d2      	ldr	r2, [r2, #12]
 800d3ec:	0a12      	lsrs	r2, r2, #8
 800d3ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d3f2:	fb02 f303 	mul.w	r3, r2, r3
 800d3f6:	617b      	str	r3, [r7, #20]
    break;
 800d3f8:	e00c      	b.n	800d414 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d3fa:	4a12      	ldr	r2, [pc, #72]	; (800d444 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800d402:	4a0e      	ldr	r2, [pc, #56]	; (800d43c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d404:	68d2      	ldr	r2, [r2, #12]
 800d406:	0a12      	lsrs	r2, r2, #8
 800d408:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d40c:	fb02 f303 	mul.w	r3, r2, r3
 800d410:	617b      	str	r3, [r7, #20]
    break;
 800d412:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d414:	4b09      	ldr	r3, [pc, #36]	; (800d43c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d416:	68db      	ldr	r3, [r3, #12]
 800d418:	0e5b      	lsrs	r3, r3, #25
 800d41a:	f003 0303 	and.w	r3, r3, #3
 800d41e:	3301      	adds	r3, #1
 800d420:	005b      	lsls	r3, r3, #1
 800d422:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d424:	697a      	ldr	r2, [r7, #20]
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	fbb2 f3f3 	udiv	r3, r2, r3
 800d42c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d42e:	687b      	ldr	r3, [r7, #4]
}
 800d430:	4618      	mov	r0, r3
 800d432:	371c      	adds	r7, #28
 800d434:	46bd      	mov	sp, r7
 800d436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43a:	4770      	bx	lr
 800d43c:	40021000 	.word	0x40021000
 800d440:	007a1200 	.word	0x007a1200
 800d444:	00f42400 	.word	0x00f42400

0800d448 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b086      	sub	sp, #24
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d450:	2300      	movs	r3, #0
 800d452:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d454:	2300      	movs	r3, #0
 800d456:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d460:	2b00      	cmp	r3, #0
 800d462:	f000 8098 	beq.w	800d596 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d466:	2300      	movs	r3, #0
 800d468:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d46a:	4b43      	ldr	r3, [pc, #268]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d46c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d46e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d472:	2b00      	cmp	r3, #0
 800d474:	d10d      	bne.n	800d492 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d476:	4b40      	ldr	r3, [pc, #256]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d47a:	4a3f      	ldr	r2, [pc, #252]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d47c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d480:	6593      	str	r3, [r2, #88]	; 0x58
 800d482:	4b3d      	ldr	r3, [pc, #244]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d48a:	60bb      	str	r3, [r7, #8]
 800d48c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d48e:	2301      	movs	r3, #1
 800d490:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d492:	4b3a      	ldr	r3, [pc, #232]	; (800d57c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	4a39      	ldr	r2, [pc, #228]	; (800d57c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d49c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d49e:	f7fb fef5 	bl	800928c <HAL_GetTick>
 800d4a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d4a4:	e009      	b.n	800d4ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d4a6:	f7fb fef1 	bl	800928c <HAL_GetTick>
 800d4aa:	4602      	mov	r2, r0
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	1ad3      	subs	r3, r2, r3
 800d4b0:	2b02      	cmp	r3, #2
 800d4b2:	d902      	bls.n	800d4ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d4b4:	2303      	movs	r3, #3
 800d4b6:	74fb      	strb	r3, [r7, #19]
        break;
 800d4b8:	e005      	b.n	800d4c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d4ba:	4b30      	ldr	r3, [pc, #192]	; (800d57c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d0ef      	beq.n	800d4a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d4c6:	7cfb      	ldrb	r3, [r7, #19]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d159      	bne.n	800d580 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d4cc:	4b2a      	ldr	r3, [pc, #168]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d4ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d4d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d01e      	beq.n	800d51c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4e2:	697a      	ldr	r2, [r7, #20]
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d019      	beq.n	800d51c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d4e8:	4b23      	ldr	r3, [pc, #140]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d4ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d4f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d4f4:	4b20      	ldr	r3, [pc, #128]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d4f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4fa:	4a1f      	ldr	r2, [pc, #124]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d4fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d500:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d504:	4b1c      	ldr	r3, [pc, #112]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d50a:	4a1b      	ldr	r2, [pc, #108]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d50c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d514:	4a18      	ldr	r2, [pc, #96]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d516:	697b      	ldr	r3, [r7, #20]
 800d518:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	f003 0301 	and.w	r3, r3, #1
 800d522:	2b00      	cmp	r3, #0
 800d524:	d016      	beq.n	800d554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d526:	f7fb feb1 	bl	800928c <HAL_GetTick>
 800d52a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d52c:	e00b      	b.n	800d546 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d52e:	f7fb fead 	bl	800928c <HAL_GetTick>
 800d532:	4602      	mov	r2, r0
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	1ad3      	subs	r3, r2, r3
 800d538:	f241 3288 	movw	r2, #5000	; 0x1388
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d902      	bls.n	800d546 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d540:	2303      	movs	r3, #3
 800d542:	74fb      	strb	r3, [r7, #19]
            break;
 800d544:	e006      	b.n	800d554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d546:	4b0c      	ldr	r3, [pc, #48]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d54c:	f003 0302 	and.w	r3, r3, #2
 800d550:	2b00      	cmp	r3, #0
 800d552:	d0ec      	beq.n	800d52e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d554:	7cfb      	ldrb	r3, [r7, #19]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d10b      	bne.n	800d572 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d55a:	4b07      	ldr	r3, [pc, #28]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d55c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d560:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d568:	4903      	ldr	r1, [pc, #12]	; (800d578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d56a:	4313      	orrs	r3, r2
 800d56c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d570:	e008      	b.n	800d584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d572:	7cfb      	ldrb	r3, [r7, #19]
 800d574:	74bb      	strb	r3, [r7, #18]
 800d576:	e005      	b.n	800d584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d578:	40021000 	.word	0x40021000
 800d57c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d580:	7cfb      	ldrb	r3, [r7, #19]
 800d582:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d584:	7c7b      	ldrb	r3, [r7, #17]
 800d586:	2b01      	cmp	r3, #1
 800d588:	d105      	bne.n	800d596 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d58a:	4baf      	ldr	r3, [pc, #700]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d58c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d58e:	4aae      	ldr	r2, [pc, #696]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d594:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	f003 0301 	and.w	r3, r3, #1
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d00a      	beq.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d5a2:	4ba9      	ldr	r3, [pc, #676]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d5a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5a8:	f023 0203 	bic.w	r2, r3, #3
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	685b      	ldr	r3, [r3, #4]
 800d5b0:	49a5      	ldr	r1, [pc, #660]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f003 0302 	and.w	r3, r3, #2
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d00a      	beq.n	800d5da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d5c4:	4ba0      	ldr	r3, [pc, #640]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d5c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5ca:	f023 020c 	bic.w	r2, r3, #12
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	689b      	ldr	r3, [r3, #8]
 800d5d2:	499d      	ldr	r1, [pc, #628]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d5d4:	4313      	orrs	r3, r2
 800d5d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	f003 0304 	and.w	r3, r3, #4
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d00a      	beq.n	800d5fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d5e6:	4b98      	ldr	r3, [pc, #608]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d5e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	68db      	ldr	r3, [r3, #12]
 800d5f4:	4994      	ldr	r1, [pc, #592]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	f003 0308 	and.w	r3, r3, #8
 800d604:	2b00      	cmp	r3, #0
 800d606:	d00a      	beq.n	800d61e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d608:	4b8f      	ldr	r3, [pc, #572]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d60a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d60e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	691b      	ldr	r3, [r3, #16]
 800d616:	498c      	ldr	r1, [pc, #560]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d618:	4313      	orrs	r3, r2
 800d61a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	f003 0310 	and.w	r3, r3, #16
 800d626:	2b00      	cmp	r3, #0
 800d628:	d00a      	beq.n	800d640 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d62a:	4b87      	ldr	r3, [pc, #540]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d62c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	695b      	ldr	r3, [r3, #20]
 800d638:	4983      	ldr	r1, [pc, #524]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d63a:	4313      	orrs	r3, r2
 800d63c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	f003 0320 	and.w	r3, r3, #32
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d00a      	beq.n	800d662 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d64c:	4b7e      	ldr	r3, [pc, #504]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d64e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d652:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	699b      	ldr	r3, [r3, #24]
 800d65a:	497b      	ldr	r1, [pc, #492]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d65c:	4313      	orrs	r3, r2
 800d65e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d00a      	beq.n	800d684 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d66e:	4b76      	ldr	r3, [pc, #472]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d674:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	69db      	ldr	r3, [r3, #28]
 800d67c:	4972      	ldr	r1, [pc, #456]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d67e:	4313      	orrs	r3, r2
 800d680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d00a      	beq.n	800d6a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d690:	4b6d      	ldr	r3, [pc, #436]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d696:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6a1b      	ldr	r3, [r3, #32]
 800d69e:	496a      	ldr	r1, [pc, #424]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d6a0:	4313      	orrs	r3, r2
 800d6a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d00a      	beq.n	800d6c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d6b2:	4b65      	ldr	r3, [pc, #404]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d6b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6c0:	4961      	ldr	r1, [pc, #388]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00a      	beq.n	800d6ea <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d6d4:	4b5c      	ldr	r3, [pc, #368]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d6d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d6da:	f023 0203 	bic.w	r2, r3, #3
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6e2:	4959      	ldr	r1, [pc, #356]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d00a      	beq.n	800d70c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d6f6:	4b54      	ldr	r3, [pc, #336]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d704:	4950      	ldr	r1, [pc, #320]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d706:	4313      	orrs	r3, r2
 800d708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d714:	2b00      	cmp	r3, #0
 800d716:	d015      	beq.n	800d744 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d718:	4b4b      	ldr	r3, [pc, #300]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d71a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d71e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d726:	4948      	ldr	r1, [pc, #288]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d728:	4313      	orrs	r3, r2
 800d72a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d732:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d736:	d105      	bne.n	800d744 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d738:	4b43      	ldr	r3, [pc, #268]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d73a:	68db      	ldr	r3, [r3, #12]
 800d73c:	4a42      	ldr	r2, [pc, #264]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d73e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d742:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d015      	beq.n	800d77c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d750:	4b3d      	ldr	r3, [pc, #244]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d756:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d75e:	493a      	ldr	r1, [pc, #232]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d760:	4313      	orrs	r3, r2
 800d762:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d76a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d76e:	d105      	bne.n	800d77c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d770:	4b35      	ldr	r3, [pc, #212]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d772:	68db      	ldr	r3, [r3, #12]
 800d774:	4a34      	ldr	r2, [pc, #208]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d776:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d77a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d784:	2b00      	cmp	r3, #0
 800d786:	d015      	beq.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d788:	4b2f      	ldr	r3, [pc, #188]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d78a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d78e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d796:	492c      	ldr	r1, [pc, #176]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d798:	4313      	orrs	r3, r2
 800d79a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d7a6:	d105      	bne.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d7a8:	4b27      	ldr	r3, [pc, #156]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7aa:	68db      	ldr	r3, [r3, #12]
 800d7ac:	4a26      	ldr	r2, [pc, #152]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7b2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d015      	beq.n	800d7ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d7c0:	4b21      	ldr	r3, [pc, #132]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7ce:	491e      	ldr	r1, [pc, #120]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7d0:	4313      	orrs	r3, r2
 800d7d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d7de:	d105      	bne.n	800d7ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d7e0:	4b19      	ldr	r3, [pc, #100]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	4a18      	ldr	r2, [pc, #96]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d015      	beq.n	800d824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d7f8:	4b13      	ldr	r3, [pc, #76]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d7fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d806:	4910      	ldr	r1, [pc, #64]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d808:	4313      	orrs	r3, r2
 800d80a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d812:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d816:	d105      	bne.n	800d824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d818:	4b0b      	ldr	r3, [pc, #44]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d81a:	68db      	ldr	r3, [r3, #12]
 800d81c:	4a0a      	ldr	r2, [pc, #40]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d81e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d822:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d018      	beq.n	800d862 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d830:	4b05      	ldr	r3, [pc, #20]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d836:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d83e:	4902      	ldr	r1, [pc, #8]	; (800d848 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800d840:	4313      	orrs	r3, r2
 800d842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d846:	e001      	b.n	800d84c <HAL_RCCEx_PeriphCLKConfig+0x404>
 800d848:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d850:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d854:	d105      	bne.n	800d862 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d856:	4b21      	ldr	r3, [pc, #132]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d858:	68db      	ldr	r3, [r3, #12]
 800d85a:	4a20      	ldr	r2, [pc, #128]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d85c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d860:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d015      	beq.n	800d89a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d86e:	4b1b      	ldr	r3, [pc, #108]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d874:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d87c:	4917      	ldr	r1, [pc, #92]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d87e:	4313      	orrs	r3, r2
 800d880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d88c:	d105      	bne.n	800d89a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d88e:	4b13      	ldr	r3, [pc, #76]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d890:	68db      	ldr	r3, [r3, #12]
 800d892:	4a12      	ldr	r2, [pc, #72]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d898:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d015      	beq.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d8a6:	4b0d      	ldr	r3, [pc, #52]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d8a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800d8ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d8b4:	4909      	ldr	r1, [pc, #36]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d8c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d8c4:	d105      	bne.n	800d8d2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d8c6:	4b05      	ldr	r3, [pc, #20]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d8c8:	68db      	ldr	r3, [r3, #12]
 800d8ca:	4a04      	ldr	r2, [pc, #16]	; (800d8dc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800d8cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d8d0:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d8d2:	7cbb      	ldrb	r3, [r7, #18]
}
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	3718      	adds	r7, #24
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd80      	pop	{r7, pc}
 800d8dc:	40021000 	.word	0x40021000

0800d8e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b084      	sub	sp, #16
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d101      	bne.n	800d8f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d8ee:	2301      	movs	r3, #1
 800d8f0:	e084      	b.n	800d9fc <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d8fe:	b2db      	uxtb	r3, r3
 800d900:	2b00      	cmp	r3, #0
 800d902:	d106      	bne.n	800d912 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2200      	movs	r2, #0
 800d908:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f7fa fe1d 	bl	800854c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2202      	movs	r2, #2
 800d916:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	681a      	ldr	r2, [r3, #0]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d928:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	68db      	ldr	r3, [r3, #12]
 800d92e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d932:	d902      	bls.n	800d93a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d934:	2300      	movs	r3, #0
 800d936:	60fb      	str	r3, [r7, #12]
 800d938:	e002      	b.n	800d940 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d93a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d93e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	68db      	ldr	r3, [r3, #12]
 800d944:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d948:	d007      	beq.n	800d95a <HAL_SPI_Init+0x7a>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	68db      	ldr	r3, [r3, #12]
 800d94e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d952:	d002      	beq.n	800d95a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	2200      	movs	r2, #0
 800d958:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d10b      	bne.n	800d97a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	68db      	ldr	r3, [r3, #12]
 800d966:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d96a:	d903      	bls.n	800d974 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2202      	movs	r2, #2
 800d970:	631a      	str	r2, [r3, #48]	; 0x30
 800d972:	e002      	b.n	800d97a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2201      	movs	r2, #1
 800d978:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	685a      	ldr	r2, [r3, #4]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	689b      	ldr	r3, [r3, #8]
 800d982:	431a      	orrs	r2, r3
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	691b      	ldr	r3, [r3, #16]
 800d988:	431a      	orrs	r2, r3
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	695b      	ldr	r3, [r3, #20]
 800d98e:	431a      	orrs	r2, r3
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	699b      	ldr	r3, [r3, #24]
 800d994:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d998:	431a      	orrs	r2, r3
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	69db      	ldr	r3, [r3, #28]
 800d99e:	431a      	orrs	r2, r3
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	6a1b      	ldr	r3, [r3, #32]
 800d9a4:	ea42 0103 	orr.w	r1, r2, r3
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	430a      	orrs	r2, r1
 800d9b2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	699b      	ldr	r3, [r3, #24]
 800d9b8:	0c1b      	lsrs	r3, r3, #16
 800d9ba:	f003 0204 	and.w	r2, r3, #4
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9c2:	431a      	orrs	r2, r3
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9c8:	431a      	orrs	r2, r3
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	68db      	ldr	r3, [r3, #12]
 800d9ce:	ea42 0103 	orr.w	r1, r2, r3
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	68fa      	ldr	r2, [r7, #12]
 800d9d8:	430a      	orrs	r2, r1
 800d9da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	69da      	ldr	r2, [r3, #28]
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d9ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d9fa:	2300      	movs	r3, #0
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	3710      	adds	r7, #16
 800da00:	46bd      	mov	sp, r7
 800da02:	bd80      	pop	{r7, pc}

0800da04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b082      	sub	sp, #8
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d101      	bne.n	800da16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800da12:	2301      	movs	r3, #1
 800da14:	e049      	b.n	800daaa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da1c:	b2db      	uxtb	r3, r3
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d106      	bne.n	800da30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2200      	movs	r2, #0
 800da26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f7fb fa98 	bl	8008f60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2202      	movs	r2, #2
 800da34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681a      	ldr	r2, [r3, #0]
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	3304      	adds	r3, #4
 800da40:	4619      	mov	r1, r3
 800da42:	4610      	mov	r0, r2
 800da44:	f001 fb9e 	bl	800f184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2201      	movs	r2, #1
 800da4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	2201      	movs	r2, #1
 800da54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2201      	movs	r2, #1
 800da5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	2201      	movs	r2, #1
 800da64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2201      	movs	r2, #1
 800da6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	2201      	movs	r2, #1
 800da74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2201      	movs	r2, #1
 800da7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2201      	movs	r2, #1
 800da84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2201      	movs	r2, #1
 800da8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2201      	movs	r2, #1
 800da94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2201      	movs	r2, #1
 800da9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2201      	movs	r2, #1
 800daa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800daa8:	2300      	movs	r3, #0
}
 800daaa:	4618      	mov	r0, r3
 800daac:	3708      	adds	r7, #8
 800daae:	46bd      	mov	sp, r7
 800dab0:	bd80      	pop	{r7, pc}
	...

0800dab4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b085      	sub	sp, #20
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dac2:	b2db      	uxtb	r3, r3
 800dac4:	2b01      	cmp	r3, #1
 800dac6:	d001      	beq.n	800dacc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800dac8:	2301      	movs	r3, #1
 800daca:	e019      	b.n	800db00 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2202      	movs	r2, #2
 800dad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	689a      	ldr	r2, [r3, #8]
 800dada:	4b0c      	ldr	r3, [pc, #48]	; (800db0c <HAL_TIM_Base_Start+0x58>)
 800dadc:	4013      	ands	r3, r2
 800dade:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	2b06      	cmp	r3, #6
 800dae4:	d00b      	beq.n	800dafe <HAL_TIM_Base_Start+0x4a>
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800daec:	d007      	beq.n	800dafe <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	681a      	ldr	r2, [r3, #0]
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	f042 0201 	orr.w	r2, r2, #1
 800dafc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800dafe:	2300      	movs	r3, #0
}
 800db00:	4618      	mov	r0, r3
 800db02:	3714      	adds	r7, #20
 800db04:	46bd      	mov	sp, r7
 800db06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0a:	4770      	bx	lr
 800db0c:	00010007 	.word	0x00010007

0800db10 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800db10:	b480      	push	{r7}
 800db12:	b083      	sub	sp, #12
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	6a1a      	ldr	r2, [r3, #32]
 800db1e:	f241 1311 	movw	r3, #4369	; 0x1111
 800db22:	4013      	ands	r3, r2
 800db24:	2b00      	cmp	r3, #0
 800db26:	d10f      	bne.n	800db48 <HAL_TIM_Base_Stop+0x38>
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	6a1a      	ldr	r2, [r3, #32]
 800db2e:	f244 4344 	movw	r3, #17476	; 0x4444
 800db32:	4013      	ands	r3, r2
 800db34:	2b00      	cmp	r3, #0
 800db36:	d107      	bne.n	800db48 <HAL_TIM_Base_Stop+0x38>
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	681a      	ldr	r2, [r3, #0]
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f022 0201 	bic.w	r2, r2, #1
 800db46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	2201      	movs	r2, #1
 800db4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800db50:	2300      	movs	r3, #0
}
 800db52:	4618      	mov	r0, r3
 800db54:	370c      	adds	r7, #12
 800db56:	46bd      	mov	sp, r7
 800db58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5c:	4770      	bx	lr
	...

0800db60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800db6e:	b2db      	uxtb	r3, r3
 800db70:	2b01      	cmp	r3, #1
 800db72:	d001      	beq.n	800db78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800db74:	2301      	movs	r3, #1
 800db76:	e021      	b.n	800dbbc <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2202      	movs	r2, #2
 800db7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	68da      	ldr	r2, [r3, #12]
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f042 0201 	orr.w	r2, r2, #1
 800db8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	689a      	ldr	r2, [r3, #8]
 800db96:	4b0c      	ldr	r3, [pc, #48]	; (800dbc8 <HAL_TIM_Base_Start_IT+0x68>)
 800db98:	4013      	ands	r3, r2
 800db9a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	2b06      	cmp	r3, #6
 800dba0:	d00b      	beq.n	800dbba <HAL_TIM_Base_Start_IT+0x5a>
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dba8:	d007      	beq.n	800dbba <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	681a      	ldr	r2, [r3, #0]
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f042 0201 	orr.w	r2, r2, #1
 800dbb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800dbba:	2300      	movs	r3, #0
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3714      	adds	r7, #20
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc6:	4770      	bx	lr
 800dbc8:	00010007 	.word	0x00010007

0800dbcc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800dbcc:	b480      	push	{r7}
 800dbce:	b083      	sub	sp, #12
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	68da      	ldr	r2, [r3, #12]
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	f022 0201 	bic.w	r2, r2, #1
 800dbe2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	6a1a      	ldr	r2, [r3, #32]
 800dbea:	f241 1311 	movw	r3, #4369	; 0x1111
 800dbee:	4013      	ands	r3, r2
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d10f      	bne.n	800dc14 <HAL_TIM_Base_Stop_IT+0x48>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	6a1a      	ldr	r2, [r3, #32]
 800dbfa:	f244 4344 	movw	r3, #17476	; 0x4444
 800dbfe:	4013      	ands	r3, r2
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d107      	bne.n	800dc14 <HAL_TIM_Base_Stop_IT+0x48>
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	681a      	ldr	r2, [r3, #0]
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f022 0201 	bic.w	r2, r2, #1
 800dc12:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2201      	movs	r2, #1
 800dc18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800dc1c:	2300      	movs	r3, #0
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	370c      	adds	r7, #12
 800dc22:	46bd      	mov	sp, r7
 800dc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc28:	4770      	bx	lr

0800dc2a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dc2a:	b580      	push	{r7, lr}
 800dc2c:	b082      	sub	sp, #8
 800dc2e:	af00      	add	r7, sp, #0
 800dc30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d101      	bne.n	800dc3c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800dc38:	2301      	movs	r3, #1
 800dc3a:	e049      	b.n	800dcd0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d106      	bne.n	800dc56 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f000 f841 	bl	800dcd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	2202      	movs	r2, #2
 800dc5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681a      	ldr	r2, [r3, #0]
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	3304      	adds	r3, #4
 800dc66:	4619      	mov	r1, r3
 800dc68:	4610      	mov	r0, r2
 800dc6a:	f001 fa8b 	bl	800f184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2201      	movs	r2, #1
 800dc72:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	2201      	movs	r2, #1
 800dc7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	2201      	movs	r2, #1
 800dc82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2201      	movs	r2, #1
 800dc8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	2201      	movs	r2, #1
 800dc92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2201      	movs	r2, #1
 800dc9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2201      	movs	r2, #1
 800dcaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	2201      	movs	r2, #1
 800dcb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2201      	movs	r2, #1
 800dcba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	2201      	movs	r2, #1
 800dcca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3708      	adds	r7, #8
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b083      	sub	sp, #12
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800dce0:	bf00      	nop
 800dce2:	370c      	adds	r7, #12
 800dce4:	46bd      	mov	sp, r7
 800dce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcea:	4770      	bx	lr

0800dcec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b084      	sub	sp, #16
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	6078      	str	r0, [r7, #4]
 800dcf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d109      	bne.n	800dd10 <HAL_TIM_PWM_Start+0x24>
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dd02:	b2db      	uxtb	r3, r3
 800dd04:	2b01      	cmp	r3, #1
 800dd06:	bf14      	ite	ne
 800dd08:	2301      	movne	r3, #1
 800dd0a:	2300      	moveq	r3, #0
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	e03c      	b.n	800dd8a <HAL_TIM_PWM_Start+0x9e>
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	2b04      	cmp	r3, #4
 800dd14:	d109      	bne.n	800dd2a <HAL_TIM_PWM_Start+0x3e>
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	2b01      	cmp	r3, #1
 800dd20:	bf14      	ite	ne
 800dd22:	2301      	movne	r3, #1
 800dd24:	2300      	moveq	r3, #0
 800dd26:	b2db      	uxtb	r3, r3
 800dd28:	e02f      	b.n	800dd8a <HAL_TIM_PWM_Start+0x9e>
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	2b08      	cmp	r3, #8
 800dd2e:	d109      	bne.n	800dd44 <HAL_TIM_PWM_Start+0x58>
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	2b01      	cmp	r3, #1
 800dd3a:	bf14      	ite	ne
 800dd3c:	2301      	movne	r3, #1
 800dd3e:	2300      	moveq	r3, #0
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	e022      	b.n	800dd8a <HAL_TIM_PWM_Start+0x9e>
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	2b0c      	cmp	r3, #12
 800dd48:	d109      	bne.n	800dd5e <HAL_TIM_PWM_Start+0x72>
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dd50:	b2db      	uxtb	r3, r3
 800dd52:	2b01      	cmp	r3, #1
 800dd54:	bf14      	ite	ne
 800dd56:	2301      	movne	r3, #1
 800dd58:	2300      	moveq	r3, #0
 800dd5a:	b2db      	uxtb	r3, r3
 800dd5c:	e015      	b.n	800dd8a <HAL_TIM_PWM_Start+0x9e>
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	2b10      	cmp	r3, #16
 800dd62:	d109      	bne.n	800dd78 <HAL_TIM_PWM_Start+0x8c>
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	2b01      	cmp	r3, #1
 800dd6e:	bf14      	ite	ne
 800dd70:	2301      	movne	r3, #1
 800dd72:	2300      	moveq	r3, #0
 800dd74:	b2db      	uxtb	r3, r3
 800dd76:	e008      	b.n	800dd8a <HAL_TIM_PWM_Start+0x9e>
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	2b01      	cmp	r3, #1
 800dd82:	bf14      	ite	ne
 800dd84:	2301      	movne	r3, #1
 800dd86:	2300      	moveq	r3, #0
 800dd88:	b2db      	uxtb	r3, r3
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d001      	beq.n	800dd92 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800dd8e:	2301      	movs	r3, #1
 800dd90:	e073      	b.n	800de7a <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d104      	bne.n	800dda2 <HAL_TIM_PWM_Start+0xb6>
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2202      	movs	r2, #2
 800dd9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dda0:	e023      	b.n	800ddea <HAL_TIM_PWM_Start+0xfe>
 800dda2:	683b      	ldr	r3, [r7, #0]
 800dda4:	2b04      	cmp	r3, #4
 800dda6:	d104      	bne.n	800ddb2 <HAL_TIM_PWM_Start+0xc6>
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2202      	movs	r2, #2
 800ddac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ddb0:	e01b      	b.n	800ddea <HAL_TIM_PWM_Start+0xfe>
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	2b08      	cmp	r3, #8
 800ddb6:	d104      	bne.n	800ddc2 <HAL_TIM_PWM_Start+0xd6>
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2202      	movs	r2, #2
 800ddbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ddc0:	e013      	b.n	800ddea <HAL_TIM_PWM_Start+0xfe>
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	2b0c      	cmp	r3, #12
 800ddc6:	d104      	bne.n	800ddd2 <HAL_TIM_PWM_Start+0xe6>
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2202      	movs	r2, #2
 800ddcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ddd0:	e00b      	b.n	800ddea <HAL_TIM_PWM_Start+0xfe>
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	2b10      	cmp	r3, #16
 800ddd6:	d104      	bne.n	800dde2 <HAL_TIM_PWM_Start+0xf6>
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	2202      	movs	r2, #2
 800dddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dde0:	e003      	b.n	800ddea <HAL_TIM_PWM_Start+0xfe>
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	2202      	movs	r2, #2
 800dde6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	2201      	movs	r2, #1
 800ddf0:	6839      	ldr	r1, [r7, #0]
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f002 f81a 	bl	800fe2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	4a21      	ldr	r2, [pc, #132]	; (800de84 <HAL_TIM_PWM_Start+0x198>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	d018      	beq.n	800de34 <HAL_TIM_PWM_Start+0x148>
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	4a20      	ldr	r2, [pc, #128]	; (800de88 <HAL_TIM_PWM_Start+0x19c>)
 800de08:	4293      	cmp	r3, r2
 800de0a:	d013      	beq.n	800de34 <HAL_TIM_PWM_Start+0x148>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	4a1e      	ldr	r2, [pc, #120]	; (800de8c <HAL_TIM_PWM_Start+0x1a0>)
 800de12:	4293      	cmp	r3, r2
 800de14:	d00e      	beq.n	800de34 <HAL_TIM_PWM_Start+0x148>
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4a1d      	ldr	r2, [pc, #116]	; (800de90 <HAL_TIM_PWM_Start+0x1a4>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d009      	beq.n	800de34 <HAL_TIM_PWM_Start+0x148>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	4a1b      	ldr	r2, [pc, #108]	; (800de94 <HAL_TIM_PWM_Start+0x1a8>)
 800de26:	4293      	cmp	r3, r2
 800de28:	d004      	beq.n	800de34 <HAL_TIM_PWM_Start+0x148>
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	4a1a      	ldr	r2, [pc, #104]	; (800de98 <HAL_TIM_PWM_Start+0x1ac>)
 800de30:	4293      	cmp	r3, r2
 800de32:	d101      	bne.n	800de38 <HAL_TIM_PWM_Start+0x14c>
 800de34:	2301      	movs	r3, #1
 800de36:	e000      	b.n	800de3a <HAL_TIM_PWM_Start+0x14e>
 800de38:	2300      	movs	r3, #0
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d007      	beq.n	800de4e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800de4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	689a      	ldr	r2, [r3, #8]
 800de54:	4b11      	ldr	r3, [pc, #68]	; (800de9c <HAL_TIM_PWM_Start+0x1b0>)
 800de56:	4013      	ands	r3, r2
 800de58:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	2b06      	cmp	r3, #6
 800de5e:	d00b      	beq.n	800de78 <HAL_TIM_PWM_Start+0x18c>
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800de66:	d007      	beq.n	800de78 <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	681a      	ldr	r2, [r3, #0]
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f042 0201 	orr.w	r2, r2, #1
 800de76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800de78:	2300      	movs	r3, #0
}
 800de7a:	4618      	mov	r0, r3
 800de7c:	3710      	adds	r7, #16
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}
 800de82:	bf00      	nop
 800de84:	40012c00 	.word	0x40012c00
 800de88:	40013400 	.word	0x40013400
 800de8c:	40014000 	.word	0x40014000
 800de90:	40014400 	.word	0x40014400
 800de94:	40014800 	.word	0x40014800
 800de98:	40015000 	.word	0x40015000
 800de9c:	00010007 	.word	0x00010007

0800dea0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b082      	sub	sp, #8
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
 800dea8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	2200      	movs	r2, #0
 800deb0:	6839      	ldr	r1, [r7, #0]
 800deb2:	4618      	mov	r0, r3
 800deb4:	f001 ffba 	bl	800fe2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	4a40      	ldr	r2, [pc, #256]	; (800dfc0 <HAL_TIM_PWM_Stop+0x120>)
 800debe:	4293      	cmp	r3, r2
 800dec0:	d018      	beq.n	800def4 <HAL_TIM_PWM_Stop+0x54>
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	4a3f      	ldr	r2, [pc, #252]	; (800dfc4 <HAL_TIM_PWM_Stop+0x124>)
 800dec8:	4293      	cmp	r3, r2
 800deca:	d013      	beq.n	800def4 <HAL_TIM_PWM_Stop+0x54>
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a3d      	ldr	r2, [pc, #244]	; (800dfc8 <HAL_TIM_PWM_Stop+0x128>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d00e      	beq.n	800def4 <HAL_TIM_PWM_Stop+0x54>
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	4a3c      	ldr	r2, [pc, #240]	; (800dfcc <HAL_TIM_PWM_Stop+0x12c>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d009      	beq.n	800def4 <HAL_TIM_PWM_Stop+0x54>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	4a3a      	ldr	r2, [pc, #232]	; (800dfd0 <HAL_TIM_PWM_Stop+0x130>)
 800dee6:	4293      	cmp	r3, r2
 800dee8:	d004      	beq.n	800def4 <HAL_TIM_PWM_Stop+0x54>
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	4a39      	ldr	r2, [pc, #228]	; (800dfd4 <HAL_TIM_PWM_Stop+0x134>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d101      	bne.n	800def8 <HAL_TIM_PWM_Stop+0x58>
 800def4:	2301      	movs	r3, #1
 800def6:	e000      	b.n	800defa <HAL_TIM_PWM_Stop+0x5a>
 800def8:	2300      	movs	r3, #0
 800defa:	2b00      	cmp	r3, #0
 800defc:	d017      	beq.n	800df2e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	6a1a      	ldr	r2, [r3, #32]
 800df04:	f241 1311 	movw	r3, #4369	; 0x1111
 800df08:	4013      	ands	r3, r2
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d10f      	bne.n	800df2e <HAL_TIM_PWM_Stop+0x8e>
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	6a1a      	ldr	r2, [r3, #32]
 800df14:	f244 4344 	movw	r3, #17476	; 0x4444
 800df18:	4013      	ands	r3, r2
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d107      	bne.n	800df2e <HAL_TIM_PWM_Stop+0x8e>
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800df2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	6a1a      	ldr	r2, [r3, #32]
 800df34:	f241 1311 	movw	r3, #4369	; 0x1111
 800df38:	4013      	ands	r3, r2
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d10f      	bne.n	800df5e <HAL_TIM_PWM_Stop+0xbe>
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	6a1a      	ldr	r2, [r3, #32]
 800df44:	f244 4344 	movw	r3, #17476	; 0x4444
 800df48:	4013      	ands	r3, r2
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d107      	bne.n	800df5e <HAL_TIM_PWM_Stop+0xbe>
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	681a      	ldr	r2, [r3, #0]
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f022 0201 	bic.w	r2, r2, #1
 800df5c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d104      	bne.n	800df6e <HAL_TIM_PWM_Stop+0xce>
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2201      	movs	r2, #1
 800df68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800df6c:	e023      	b.n	800dfb6 <HAL_TIM_PWM_Stop+0x116>
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	2b04      	cmp	r3, #4
 800df72:	d104      	bne.n	800df7e <HAL_TIM_PWM_Stop+0xde>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2201      	movs	r2, #1
 800df78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800df7c:	e01b      	b.n	800dfb6 <HAL_TIM_PWM_Stop+0x116>
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	2b08      	cmp	r3, #8
 800df82:	d104      	bne.n	800df8e <HAL_TIM_PWM_Stop+0xee>
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	2201      	movs	r2, #1
 800df88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800df8c:	e013      	b.n	800dfb6 <HAL_TIM_PWM_Stop+0x116>
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	2b0c      	cmp	r3, #12
 800df92:	d104      	bne.n	800df9e <HAL_TIM_PWM_Stop+0xfe>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2201      	movs	r2, #1
 800df98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800df9c:	e00b      	b.n	800dfb6 <HAL_TIM_PWM_Stop+0x116>
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	2b10      	cmp	r3, #16
 800dfa2:	d104      	bne.n	800dfae <HAL_TIM_PWM_Stop+0x10e>
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2201      	movs	r2, #1
 800dfa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dfac:	e003      	b.n	800dfb6 <HAL_TIM_PWM_Stop+0x116>
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	2201      	movs	r2, #1
 800dfb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800dfb6:	2300      	movs	r3, #0
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	3708      	adds	r7, #8
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}
 800dfc0:	40012c00 	.word	0x40012c00
 800dfc4:	40013400 	.word	0x40013400
 800dfc8:	40014000 	.word	0x40014000
 800dfcc:	40014400 	.word	0x40014400
 800dfd0:	40014800 	.word	0x40014800
 800dfd4:	40015000 	.word	0x40015000

0800dfd8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b082      	sub	sp, #8
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d101      	bne.n	800dfea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800dfe6:	2301      	movs	r3, #1
 800dfe8:	e049      	b.n	800e07e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dff0:	b2db      	uxtb	r3, r3
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d106      	bne.n	800e004 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	2200      	movs	r2, #0
 800dffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f000 f841 	bl	800e086 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2202      	movs	r2, #2
 800e008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681a      	ldr	r2, [r3, #0]
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	3304      	adds	r3, #4
 800e014:	4619      	mov	r1, r3
 800e016:	4610      	mov	r0, r2
 800e018:	f001 f8b4 	bl	800f184 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2201      	movs	r2, #1
 800e020:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2201      	movs	r2, #1
 800e028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	2201      	movs	r2, #1
 800e030:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2201      	movs	r2, #1
 800e038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2201      	movs	r2, #1
 800e040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2201      	movs	r2, #1
 800e048:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2201      	movs	r2, #1
 800e050:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2201      	movs	r2, #1
 800e058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2201      	movs	r2, #1
 800e060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2201      	movs	r2, #1
 800e068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2201      	movs	r2, #1
 800e070:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	2201      	movs	r2, #1
 800e078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e07c:	2300      	movs	r3, #0
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3708      	adds	r7, #8
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}

0800e086 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800e086:	b480      	push	{r7}
 800e088:	b083      	sub	sp, #12
 800e08a:	af00      	add	r7, sp, #0
 800e08c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800e08e:	bf00      	nop
 800e090:	370c      	adds	r7, #12
 800e092:	46bd      	mov	sp, r7
 800e094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e098:	4770      	bx	lr
	...

0800e09c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b086      	sub	sp, #24
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	60f8      	str	r0, [r7, #12]
 800e0a4:	60b9      	str	r1, [r7, #8]
 800e0a6:	607a      	str	r2, [r7, #4]
 800e0a8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d104      	bne.n	800e0ba <HAL_TIM_IC_Start_DMA+0x1e>
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e0b6:	b2db      	uxtb	r3, r3
 800e0b8:	e023      	b.n	800e102 <HAL_TIM_IC_Start_DMA+0x66>
 800e0ba:	68bb      	ldr	r3, [r7, #8]
 800e0bc:	2b04      	cmp	r3, #4
 800e0be:	d104      	bne.n	800e0ca <HAL_TIM_IC_Start_DMA+0x2e>
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e0c6:	b2db      	uxtb	r3, r3
 800e0c8:	e01b      	b.n	800e102 <HAL_TIM_IC_Start_DMA+0x66>
 800e0ca:	68bb      	ldr	r3, [r7, #8]
 800e0cc:	2b08      	cmp	r3, #8
 800e0ce:	d104      	bne.n	800e0da <HAL_TIM_IC_Start_DMA+0x3e>
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e0d6:	b2db      	uxtb	r3, r3
 800e0d8:	e013      	b.n	800e102 <HAL_TIM_IC_Start_DMA+0x66>
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	2b0c      	cmp	r3, #12
 800e0de:	d104      	bne.n	800e0ea <HAL_TIM_IC_Start_DMA+0x4e>
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e0e6:	b2db      	uxtb	r3, r3
 800e0e8:	e00b      	b.n	800e102 <HAL_TIM_IC_Start_DMA+0x66>
 800e0ea:	68bb      	ldr	r3, [r7, #8]
 800e0ec:	2b10      	cmp	r3, #16
 800e0ee:	d104      	bne.n	800e0fa <HAL_TIM_IC_Start_DMA+0x5e>
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e0f6:	b2db      	uxtb	r3, r3
 800e0f8:	e003      	b.n	800e102 <HAL_TIM_IC_Start_DMA+0x66>
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e100:	b2db      	uxtb	r3, r3
 800e102:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d104      	bne.n	800e114 <HAL_TIM_IC_Start_DMA+0x78>
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e110:	b2db      	uxtb	r3, r3
 800e112:	e013      	b.n	800e13c <HAL_TIM_IC_Start_DMA+0xa0>
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	2b04      	cmp	r3, #4
 800e118:	d104      	bne.n	800e124 <HAL_TIM_IC_Start_DMA+0x88>
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e120:	b2db      	uxtb	r3, r3
 800e122:	e00b      	b.n	800e13c <HAL_TIM_IC_Start_DMA+0xa0>
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	2b08      	cmp	r3, #8
 800e128:	d104      	bne.n	800e134 <HAL_TIM_IC_Start_DMA+0x98>
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800e130:	b2db      	uxtb	r3, r3
 800e132:	e003      	b.n	800e13c <HAL_TIM_IC_Start_DMA+0xa0>
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800e13e:	7dfb      	ldrb	r3, [r7, #23]
 800e140:	2b02      	cmp	r3, #2
 800e142:	d002      	beq.n	800e14a <HAL_TIM_IC_Start_DMA+0xae>
   || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800e144:	7dbb      	ldrb	r3, [r7, #22]
 800e146:	2b02      	cmp	r3, #2
 800e148:	d101      	bne.n	800e14e <HAL_TIM_IC_Start_DMA+0xb2>
  {
    return HAL_BUSY;
 800e14a:	2302      	movs	r3, #2
 800e14c:	e128      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800e14e:	7dfb      	ldrb	r3, [r7, #23]
 800e150:	2b01      	cmp	r3, #1
 800e152:	d153      	bne.n	800e1fc <HAL_TIM_IC_Start_DMA+0x160>
        && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800e154:	7dbb      	ldrb	r3, [r7, #22]
 800e156:	2b01      	cmp	r3, #1
 800e158:	d150      	bne.n	800e1fc <HAL_TIM_IC_Start_DMA+0x160>
  {
    if ((pData == NULL) && (Length > 0U))
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d104      	bne.n	800e16a <HAL_TIM_IC_Start_DMA+0xce>
 800e160:	887b      	ldrh	r3, [r7, #2]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d001      	beq.n	800e16a <HAL_TIM_IC_Start_DMA+0xce>
    {
      return HAL_ERROR;
 800e166:	2301      	movs	r3, #1
 800e168:	e11a      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d104      	bne.n	800e17a <HAL_TIM_IC_Start_DMA+0xde>
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2202      	movs	r2, #2
 800e174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e178:	e023      	b.n	800e1c2 <HAL_TIM_IC_Start_DMA+0x126>
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	2b04      	cmp	r3, #4
 800e17e:	d104      	bne.n	800e18a <HAL_TIM_IC_Start_DMA+0xee>
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2202      	movs	r2, #2
 800e184:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e188:	e01b      	b.n	800e1c2 <HAL_TIM_IC_Start_DMA+0x126>
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	2b08      	cmp	r3, #8
 800e18e:	d104      	bne.n	800e19a <HAL_TIM_IC_Start_DMA+0xfe>
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	2202      	movs	r2, #2
 800e194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e198:	e013      	b.n	800e1c2 <HAL_TIM_IC_Start_DMA+0x126>
 800e19a:	68bb      	ldr	r3, [r7, #8]
 800e19c:	2b0c      	cmp	r3, #12
 800e19e:	d104      	bne.n	800e1aa <HAL_TIM_IC_Start_DMA+0x10e>
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	2202      	movs	r2, #2
 800e1a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e1a8:	e00b      	b.n	800e1c2 <HAL_TIM_IC_Start_DMA+0x126>
 800e1aa:	68bb      	ldr	r3, [r7, #8]
 800e1ac:	2b10      	cmp	r3, #16
 800e1ae:	d104      	bne.n	800e1ba <HAL_TIM_IC_Start_DMA+0x11e>
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	2202      	movs	r2, #2
 800e1b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e1b8:	e003      	b.n	800e1c2 <HAL_TIM_IC_Start_DMA+0x126>
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	2202      	movs	r2, #2
 800e1be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e1c2:	68bb      	ldr	r3, [r7, #8]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d104      	bne.n	800e1d2 <HAL_TIM_IC_Start_DMA+0x136>
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	2202      	movs	r2, #2
 800e1cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 800e1d0:	e016      	b.n	800e200 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	2b04      	cmp	r3, #4
 800e1d6:	d104      	bne.n	800e1e2 <HAL_TIM_IC_Start_DMA+0x146>
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	2202      	movs	r2, #2
 800e1dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800e1e0:	e00e      	b.n	800e200 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	2b08      	cmp	r3, #8
 800e1e6:	d104      	bne.n	800e1f2 <HAL_TIM_IC_Start_DMA+0x156>
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2202      	movs	r2, #2
 800e1ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ((pData == NULL) && (Length > 0U))
 800e1f0:	e006      	b.n	800e200 <HAL_TIM_IC_Start_DMA+0x164>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	2202      	movs	r2, #2
 800e1f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ((pData == NULL) && (Length > 0U))
 800e1fa:	e001      	b.n	800e200 <HAL_TIM_IC_Start_DMA+0x164>
    }
  }
  else
  {
    return HAL_ERROR;
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	e0cf      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
  }

  switch (Channel)
 800e200:	68bb      	ldr	r3, [r7, #8]
 800e202:	2b0c      	cmp	r3, #12
 800e204:	f200 80ae 	bhi.w	800e364 <HAL_TIM_IC_Start_DMA+0x2c8>
 800e208:	a201      	add	r2, pc, #4	; (adr r2, 800e210 <HAL_TIM_IC_Start_DMA+0x174>)
 800e20a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e20e:	bf00      	nop
 800e210:	0800e245 	.word	0x0800e245
 800e214:	0800e365 	.word	0x0800e365
 800e218:	0800e365 	.word	0x0800e365
 800e21c:	0800e365 	.word	0x0800e365
 800e220:	0800e28d 	.word	0x0800e28d
 800e224:	0800e365 	.word	0x0800e365
 800e228:	0800e365 	.word	0x0800e365
 800e22c:	0800e365 	.word	0x0800e365
 800e230:	0800e2d5 	.word	0x0800e2d5
 800e234:	0800e365 	.word	0x0800e365
 800e238:	0800e365 	.word	0x0800e365
 800e23c:	0800e365 	.word	0x0800e365
 800e240:	0800e31d 	.word	0x0800e31d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e248:	4a57      	ldr	r2, [pc, #348]	; (800e3a8 <HAL_TIM_IC_Start_DMA+0x30c>)
 800e24a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e250:	4a56      	ldr	r2, [pc, #344]	; (800e3ac <HAL_TIM_IC_Start_DMA+0x310>)
 800e252:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e258:	4a55      	ldr	r2, [pc, #340]	; (800e3b0 <HAL_TIM_IC_Start_DMA+0x314>)
 800e25a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	3334      	adds	r3, #52	; 0x34
 800e266:	4619      	mov	r1, r3
 800e268:	687a      	ldr	r2, [r7, #4]
 800e26a:	887b      	ldrh	r3, [r7, #2]
 800e26c:	f7fd fe3a 	bl	800bee4 <HAL_DMA_Start_IT>
 800e270:	4603      	mov	r3, r0
 800e272:	2b00      	cmp	r3, #0
 800e274:	d001      	beq.n	800e27a <HAL_TIM_IC_Start_DMA+0x1de>
      {
        return HAL_ERROR;
 800e276:	2301      	movs	r3, #1
 800e278:	e092      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	68da      	ldr	r2, [r3, #12]
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e288:	60da      	str	r2, [r3, #12]
      break;
 800e28a:	e06c      	b.n	800e366 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e290:	4a45      	ldr	r2, [pc, #276]	; (800e3a8 <HAL_TIM_IC_Start_DMA+0x30c>)
 800e292:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e298:	4a44      	ldr	r2, [pc, #272]	; (800e3ac <HAL_TIM_IC_Start_DMA+0x310>)
 800e29a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2a0:	4a43      	ldr	r2, [pc, #268]	; (800e3b0 <HAL_TIM_IC_Start_DMA+0x314>)
 800e2a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	3338      	adds	r3, #56	; 0x38
 800e2ae:	4619      	mov	r1, r3
 800e2b0:	687a      	ldr	r2, [r7, #4]
 800e2b2:	887b      	ldrh	r3, [r7, #2]
 800e2b4:	f7fd fe16 	bl	800bee4 <HAL_DMA_Start_IT>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d001      	beq.n	800e2c2 <HAL_TIM_IC_Start_DMA+0x226>
      {
        return HAL_ERROR;
 800e2be:	2301      	movs	r3, #1
 800e2c0:	e06e      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	68da      	ldr	r2, [r3, #12]
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e2d0:	60da      	str	r2, [r3, #12]
      break;
 800e2d2:	e048      	b.n	800e366 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2d8:	4a33      	ldr	r2, [pc, #204]	; (800e3a8 <HAL_TIM_IC_Start_DMA+0x30c>)
 800e2da:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2e0:	4a32      	ldr	r2, [pc, #200]	; (800e3ac <HAL_TIM_IC_Start_DMA+0x310>)
 800e2e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2e8:	4a31      	ldr	r2, [pc, #196]	; (800e3b0 <HAL_TIM_IC_Start_DMA+0x314>)
 800e2ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	333c      	adds	r3, #60	; 0x3c
 800e2f6:	4619      	mov	r1, r3
 800e2f8:	687a      	ldr	r2, [r7, #4]
 800e2fa:	887b      	ldrh	r3, [r7, #2]
 800e2fc:	f7fd fdf2 	bl	800bee4 <HAL_DMA_Start_IT>
 800e300:	4603      	mov	r3, r0
 800e302:	2b00      	cmp	r3, #0
 800e304:	d001      	beq.n	800e30a <HAL_TIM_IC_Start_DMA+0x26e>
      {
        return HAL_ERROR;
 800e306:	2301      	movs	r3, #1
 800e308:	e04a      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	68da      	ldr	r2, [r3, #12]
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e318:	60da      	str	r2, [r3, #12]
      break;
 800e31a:	e024      	b.n	800e366 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e320:	4a21      	ldr	r2, [pc, #132]	; (800e3a8 <HAL_TIM_IC_Start_DMA+0x30c>)
 800e322:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e328:	4a20      	ldr	r2, [pc, #128]	; (800e3ac <HAL_TIM_IC_Start_DMA+0x310>)
 800e32a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e330:	4a1f      	ldr	r2, [pc, #124]	; (800e3b0 <HAL_TIM_IC_Start_DMA+0x314>)
 800e332:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	3340      	adds	r3, #64	; 0x40
 800e33e:	4619      	mov	r1, r3
 800e340:	687a      	ldr	r2, [r7, #4]
 800e342:	887b      	ldrh	r3, [r7, #2]
 800e344:	f7fd fdce 	bl	800bee4 <HAL_DMA_Start_IT>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d001      	beq.n	800e352 <HAL_TIM_IC_Start_DMA+0x2b6>
      {
        return HAL_ERROR;
 800e34e:	2301      	movs	r3, #1
 800e350:	e026      	b.n	800e3a0 <HAL_TIM_IC_Start_DMA+0x304>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	68da      	ldr	r2, [r3, #12]
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e360:	60da      	str	r2, [r3, #12]
      break;
 800e362:	e000      	b.n	800e366 <HAL_TIM_IC_Start_DMA+0x2ca>
    }

    default:
      break;
 800e364:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	2201      	movs	r2, #1
 800e36c:	68b9      	ldr	r1, [r7, #8]
 800e36e:	4618      	mov	r0, r3
 800e370:	f001 fd5c 	bl	800fe2c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	689a      	ldr	r2, [r3, #8]
 800e37a:	4b0e      	ldr	r3, [pc, #56]	; (800e3b4 <HAL_TIM_IC_Start_DMA+0x318>)
 800e37c:	4013      	ands	r3, r2
 800e37e:	613b      	str	r3, [r7, #16]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e380:	693b      	ldr	r3, [r7, #16]
 800e382:	2b06      	cmp	r3, #6
 800e384:	d00b      	beq.n	800e39e <HAL_TIM_IC_Start_DMA+0x302>
 800e386:	693b      	ldr	r3, [r7, #16]
 800e388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e38c:	d007      	beq.n	800e39e <HAL_TIM_IC_Start_DMA+0x302>
  {
    __HAL_TIM_ENABLE(htim);
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	681a      	ldr	r2, [r3, #0]
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	f042 0201 	orr.w	r2, r2, #1
 800e39c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e39e:	2300      	movs	r3, #0
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	3718      	adds	r7, #24
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	bd80      	pop	{r7, pc}
 800e3a8:	0800f053 	.word	0x0800f053
 800e3ac:	0800f11b 	.word	0x0800f11b
 800e3b0:	0800efc1 	.word	0x0800efc1
 800e3b4:	00010007 	.word	0x00010007

0800e3b8 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b082      	sub	sp, #8
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	6078      	str	r0, [r7, #4]
 800e3c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	2b0c      	cmp	r3, #12
 800e3c6:	d855      	bhi.n	800e474 <HAL_TIM_IC_Stop_DMA+0xbc>
 800e3c8:	a201      	add	r2, pc, #4	; (adr r2, 800e3d0 <HAL_TIM_IC_Stop_DMA+0x18>)
 800e3ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ce:	bf00      	nop
 800e3d0:	0800e405 	.word	0x0800e405
 800e3d4:	0800e475 	.word	0x0800e475
 800e3d8:	0800e475 	.word	0x0800e475
 800e3dc:	0800e475 	.word	0x0800e475
 800e3e0:	0800e421 	.word	0x0800e421
 800e3e4:	0800e475 	.word	0x0800e475
 800e3e8:	0800e475 	.word	0x0800e475
 800e3ec:	0800e475 	.word	0x0800e475
 800e3f0:	0800e43d 	.word	0x0800e43d
 800e3f4:	0800e475 	.word	0x0800e475
 800e3f8:	0800e475 	.word	0x0800e475
 800e3fc:	0800e475 	.word	0x0800e475
 800e400:	0800e459 	.word	0x0800e459
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	68da      	ldr	r2, [r3, #12]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800e412:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e418:	4618      	mov	r0, r3
 800e41a:	f7fd fe37 	bl	800c08c <HAL_DMA_Abort_IT>
      break;
 800e41e:	e02a      	b.n	800e476 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	68da      	ldr	r2, [r3, #12]
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e42e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e434:	4618      	mov	r0, r3
 800e436:	f7fd fe29 	bl	800c08c <HAL_DMA_Abort_IT>
      break;
 800e43a:	e01c      	b.n	800e476 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	68da      	ldr	r2, [r3, #12]
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e44a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e450:	4618      	mov	r0, r3
 800e452:	f7fd fe1b 	bl	800c08c <HAL_DMA_Abort_IT>
      break;
 800e456:	e00e      	b.n	800e476 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	68da      	ldr	r2, [r3, #12]
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e466:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e46c:	4618      	mov	r0, r3
 800e46e:	f7fd fe0d 	bl	800c08c <HAL_DMA_Abort_IT>
      break;
 800e472:	e000      	b.n	800e476 <HAL_TIM_IC_Stop_DMA+0xbe>
    }

    default:
      break;
 800e474:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	2200      	movs	r2, #0
 800e47c:	6839      	ldr	r1, [r7, #0]
 800e47e:	4618      	mov	r0, r3
 800e480:	f001 fcd4 	bl	800fe2c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	6a1a      	ldr	r2, [r3, #32]
 800e48a:	f241 1311 	movw	r3, #4369	; 0x1111
 800e48e:	4013      	ands	r3, r2
 800e490:	2b00      	cmp	r3, #0
 800e492:	d10f      	bne.n	800e4b4 <HAL_TIM_IC_Stop_DMA+0xfc>
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	6a1a      	ldr	r2, [r3, #32]
 800e49a:	f244 4344 	movw	r3, #17476	; 0x4444
 800e49e:	4013      	ands	r3, r2
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d107      	bne.n	800e4b4 <HAL_TIM_IC_Stop_DMA+0xfc>
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	681a      	ldr	r2, [r3, #0]
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	f022 0201 	bic.w	r2, r2, #1
 800e4b2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e4b4:	683b      	ldr	r3, [r7, #0]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d104      	bne.n	800e4c4 <HAL_TIM_IC_Stop_DMA+0x10c>
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	2201      	movs	r2, #1
 800e4be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e4c2:	e023      	b.n	800e50c <HAL_TIM_IC_Stop_DMA+0x154>
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	2b04      	cmp	r3, #4
 800e4c8:	d104      	bne.n	800e4d4 <HAL_TIM_IC_Stop_DMA+0x11c>
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	2201      	movs	r2, #1
 800e4ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e4d2:	e01b      	b.n	800e50c <HAL_TIM_IC_Stop_DMA+0x154>
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	2b08      	cmp	r3, #8
 800e4d8:	d104      	bne.n	800e4e4 <HAL_TIM_IC_Stop_DMA+0x12c>
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	2201      	movs	r2, #1
 800e4de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e4e2:	e013      	b.n	800e50c <HAL_TIM_IC_Stop_DMA+0x154>
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	2b0c      	cmp	r3, #12
 800e4e8:	d104      	bne.n	800e4f4 <HAL_TIM_IC_Stop_DMA+0x13c>
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2201      	movs	r2, #1
 800e4ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e4f2:	e00b      	b.n	800e50c <HAL_TIM_IC_Stop_DMA+0x154>
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	2b10      	cmp	r3, #16
 800e4f8:	d104      	bne.n	800e504 <HAL_TIM_IC_Stop_DMA+0x14c>
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	2201      	movs	r2, #1
 800e4fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e502:	e003      	b.n	800e50c <HAL_TIM_IC_Stop_DMA+0x154>
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	2201      	movs	r2, #1
 800e508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d104      	bne.n	800e51c <HAL_TIM_IC_Stop_DMA+0x164>
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	2201      	movs	r2, #1
 800e516:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e51a:	e013      	b.n	800e544 <HAL_TIM_IC_Stop_DMA+0x18c>
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	2b04      	cmp	r3, #4
 800e520:	d104      	bne.n	800e52c <HAL_TIM_IC_Stop_DMA+0x174>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2201      	movs	r2, #1
 800e526:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e52a:	e00b      	b.n	800e544 <HAL_TIM_IC_Stop_DMA+0x18c>
 800e52c:	683b      	ldr	r3, [r7, #0]
 800e52e:	2b08      	cmp	r3, #8
 800e530:	d104      	bne.n	800e53c <HAL_TIM_IC_Stop_DMA+0x184>
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2201      	movs	r2, #1
 800e536:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e53a:	e003      	b.n	800e544 <HAL_TIM_IC_Stop_DMA+0x18c>
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2201      	movs	r2, #1
 800e540:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 800e544:	2300      	movs	r3, #0
}
 800e546:	4618      	mov	r0, r3
 800e548:	3708      	adds	r7, #8
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}
 800e54e:	bf00      	nop

0800e550 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b086      	sub	sp, #24
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
 800e558:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d101      	bne.n	800e564 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e560:	2301      	movs	r3, #1
 800e562:	e097      	b.n	800e694 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e56a:	b2db      	uxtb	r3, r3
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d106      	bne.n	800e57e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2200      	movs	r2, #0
 800e574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f7fa fc9d 	bl	8008eb8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2202      	movs	r2, #2
 800e582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	689b      	ldr	r3, [r3, #8]
 800e58c:	687a      	ldr	r2, [r7, #4]
 800e58e:	6812      	ldr	r2, [r2, #0]
 800e590:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800e594:	f023 0307 	bic.w	r3, r3, #7
 800e598:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681a      	ldr	r2, [r3, #0]
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	3304      	adds	r3, #4
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	f000 fded 	bl	800f184 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	689b      	ldr	r3, [r3, #8]
 800e5b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	699b      	ldr	r3, [r3, #24]
 800e5b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	6a1b      	ldr	r3, [r3, #32]
 800e5c0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	697a      	ldr	r2, [r7, #20]
 800e5c8:	4313      	orrs	r3, r2
 800e5ca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e5cc:	693b      	ldr	r3, [r7, #16]
 800e5ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e5d2:	f023 0303 	bic.w	r3, r3, #3
 800e5d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e5d8:	683b      	ldr	r3, [r7, #0]
 800e5da:	689a      	ldr	r2, [r3, #8]
 800e5dc:	683b      	ldr	r3, [r7, #0]
 800e5de:	699b      	ldr	r3, [r3, #24]
 800e5e0:	021b      	lsls	r3, r3, #8
 800e5e2:	4313      	orrs	r3, r2
 800e5e4:	693a      	ldr	r2, [r7, #16]
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800e5f0:	f023 030c 	bic.w	r3, r3, #12
 800e5f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e5fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e600:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	68da      	ldr	r2, [r3, #12]
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	69db      	ldr	r3, [r3, #28]
 800e60a:	021b      	lsls	r3, r3, #8
 800e60c:	4313      	orrs	r3, r2
 800e60e:	693a      	ldr	r2, [r7, #16]
 800e610:	4313      	orrs	r3, r2
 800e612:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	691b      	ldr	r3, [r3, #16]
 800e618:	011a      	lsls	r2, r3, #4
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	6a1b      	ldr	r3, [r3, #32]
 800e61e:	031b      	lsls	r3, r3, #12
 800e620:	4313      	orrs	r3, r2
 800e622:	693a      	ldr	r2, [r7, #16]
 800e624:	4313      	orrs	r3, r2
 800e626:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800e62e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800e636:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	685a      	ldr	r2, [r3, #4]
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	695b      	ldr	r3, [r3, #20]
 800e640:	011b      	lsls	r3, r3, #4
 800e642:	4313      	orrs	r3, r2
 800e644:	68fa      	ldr	r2, [r7, #12]
 800e646:	4313      	orrs	r3, r2
 800e648:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	697a      	ldr	r2, [r7, #20]
 800e650:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	693a      	ldr	r2, [r7, #16]
 800e658:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	68fa      	ldr	r2, [r7, #12]
 800e660:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2201      	movs	r2, #1
 800e666:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2201      	movs	r2, #1
 800e66e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2201      	movs	r2, #1
 800e676:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	2201      	movs	r2, #1
 800e67e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2201      	movs	r2, #1
 800e686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	2201      	movs	r2, #1
 800e68e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e692:	2300      	movs	r3, #0
}
 800e694:	4618      	mov	r0, r3
 800e696:	3718      	adds	r7, #24
 800e698:	46bd      	mov	sp, r7
 800e69a:	bd80      	pop	{r7, pc}

0800e69c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b082      	sub	sp, #8
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	691b      	ldr	r3, [r3, #16]
 800e6aa:	f003 0302 	and.w	r3, r3, #2
 800e6ae:	2b02      	cmp	r3, #2
 800e6b0:	d122      	bne.n	800e6f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	f003 0302 	and.w	r3, r3, #2
 800e6bc:	2b02      	cmp	r3, #2
 800e6be:	d11b      	bne.n	800e6f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	f06f 0202 	mvn.w	r2, #2
 800e6c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	2201      	movs	r2, #1
 800e6ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	699b      	ldr	r3, [r3, #24]
 800e6d6:	f003 0303 	and.w	r3, r3, #3
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d003      	beq.n	800e6e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f7f8 f8ca 	bl	8006878 <HAL_TIM_IC_CaptureCallback>
 800e6e4:	e005      	b.n	800e6f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f000 fc38 	bl	800ef5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e6ec:	6878      	ldr	r0, [r7, #4]
 800e6ee:	f000 fc49 	bl	800ef84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	691b      	ldr	r3, [r3, #16]
 800e6fe:	f003 0304 	and.w	r3, r3, #4
 800e702:	2b04      	cmp	r3, #4
 800e704:	d122      	bne.n	800e74c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	68db      	ldr	r3, [r3, #12]
 800e70c:	f003 0304 	and.w	r3, r3, #4
 800e710:	2b04      	cmp	r3, #4
 800e712:	d11b      	bne.n	800e74c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	f06f 0204 	mvn.w	r2, #4
 800e71c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2202      	movs	r2, #2
 800e722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	699b      	ldr	r3, [r3, #24]
 800e72a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d003      	beq.n	800e73a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f7f8 f8a0 	bl	8006878 <HAL_TIM_IC_CaptureCallback>
 800e738:	e005      	b.n	800e746 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f000 fc0e 	bl	800ef5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f000 fc1f 	bl	800ef84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2200      	movs	r2, #0
 800e74a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	691b      	ldr	r3, [r3, #16]
 800e752:	f003 0308 	and.w	r3, r3, #8
 800e756:	2b08      	cmp	r3, #8
 800e758:	d122      	bne.n	800e7a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	68db      	ldr	r3, [r3, #12]
 800e760:	f003 0308 	and.w	r3, r3, #8
 800e764:	2b08      	cmp	r3, #8
 800e766:	d11b      	bne.n	800e7a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	f06f 0208 	mvn.w	r2, #8
 800e770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	2204      	movs	r2, #4
 800e776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	69db      	ldr	r3, [r3, #28]
 800e77e:	f003 0303 	and.w	r3, r3, #3
 800e782:	2b00      	cmp	r3, #0
 800e784:	d003      	beq.n	800e78e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	f7f8 f876 	bl	8006878 <HAL_TIM_IC_CaptureCallback>
 800e78c:	e005      	b.n	800e79a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f000 fbe4 	bl	800ef5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e794:	6878      	ldr	r0, [r7, #4]
 800e796:	f000 fbf5 	bl	800ef84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2200      	movs	r2, #0
 800e79e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	691b      	ldr	r3, [r3, #16]
 800e7a6:	f003 0310 	and.w	r3, r3, #16
 800e7aa:	2b10      	cmp	r3, #16
 800e7ac:	d122      	bne.n	800e7f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	68db      	ldr	r3, [r3, #12]
 800e7b4:	f003 0310 	and.w	r3, r3, #16
 800e7b8:	2b10      	cmp	r3, #16
 800e7ba:	d11b      	bne.n	800e7f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	f06f 0210 	mvn.w	r2, #16
 800e7c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2208      	movs	r2, #8
 800e7ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	69db      	ldr	r3, [r3, #28]
 800e7d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d003      	beq.n	800e7e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f7f8 f84c 	bl	8006878 <HAL_TIM_IC_CaptureCallback>
 800e7e0:	e005      	b.n	800e7ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f000 fbba 	bl	800ef5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e7e8:	6878      	ldr	r0, [r7, #4]
 800e7ea:	f000 fbcb 	bl	800ef84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	691b      	ldr	r3, [r3, #16]
 800e7fa:	f003 0301 	and.w	r3, r3, #1
 800e7fe:	2b01      	cmp	r3, #1
 800e800:	d10e      	bne.n	800e820 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	68db      	ldr	r3, [r3, #12]
 800e808:	f003 0301 	and.w	r3, r3, #1
 800e80c:	2b01      	cmp	r3, #1
 800e80e:	d107      	bne.n	800e820 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	f06f 0201 	mvn.w	r2, #1
 800e818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e81a:	6878      	ldr	r0, [r7, #4]
 800e81c:	f000 fb94 	bl	800ef48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	691b      	ldr	r3, [r3, #16]
 800e826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e82a:	2b80      	cmp	r3, #128	; 0x80
 800e82c:	d10e      	bne.n	800e84c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	68db      	ldr	r3, [r3, #12]
 800e834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e838:	2b80      	cmp	r3, #128	; 0x80
 800e83a:	d107      	bne.n	800e84c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e846:	6878      	ldr	r0, [r7, #4]
 800e848:	f001 fc68 	bl	801011c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	691b      	ldr	r3, [r3, #16]
 800e852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e85a:	d10e      	bne.n	800e87a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	68db      	ldr	r3, [r3, #12]
 800e862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e866:	2b80      	cmp	r3, #128	; 0x80
 800e868:	d107      	bne.n	800e87a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f001 fc5b 	bl	8010130 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	691b      	ldr	r3, [r3, #16]
 800e880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e884:	2b40      	cmp	r3, #64	; 0x40
 800e886:	d10e      	bne.n	800e8a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	68db      	ldr	r3, [r3, #12]
 800e88e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e892:	2b40      	cmp	r3, #64	; 0x40
 800e894:	d107      	bne.n	800e8a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e89e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f000 fb79 	bl	800ef98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	691b      	ldr	r3, [r3, #16]
 800e8ac:	f003 0320 	and.w	r3, r3, #32
 800e8b0:	2b20      	cmp	r3, #32
 800e8b2:	d10e      	bne.n	800e8d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	68db      	ldr	r3, [r3, #12]
 800e8ba:	f003 0320 	and.w	r3, r3, #32
 800e8be:	2b20      	cmp	r3, #32
 800e8c0:	d107      	bne.n	800e8d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	f06f 0220 	mvn.w	r2, #32
 800e8ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e8cc:	6878      	ldr	r0, [r7, #4]
 800e8ce:	f001 fc1b 	bl	8010108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	691b      	ldr	r3, [r3, #16]
 800e8d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e8dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8e0:	d10f      	bne.n	800e902 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	68db      	ldr	r3, [r3, #12]
 800e8e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e8ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e8f0:	d107      	bne.n	800e902 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800e8fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f001 fc21 	bl	8010144 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	691b      	ldr	r3, [r3, #16]
 800e908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e90c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e910:	d10f      	bne.n	800e932 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e91c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e920:	d107      	bne.n	800e932 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800e92a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e92c:	6878      	ldr	r0, [r7, #4]
 800e92e:	f001 fc13 	bl	8010158 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	691b      	ldr	r3, [r3, #16]
 800e938:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e93c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e940:	d10f      	bne.n	800e962 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	68db      	ldr	r3, [r3, #12]
 800e948:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e94c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e950:	d107      	bne.n	800e962 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800e95a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e95c:	6878      	ldr	r0, [r7, #4]
 800e95e:	f001 fc05 	bl	801016c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	691b      	ldr	r3, [r3, #16]
 800e968:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e96c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e970:	d10f      	bne.n	800e992 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	68db      	ldr	r3, [r3, #12]
 800e978:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e97c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e980:	d107      	bne.n	800e992 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800e98a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	f001 fbf7 	bl	8010180 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e992:	bf00      	nop
 800e994:	3708      	adds	r7, #8
 800e996:	46bd      	mov	sp, r7
 800e998:	bd80      	pop	{r7, pc}

0800e99a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800e99a:	b580      	push	{r7, lr}
 800e99c:	b084      	sub	sp, #16
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	60f8      	str	r0, [r7, #12]
 800e9a2:	60b9      	str	r1, [r7, #8]
 800e9a4:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e9ac:	2b01      	cmp	r3, #1
 800e9ae:	d101      	bne.n	800e9b4 <HAL_TIM_IC_ConfigChannel+0x1a>
 800e9b0:	2302      	movs	r3, #2
 800e9b2:	e082      	b.n	800eaba <HAL_TIM_IC_ConfigChannel+0x120>
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	2201      	movs	r2, #1
 800e9b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d11b      	bne.n	800e9fa <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	6818      	ldr	r0, [r3, #0]
 800e9c6:	68bb      	ldr	r3, [r7, #8]
 800e9c8:	6819      	ldr	r1, [r3, #0]
 800e9ca:	68bb      	ldr	r3, [r7, #8]
 800e9cc:	685a      	ldr	r2, [r3, #4]
 800e9ce:	68bb      	ldr	r3, [r7, #8]
 800e9d0:	68db      	ldr	r3, [r3, #12]
 800e9d2:	f001 f865 	bl	800faa0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	699a      	ldr	r2, [r3, #24]
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f022 020c 	bic.w	r2, r2, #12
 800e9e4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	6999      	ldr	r1, [r3, #24]
 800e9ec:	68bb      	ldr	r3, [r7, #8]
 800e9ee:	689a      	ldr	r2, [r3, #8]
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	430a      	orrs	r2, r1
 800e9f6:	619a      	str	r2, [r3, #24]
 800e9f8:	e05a      	b.n	800eab0 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2b04      	cmp	r3, #4
 800e9fe:	d11c      	bne.n	800ea3a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	6818      	ldr	r0, [r3, #0]
 800ea04:	68bb      	ldr	r3, [r7, #8]
 800ea06:	6819      	ldr	r1, [r3, #0]
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	685a      	ldr	r2, [r3, #4]
 800ea0c:	68bb      	ldr	r3, [r7, #8]
 800ea0e:	68db      	ldr	r3, [r3, #12]
 800ea10:	f001 f8e9 	bl	800fbe6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	699a      	ldr	r2, [r3, #24]
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800ea22:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	6999      	ldr	r1, [r3, #24]
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	689b      	ldr	r3, [r3, #8]
 800ea2e:	021a      	lsls	r2, r3, #8
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	430a      	orrs	r2, r1
 800ea36:	619a      	str	r2, [r3, #24]
 800ea38:	e03a      	b.n	800eab0 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	2b08      	cmp	r3, #8
 800ea3e:	d11b      	bne.n	800ea78 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	6818      	ldr	r0, [r3, #0]
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	6819      	ldr	r1, [r3, #0]
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	685a      	ldr	r2, [r3, #4]
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	68db      	ldr	r3, [r3, #12]
 800ea50:	f001 f936 	bl	800fcc0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	69da      	ldr	r2, [r3, #28]
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	f022 020c 	bic.w	r2, r2, #12
 800ea62:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	69d9      	ldr	r1, [r3, #28]
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	689a      	ldr	r2, [r3, #8]
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	430a      	orrs	r2, r1
 800ea74:	61da      	str	r2, [r3, #28]
 800ea76:	e01b      	b.n	800eab0 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	6818      	ldr	r0, [r3, #0]
 800ea7c:	68bb      	ldr	r3, [r7, #8]
 800ea7e:	6819      	ldr	r1, [r3, #0]
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	685a      	ldr	r2, [r3, #4]
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	68db      	ldr	r3, [r3, #12]
 800ea88:	f001 f956 	bl	800fd38 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	69da      	ldr	r2, [r3, #28]
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800ea9a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	69d9      	ldr	r1, [r3, #28]
 800eaa2:	68bb      	ldr	r3, [r7, #8]
 800eaa4:	689b      	ldr	r3, [r3, #8]
 800eaa6:	021a      	lsls	r2, r3, #8
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	430a      	orrs	r2, r1
 800eaae:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	2200      	movs	r2, #0
 800eab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eab8:	2300      	movs	r3, #0
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	3710      	adds	r7, #16
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}
	...

0800eac4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eac4:	b580      	push	{r7, lr}
 800eac6:	b084      	sub	sp, #16
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	60f8      	str	r0, [r7, #12]
 800eacc:	60b9      	str	r1, [r7, #8]
 800eace:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ead6:	2b01      	cmp	r3, #1
 800ead8:	d101      	bne.n	800eade <HAL_TIM_PWM_ConfigChannel+0x1a>
 800eada:	2302      	movs	r3, #2
 800eadc:	e0fd      	b.n	800ecda <HAL_TIM_PWM_ConfigChannel+0x216>
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2b14      	cmp	r3, #20
 800eaea:	f200 80f0 	bhi.w	800ecce <HAL_TIM_PWM_ConfigChannel+0x20a>
 800eaee:	a201      	add	r2, pc, #4	; (adr r2, 800eaf4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800eaf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaf4:	0800eb49 	.word	0x0800eb49
 800eaf8:	0800eccf 	.word	0x0800eccf
 800eafc:	0800eccf 	.word	0x0800eccf
 800eb00:	0800eccf 	.word	0x0800eccf
 800eb04:	0800eb89 	.word	0x0800eb89
 800eb08:	0800eccf 	.word	0x0800eccf
 800eb0c:	0800eccf 	.word	0x0800eccf
 800eb10:	0800eccf 	.word	0x0800eccf
 800eb14:	0800ebcb 	.word	0x0800ebcb
 800eb18:	0800eccf 	.word	0x0800eccf
 800eb1c:	0800eccf 	.word	0x0800eccf
 800eb20:	0800eccf 	.word	0x0800eccf
 800eb24:	0800ec0b 	.word	0x0800ec0b
 800eb28:	0800eccf 	.word	0x0800eccf
 800eb2c:	0800eccf 	.word	0x0800eccf
 800eb30:	0800eccf 	.word	0x0800eccf
 800eb34:	0800ec4d 	.word	0x0800ec4d
 800eb38:	0800eccf 	.word	0x0800eccf
 800eb3c:	0800eccf 	.word	0x0800eccf
 800eb40:	0800eccf 	.word	0x0800eccf
 800eb44:	0800ec8d 	.word	0x0800ec8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	68b9      	ldr	r1, [r7, #8]
 800eb4e:	4618      	mov	r0, r3
 800eb50:	f000 fbc0 	bl	800f2d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	699a      	ldr	r2, [r3, #24]
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	f042 0208 	orr.w	r2, r2, #8
 800eb62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	699a      	ldr	r2, [r3, #24]
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	f022 0204 	bic.w	r2, r2, #4
 800eb72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	6999      	ldr	r1, [r3, #24]
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	691a      	ldr	r2, [r3, #16]
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	430a      	orrs	r2, r1
 800eb84:	619a      	str	r2, [r3, #24]
      break;
 800eb86:	e0a3      	b.n	800ecd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	68b9      	ldr	r1, [r7, #8]
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f000 fc3a 	bl	800f408 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	699a      	ldr	r2, [r3, #24]
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	699a      	ldr	r2, [r3, #24]
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ebb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	6999      	ldr	r1, [r3, #24]
 800ebba:	68bb      	ldr	r3, [r7, #8]
 800ebbc:	691b      	ldr	r3, [r3, #16]
 800ebbe:	021a      	lsls	r2, r3, #8
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	430a      	orrs	r2, r1
 800ebc6:	619a      	str	r2, [r3, #24]
      break;
 800ebc8:	e082      	b.n	800ecd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	681b      	ldr	r3, [r3, #0]
 800ebce:	68b9      	ldr	r1, [r7, #8]
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f000 fcad 	bl	800f530 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	69da      	ldr	r2, [r3, #28]
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	f042 0208 	orr.w	r2, r2, #8
 800ebe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	69da      	ldr	r2, [r3, #28]
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f022 0204 	bic.w	r2, r2, #4
 800ebf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	69d9      	ldr	r1, [r3, #28]
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	691a      	ldr	r2, [r3, #16]
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	430a      	orrs	r2, r1
 800ec06:	61da      	str	r2, [r3, #28]
      break;
 800ec08:	e062      	b.n	800ecd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	68b9      	ldr	r1, [r7, #8]
 800ec10:	4618      	mov	r0, r3
 800ec12:	f000 fd1f 	bl	800f654 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	69da      	ldr	r2, [r3, #28]
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ec24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	69da      	ldr	r2, [r3, #28]
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ec34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	69d9      	ldr	r1, [r3, #28]
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	691b      	ldr	r3, [r3, #16]
 800ec40:	021a      	lsls	r2, r3, #8
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	430a      	orrs	r2, r1
 800ec48:	61da      	str	r2, [r3, #28]
      break;
 800ec4a:	e041      	b.n	800ecd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	68b9      	ldr	r1, [r7, #8]
 800ec52:	4618      	mov	r0, r3
 800ec54:	f000 fd92 	bl	800f77c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	f042 0208 	orr.w	r2, r2, #8
 800ec66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	f022 0204 	bic.w	r2, r2, #4
 800ec76:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	691a      	ldr	r2, [r3, #16]
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	430a      	orrs	r2, r1
 800ec88:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ec8a:	e021      	b.n	800ecd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	68b9      	ldr	r1, [r7, #8]
 800ec92:	4618      	mov	r0, r3
 800ec94:	f000 fddc 	bl	800f850 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eca6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ecb6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ecbe:	68bb      	ldr	r3, [r7, #8]
 800ecc0:	691b      	ldr	r3, [r3, #16]
 800ecc2:	021a      	lsls	r2, r3, #8
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	430a      	orrs	r2, r1
 800ecca:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800eccc:	e000      	b.n	800ecd0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800ecce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ecd8:	2300      	movs	r3, #0
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	3710      	adds	r7, #16
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}
 800ece2:	bf00      	nop

0800ece4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b084      	sub	sp, #16
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d101      	bne.n	800ecfc <HAL_TIM_ConfigClockSource+0x18>
 800ecf8:	2302      	movs	r3, #2
 800ecfa:	e0d2      	b.n	800eea2 <HAL_TIM_ConfigClockSource+0x1be>
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	2201      	movs	r2, #1
 800ed00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2202      	movs	r2, #2
 800ed08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800ed1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ed1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ed26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	68fa      	ldr	r2, [r7, #12]
 800ed2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ed38:	f000 80a9 	beq.w	800ee8e <HAL_TIM_ConfigClockSource+0x1aa>
 800ed3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ed40:	d81a      	bhi.n	800ed78 <HAL_TIM_ConfigClockSource+0x94>
 800ed42:	2b30      	cmp	r3, #48	; 0x30
 800ed44:	f000 809a 	beq.w	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800ed48:	2b30      	cmp	r3, #48	; 0x30
 800ed4a:	d809      	bhi.n	800ed60 <HAL_TIM_ConfigClockSource+0x7c>
 800ed4c:	2b10      	cmp	r3, #16
 800ed4e:	f000 8095 	beq.w	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800ed52:	2b20      	cmp	r3, #32
 800ed54:	f000 8092 	beq.w	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	f000 808f 	beq.w	800ee7c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800ed5e:	e097      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ed60:	2b50      	cmp	r3, #80	; 0x50
 800ed62:	d05b      	beq.n	800ee1c <HAL_TIM_ConfigClockSource+0x138>
 800ed64:	2b50      	cmp	r3, #80	; 0x50
 800ed66:	d802      	bhi.n	800ed6e <HAL_TIM_ConfigClockSource+0x8a>
 800ed68:	2b40      	cmp	r3, #64	; 0x40
 800ed6a:	d077      	beq.n	800ee5c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800ed6c:	e090      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ed6e:	2b60      	cmp	r3, #96	; 0x60
 800ed70:	d064      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x158>
 800ed72:	2b70      	cmp	r3, #112	; 0x70
 800ed74:	d028      	beq.n	800edc8 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800ed76:	e08b      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ed78:	4a4c      	ldr	r2, [pc, #304]	; (800eeac <HAL_TIM_ConfigClockSource+0x1c8>)
 800ed7a:	4293      	cmp	r3, r2
 800ed7c:	d07e      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800ed7e:	4a4b      	ldr	r2, [pc, #300]	; (800eeac <HAL_TIM_ConfigClockSource+0x1c8>)
 800ed80:	4293      	cmp	r3, r2
 800ed82:	d810      	bhi.n	800eda6 <HAL_TIM_ConfigClockSource+0xc2>
 800ed84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed88:	d078      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800ed8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed8e:	d803      	bhi.n	800ed98 <HAL_TIM_ConfigClockSource+0xb4>
 800ed90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ed94:	d02f      	beq.n	800edf6 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800ed96:	e07b      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800ed98:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ed9c:	d06e      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800ed9e:	4a44      	ldr	r2, [pc, #272]	; (800eeb0 <HAL_TIM_ConfigClockSource+0x1cc>)
 800eda0:	4293      	cmp	r3, r2
 800eda2:	d06b      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800eda4:	e074      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800eda6:	4a43      	ldr	r2, [pc, #268]	; (800eeb4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800eda8:	4293      	cmp	r3, r2
 800edaa:	d067      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800edac:	4a41      	ldr	r2, [pc, #260]	; (800eeb4 <HAL_TIM_ConfigClockSource+0x1d0>)
 800edae:	4293      	cmp	r3, r2
 800edb0:	d803      	bhi.n	800edba <HAL_TIM_ConfigClockSource+0xd6>
 800edb2:	4a41      	ldr	r2, [pc, #260]	; (800eeb8 <HAL_TIM_ConfigClockSource+0x1d4>)
 800edb4:	4293      	cmp	r3, r2
 800edb6:	d061      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800edb8:	e06a      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800edba:	4a40      	ldr	r2, [pc, #256]	; (800eebc <HAL_TIM_ConfigClockSource+0x1d8>)
 800edbc:	4293      	cmp	r3, r2
 800edbe:	d05d      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
 800edc0:	4a3f      	ldr	r2, [pc, #252]	; (800eec0 <HAL_TIM_ConfigClockSource+0x1dc>)
 800edc2:	4293      	cmp	r3, r2
 800edc4:	d05a      	beq.n	800ee7c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800edc6:	e063      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	6818      	ldr	r0, [r3, #0]
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	6899      	ldr	r1, [r3, #8]
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	685a      	ldr	r2, [r3, #4]
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	68db      	ldr	r3, [r3, #12]
 800edd8:	f001 f808 	bl	800fdec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	689b      	ldr	r3, [r3, #8]
 800ede2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800edea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	68fa      	ldr	r2, [r7, #12]
 800edf2:	609a      	str	r2, [r3, #8]
      break;
 800edf4:	e04c      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	6818      	ldr	r0, [r3, #0]
 800edfa:	683b      	ldr	r3, [r7, #0]
 800edfc:	6899      	ldr	r1, [r3, #8]
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	685a      	ldr	r2, [r3, #4]
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	68db      	ldr	r3, [r3, #12]
 800ee06:	f000 fff1 	bl	800fdec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	689a      	ldr	r2, [r3, #8]
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ee18:	609a      	str	r2, [r3, #8]
      break;
 800ee1a:	e039      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6818      	ldr	r0, [r3, #0]
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	6859      	ldr	r1, [r3, #4]
 800ee24:	683b      	ldr	r3, [r7, #0]
 800ee26:	68db      	ldr	r3, [r3, #12]
 800ee28:	461a      	mov	r2, r3
 800ee2a:	f000 fead 	bl	800fb88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	2150      	movs	r1, #80	; 0x50
 800ee34:	4618      	mov	r0, r3
 800ee36:	f000 ffbc 	bl	800fdb2 <TIM_ITRx_SetConfig>
      break;
 800ee3a:	e029      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6818      	ldr	r0, [r3, #0]
 800ee40:	683b      	ldr	r3, [r7, #0]
 800ee42:	6859      	ldr	r1, [r3, #4]
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	68db      	ldr	r3, [r3, #12]
 800ee48:	461a      	mov	r2, r3
 800ee4a:	f000 ff09 	bl	800fc60 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	2160      	movs	r1, #96	; 0x60
 800ee54:	4618      	mov	r0, r3
 800ee56:	f000 ffac 	bl	800fdb2 <TIM_ITRx_SetConfig>
      break;
 800ee5a:	e019      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	6818      	ldr	r0, [r3, #0]
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	6859      	ldr	r1, [r3, #4]
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	68db      	ldr	r3, [r3, #12]
 800ee68:	461a      	mov	r2, r3
 800ee6a:	f000 fe8d 	bl	800fb88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	2140      	movs	r1, #64	; 0x40
 800ee74:	4618      	mov	r0, r3
 800ee76:	f000 ff9c 	bl	800fdb2 <TIM_ITRx_SetConfig>
      break;
 800ee7a:	e009      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	681a      	ldr	r2, [r3, #0]
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	4619      	mov	r1, r3
 800ee86:	4610      	mov	r0, r2
 800ee88:	f000 ff93 	bl	800fdb2 <TIM_ITRx_SetConfig>
      break;
 800ee8c:	e000      	b.n	800ee90 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800ee8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2201      	movs	r2, #1
 800ee94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eea0:	2300      	movs	r3, #0
}
 800eea2:	4618      	mov	r0, r3
 800eea4:	3710      	adds	r7, #16
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bd80      	pop	{r7, pc}
 800eeaa:	bf00      	nop
 800eeac:	00100030 	.word	0x00100030
 800eeb0:	00100020 	.word	0x00100020
 800eeb4:	00100050 	.word	0x00100050
 800eeb8:	00100040 	.word	0x00100040
 800eebc:	00100060 	.word	0x00100060
 800eec0:	00100070 	.word	0x00100070

0800eec4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b082      	sub	sp, #8
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	6078      	str	r0, [r7, #4]
 800eecc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eed4:	2b01      	cmp	r3, #1
 800eed6:	d101      	bne.n	800eedc <HAL_TIM_SlaveConfigSynchro+0x18>
 800eed8:	2302      	movs	r3, #2
 800eeda:	e031      	b.n	800ef40 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2201      	movs	r2, #1
 800eee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2202      	movs	r2, #2
 800eee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800eeec:	6839      	ldr	r1, [r7, #0]
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 fd1a 	bl	800f928 <TIM_SlaveTimer_SetConfig>
 800eef4:	4603      	mov	r3, r0
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d009      	beq.n	800ef0e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	2201      	movs	r2, #1
 800eefe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	2200      	movs	r2, #0
 800ef06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	e018      	b.n	800ef40 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	68da      	ldr	r2, [r3, #12]
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ef1c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	68da      	ldr	r2, [r3, #12]
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ef2c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	2201      	movs	r2, #1
 800ef32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ef3e:	2300      	movs	r3, #0
}
 800ef40:	4618      	mov	r0, r3
 800ef42:	3708      	adds	r7, #8
 800ef44:	46bd      	mov	sp, r7
 800ef46:	bd80      	pop	{r7, pc}

0800ef48 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ef48:	b480      	push	{r7}
 800ef4a:	b083      	sub	sp, #12
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ef50:	bf00      	nop
 800ef52:	370c      	adds	r7, #12
 800ef54:	46bd      	mov	sp, r7
 800ef56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5a:	4770      	bx	lr

0800ef5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b083      	sub	sp, #12
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ef64:	bf00      	nop
 800ef66:	370c      	adds	r7, #12
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6e:	4770      	bx	lr

0800ef70 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ef70:	b480      	push	{r7}
 800ef72:	b083      	sub	sp, #12
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800ef78:	bf00      	nop
 800ef7a:	370c      	adds	r7, #12
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef82:	4770      	bx	lr

0800ef84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ef84:	b480      	push	{r7}
 800ef86:	b083      	sub	sp, #12
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ef8c:	bf00      	nop
 800ef8e:	370c      	adds	r7, #12
 800ef90:	46bd      	mov	sp, r7
 800ef92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef96:	4770      	bx	lr

0800ef98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ef98:	b480      	push	{r7}
 800ef9a:	b083      	sub	sp, #12
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr

0800efac <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800efac:	b480      	push	{r7}
 800efae:	b083      	sub	sp, #12
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800efb4:	bf00      	nop
 800efb6:	370c      	adds	r7, #12
 800efb8:	46bd      	mov	sp, r7
 800efba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efbe:	4770      	bx	lr

0800efc0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b084      	sub	sp, #16
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efcc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	429a      	cmp	r2, r3
 800efd6:	d107      	bne.n	800efe8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	2201      	movs	r2, #1
 800efdc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	2201      	movs	r2, #1
 800efe2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800efe6:	e02a      	b.n	800f03e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800efec:	687a      	ldr	r2, [r7, #4]
 800efee:	429a      	cmp	r2, r3
 800eff0:	d107      	bne.n	800f002 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	2202      	movs	r2, #2
 800eff6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	2201      	movs	r2, #1
 800effc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f000:	e01d      	b.n	800f03e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f006:	687a      	ldr	r2, [r7, #4]
 800f008:	429a      	cmp	r2, r3
 800f00a:	d107      	bne.n	800f01c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	2204      	movs	r2, #4
 800f010:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	2201      	movs	r2, #1
 800f016:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f01a:	e010      	b.n	800f03e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f020:	687a      	ldr	r2, [r7, #4]
 800f022:	429a      	cmp	r2, r3
 800f024:	d107      	bne.n	800f036 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	2208      	movs	r2, #8
 800f02a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	2201      	movs	r2, #1
 800f030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f034:	e003      	b.n	800f03e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	2201      	movs	r2, #1
 800f03a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800f03e:	68f8      	ldr	r0, [r7, #12]
 800f040:	f7ff ffb4 	bl	800efac <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	2200      	movs	r2, #0
 800f048:	771a      	strb	r2, [r3, #28]
}
 800f04a:	bf00      	nop
 800f04c:	3710      	adds	r7, #16
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}

0800f052 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800f052:	b580      	push	{r7, lr}
 800f054:	b084      	sub	sp, #16
 800f056:	af00      	add	r7, sp, #0
 800f058:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f05e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f064:	687a      	ldr	r2, [r7, #4]
 800f066:	429a      	cmp	r2, r3
 800f068:	d10f      	bne.n	800f08a <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	2201      	movs	r2, #1
 800f06e:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	69db      	ldr	r3, [r3, #28]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d146      	bne.n	800f106 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	2201      	movs	r2, #1
 800f07c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2201      	movs	r2, #1
 800f084:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f088:	e03d      	b.n	800f106 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f08e:	687a      	ldr	r2, [r7, #4]
 800f090:	429a      	cmp	r2, r3
 800f092:	d10f      	bne.n	800f0b4 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	2202      	movs	r2, #2
 800f098:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	69db      	ldr	r3, [r3, #28]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d131      	bne.n	800f106 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	2201      	movs	r2, #1
 800f0a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f0b2:	e028      	b.n	800f106 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f0b8:	687a      	ldr	r2, [r7, #4]
 800f0ba:	429a      	cmp	r2, r3
 800f0bc:	d10f      	bne.n	800f0de <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	2204      	movs	r2, #4
 800f0c2:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	69db      	ldr	r3, [r3, #28]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d11c      	bne.n	800f106 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	2201      	movs	r2, #1
 800f0d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	2201      	movs	r2, #1
 800f0d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f0dc:	e013      	b.n	800f106 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0e2:	687a      	ldr	r2, [r7, #4]
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d10e      	bne.n	800f106 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	2208      	movs	r2, #8
 800f0ec:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	69db      	ldr	r3, [r3, #28]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d107      	bne.n	800f106 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	2201      	movs	r2, #1
 800f0fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	2201      	movs	r2, #1
 800f102:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800f106:	68f8      	ldr	r0, [r7, #12]
 800f108:	f7f7 fbb6 	bl	8006878 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	2200      	movs	r2, #0
 800f110:	771a      	strb	r2, [r3, #28]
}
 800f112:	bf00      	nop
 800f114:	3710      	adds	r7, #16
 800f116:	46bd      	mov	sp, r7
 800f118:	bd80      	pop	{r7, pc}

0800f11a <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f11a:	b580      	push	{r7, lr}
 800f11c:	b084      	sub	sp, #16
 800f11e:	af00      	add	r7, sp, #0
 800f120:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f126:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f12c:	687a      	ldr	r2, [r7, #4]
 800f12e:	429a      	cmp	r2, r3
 800f130:	d103      	bne.n	800f13a <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	2201      	movs	r2, #1
 800f136:	771a      	strb	r2, [r3, #28]
 800f138:	e019      	b.n	800f16e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f13e:	687a      	ldr	r2, [r7, #4]
 800f140:	429a      	cmp	r2, r3
 800f142:	d103      	bne.n	800f14c <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	2202      	movs	r2, #2
 800f148:	771a      	strb	r2, [r3, #28]
 800f14a:	e010      	b.n	800f16e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f150:	687a      	ldr	r2, [r7, #4]
 800f152:	429a      	cmp	r2, r3
 800f154:	d103      	bne.n	800f15e <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f156:	68fb      	ldr	r3, [r7, #12]
 800f158:	2204      	movs	r2, #4
 800f15a:	771a      	strb	r2, [r3, #28]
 800f15c:	e007      	b.n	800f16e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	429a      	cmp	r2, r3
 800f166:	d102      	bne.n	800f16e <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	2208      	movs	r2, #8
 800f16c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800f16e:	68f8      	ldr	r0, [r7, #12]
 800f170:	f7ff fefe 	bl	800ef70 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	2200      	movs	r2, #0
 800f178:	771a      	strb	r2, [r3, #28]
}
 800f17a:	bf00      	nop
 800f17c:	3710      	adds	r7, #16
 800f17e:	46bd      	mov	sp, r7
 800f180:	bd80      	pop	{r7, pc}
	...

0800f184 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f184:	b480      	push	{r7}
 800f186:	b085      	sub	sp, #20
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
 800f18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	4a46      	ldr	r2, [pc, #280]	; (800f2b0 <TIM_Base_SetConfig+0x12c>)
 800f198:	4293      	cmp	r3, r2
 800f19a:	d017      	beq.n	800f1cc <TIM_Base_SetConfig+0x48>
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1a2:	d013      	beq.n	800f1cc <TIM_Base_SetConfig+0x48>
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	4a43      	ldr	r2, [pc, #268]	; (800f2b4 <TIM_Base_SetConfig+0x130>)
 800f1a8:	4293      	cmp	r3, r2
 800f1aa:	d00f      	beq.n	800f1cc <TIM_Base_SetConfig+0x48>
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	4a42      	ldr	r2, [pc, #264]	; (800f2b8 <TIM_Base_SetConfig+0x134>)
 800f1b0:	4293      	cmp	r3, r2
 800f1b2:	d00b      	beq.n	800f1cc <TIM_Base_SetConfig+0x48>
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	4a41      	ldr	r2, [pc, #260]	; (800f2bc <TIM_Base_SetConfig+0x138>)
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	d007      	beq.n	800f1cc <TIM_Base_SetConfig+0x48>
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	4a40      	ldr	r2, [pc, #256]	; (800f2c0 <TIM_Base_SetConfig+0x13c>)
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	d003      	beq.n	800f1cc <TIM_Base_SetConfig+0x48>
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	4a3f      	ldr	r2, [pc, #252]	; (800f2c4 <TIM_Base_SetConfig+0x140>)
 800f1c8:	4293      	cmp	r3, r2
 800f1ca:	d108      	bne.n	800f1de <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f1d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	685b      	ldr	r3, [r3, #4]
 800f1d8:	68fa      	ldr	r2, [r7, #12]
 800f1da:	4313      	orrs	r3, r2
 800f1dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	4a33      	ldr	r2, [pc, #204]	; (800f2b0 <TIM_Base_SetConfig+0x12c>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d023      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1ec:	d01f      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	4a30      	ldr	r2, [pc, #192]	; (800f2b4 <TIM_Base_SetConfig+0x130>)
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	d01b      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	4a2f      	ldr	r2, [pc, #188]	; (800f2b8 <TIM_Base_SetConfig+0x134>)
 800f1fa:	4293      	cmp	r3, r2
 800f1fc:	d017      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	4a2e      	ldr	r2, [pc, #184]	; (800f2bc <TIM_Base_SetConfig+0x138>)
 800f202:	4293      	cmp	r3, r2
 800f204:	d013      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	4a2d      	ldr	r2, [pc, #180]	; (800f2c0 <TIM_Base_SetConfig+0x13c>)
 800f20a:	4293      	cmp	r3, r2
 800f20c:	d00f      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	4a2d      	ldr	r2, [pc, #180]	; (800f2c8 <TIM_Base_SetConfig+0x144>)
 800f212:	4293      	cmp	r3, r2
 800f214:	d00b      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	4a2c      	ldr	r2, [pc, #176]	; (800f2cc <TIM_Base_SetConfig+0x148>)
 800f21a:	4293      	cmp	r3, r2
 800f21c:	d007      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	4a2b      	ldr	r2, [pc, #172]	; (800f2d0 <TIM_Base_SetConfig+0x14c>)
 800f222:	4293      	cmp	r3, r2
 800f224:	d003      	beq.n	800f22e <TIM_Base_SetConfig+0xaa>
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	4a26      	ldr	r2, [pc, #152]	; (800f2c4 <TIM_Base_SetConfig+0x140>)
 800f22a:	4293      	cmp	r3, r2
 800f22c:	d108      	bne.n	800f240 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	68db      	ldr	r3, [r3, #12]
 800f23a:	68fa      	ldr	r2, [r7, #12]
 800f23c:	4313      	orrs	r3, r2
 800f23e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	695b      	ldr	r3, [r3, #20]
 800f24a:	4313      	orrs	r3, r2
 800f24c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	68fa      	ldr	r2, [r7, #12]
 800f252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	689a      	ldr	r2, [r3, #8]
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	681a      	ldr	r2, [r3, #0]
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	4a12      	ldr	r2, [pc, #72]	; (800f2b0 <TIM_Base_SetConfig+0x12c>)
 800f268:	4293      	cmp	r3, r2
 800f26a:	d013      	beq.n	800f294 <TIM_Base_SetConfig+0x110>
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	4a14      	ldr	r2, [pc, #80]	; (800f2c0 <TIM_Base_SetConfig+0x13c>)
 800f270:	4293      	cmp	r3, r2
 800f272:	d00f      	beq.n	800f294 <TIM_Base_SetConfig+0x110>
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	4a14      	ldr	r2, [pc, #80]	; (800f2c8 <TIM_Base_SetConfig+0x144>)
 800f278:	4293      	cmp	r3, r2
 800f27a:	d00b      	beq.n	800f294 <TIM_Base_SetConfig+0x110>
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	4a13      	ldr	r2, [pc, #76]	; (800f2cc <TIM_Base_SetConfig+0x148>)
 800f280:	4293      	cmp	r3, r2
 800f282:	d007      	beq.n	800f294 <TIM_Base_SetConfig+0x110>
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	4a12      	ldr	r2, [pc, #72]	; (800f2d0 <TIM_Base_SetConfig+0x14c>)
 800f288:	4293      	cmp	r3, r2
 800f28a:	d003      	beq.n	800f294 <TIM_Base_SetConfig+0x110>
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	4a0d      	ldr	r2, [pc, #52]	; (800f2c4 <TIM_Base_SetConfig+0x140>)
 800f290:	4293      	cmp	r3, r2
 800f292:	d103      	bne.n	800f29c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	691a      	ldr	r2, [r3, #16]
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2201      	movs	r2, #1
 800f2a0:	615a      	str	r2, [r3, #20]
}
 800f2a2:	bf00      	nop
 800f2a4:	3714      	adds	r7, #20
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ac:	4770      	bx	lr
 800f2ae:	bf00      	nop
 800f2b0:	40012c00 	.word	0x40012c00
 800f2b4:	40000400 	.word	0x40000400
 800f2b8:	40000800 	.word	0x40000800
 800f2bc:	40000c00 	.word	0x40000c00
 800f2c0:	40013400 	.word	0x40013400
 800f2c4:	40015000 	.word	0x40015000
 800f2c8:	40014000 	.word	0x40014000
 800f2cc:	40014400 	.word	0x40014400
 800f2d0:	40014800 	.word	0x40014800

0800f2d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b087      	sub	sp, #28
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
 800f2dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6a1b      	ldr	r3, [r3, #32]
 800f2e2:	f023 0201 	bic.w	r2, r3, #1
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6a1b      	ldr	r3, [r3, #32]
 800f2ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	685b      	ldr	r3, [r3, #4]
 800f2f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	699b      	ldr	r3, [r3, #24]
 800f2fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	f023 0303 	bic.w	r3, r3, #3
 800f30e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f310:	683b      	ldr	r3, [r7, #0]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	68fa      	ldr	r2, [r7, #12]
 800f316:	4313      	orrs	r3, r2
 800f318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f31a:	697b      	ldr	r3, [r7, #20]
 800f31c:	f023 0302 	bic.w	r3, r3, #2
 800f320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	689b      	ldr	r3, [r3, #8]
 800f326:	697a      	ldr	r2, [r7, #20]
 800f328:	4313      	orrs	r3, r2
 800f32a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	4a30      	ldr	r2, [pc, #192]	; (800f3f0 <TIM_OC1_SetConfig+0x11c>)
 800f330:	4293      	cmp	r3, r2
 800f332:	d013      	beq.n	800f35c <TIM_OC1_SetConfig+0x88>
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	4a2f      	ldr	r2, [pc, #188]	; (800f3f4 <TIM_OC1_SetConfig+0x120>)
 800f338:	4293      	cmp	r3, r2
 800f33a:	d00f      	beq.n	800f35c <TIM_OC1_SetConfig+0x88>
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	4a2e      	ldr	r2, [pc, #184]	; (800f3f8 <TIM_OC1_SetConfig+0x124>)
 800f340:	4293      	cmp	r3, r2
 800f342:	d00b      	beq.n	800f35c <TIM_OC1_SetConfig+0x88>
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	4a2d      	ldr	r2, [pc, #180]	; (800f3fc <TIM_OC1_SetConfig+0x128>)
 800f348:	4293      	cmp	r3, r2
 800f34a:	d007      	beq.n	800f35c <TIM_OC1_SetConfig+0x88>
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	4a2c      	ldr	r2, [pc, #176]	; (800f400 <TIM_OC1_SetConfig+0x12c>)
 800f350:	4293      	cmp	r3, r2
 800f352:	d003      	beq.n	800f35c <TIM_OC1_SetConfig+0x88>
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	4a2b      	ldr	r2, [pc, #172]	; (800f404 <TIM_OC1_SetConfig+0x130>)
 800f358:	4293      	cmp	r3, r2
 800f35a:	d10c      	bne.n	800f376 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	f023 0308 	bic.w	r3, r3, #8
 800f362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	68db      	ldr	r3, [r3, #12]
 800f368:	697a      	ldr	r2, [r7, #20]
 800f36a:	4313      	orrs	r3, r2
 800f36c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f36e:	697b      	ldr	r3, [r7, #20]
 800f370:	f023 0304 	bic.w	r3, r3, #4
 800f374:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	4a1d      	ldr	r2, [pc, #116]	; (800f3f0 <TIM_OC1_SetConfig+0x11c>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d013      	beq.n	800f3a6 <TIM_OC1_SetConfig+0xd2>
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	4a1c      	ldr	r2, [pc, #112]	; (800f3f4 <TIM_OC1_SetConfig+0x120>)
 800f382:	4293      	cmp	r3, r2
 800f384:	d00f      	beq.n	800f3a6 <TIM_OC1_SetConfig+0xd2>
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	4a1b      	ldr	r2, [pc, #108]	; (800f3f8 <TIM_OC1_SetConfig+0x124>)
 800f38a:	4293      	cmp	r3, r2
 800f38c:	d00b      	beq.n	800f3a6 <TIM_OC1_SetConfig+0xd2>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	4a1a      	ldr	r2, [pc, #104]	; (800f3fc <TIM_OC1_SetConfig+0x128>)
 800f392:	4293      	cmp	r3, r2
 800f394:	d007      	beq.n	800f3a6 <TIM_OC1_SetConfig+0xd2>
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	4a19      	ldr	r2, [pc, #100]	; (800f400 <TIM_OC1_SetConfig+0x12c>)
 800f39a:	4293      	cmp	r3, r2
 800f39c:	d003      	beq.n	800f3a6 <TIM_OC1_SetConfig+0xd2>
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	4a18      	ldr	r2, [pc, #96]	; (800f404 <TIM_OC1_SetConfig+0x130>)
 800f3a2:	4293      	cmp	r3, r2
 800f3a4:	d111      	bne.n	800f3ca <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f3ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f3ae:	693b      	ldr	r3, [r7, #16]
 800f3b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f3b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	695b      	ldr	r3, [r3, #20]
 800f3ba:	693a      	ldr	r2, [r7, #16]
 800f3bc:	4313      	orrs	r3, r2
 800f3be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	699b      	ldr	r3, [r3, #24]
 800f3c4:	693a      	ldr	r2, [r7, #16]
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	693a      	ldr	r2, [r7, #16]
 800f3ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	68fa      	ldr	r2, [r7, #12]
 800f3d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	685a      	ldr	r2, [r3, #4]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	697a      	ldr	r2, [r7, #20]
 800f3e2:	621a      	str	r2, [r3, #32]
}
 800f3e4:	bf00      	nop
 800f3e6:	371c      	adds	r7, #28
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ee:	4770      	bx	lr
 800f3f0:	40012c00 	.word	0x40012c00
 800f3f4:	40013400 	.word	0x40013400
 800f3f8:	40014000 	.word	0x40014000
 800f3fc:	40014400 	.word	0x40014400
 800f400:	40014800 	.word	0x40014800
 800f404:	40015000 	.word	0x40015000

0800f408 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f408:	b480      	push	{r7}
 800f40a:	b087      	sub	sp, #28
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
 800f410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	6a1b      	ldr	r3, [r3, #32]
 800f416:	f023 0210 	bic.w	r2, r3, #16
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	6a1b      	ldr	r3, [r3, #32]
 800f422:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	685b      	ldr	r3, [r3, #4]
 800f428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	699b      	ldr	r3, [r3, #24]
 800f42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f43a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	021b      	lsls	r3, r3, #8
 800f44a:	68fa      	ldr	r2, [r7, #12]
 800f44c:	4313      	orrs	r3, r2
 800f44e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f450:	697b      	ldr	r3, [r7, #20]
 800f452:	f023 0320 	bic.w	r3, r3, #32
 800f456:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f458:	683b      	ldr	r3, [r7, #0]
 800f45a:	689b      	ldr	r3, [r3, #8]
 800f45c:	011b      	lsls	r3, r3, #4
 800f45e:	697a      	ldr	r2, [r7, #20]
 800f460:	4313      	orrs	r3, r2
 800f462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	4a2c      	ldr	r2, [pc, #176]	; (800f518 <TIM_OC2_SetConfig+0x110>)
 800f468:	4293      	cmp	r3, r2
 800f46a:	d007      	beq.n	800f47c <TIM_OC2_SetConfig+0x74>
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	4a2b      	ldr	r2, [pc, #172]	; (800f51c <TIM_OC2_SetConfig+0x114>)
 800f470:	4293      	cmp	r3, r2
 800f472:	d003      	beq.n	800f47c <TIM_OC2_SetConfig+0x74>
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	4a2a      	ldr	r2, [pc, #168]	; (800f520 <TIM_OC2_SetConfig+0x118>)
 800f478:	4293      	cmp	r3, r2
 800f47a:	d10d      	bne.n	800f498 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f47c:	697b      	ldr	r3, [r7, #20]
 800f47e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f482:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	68db      	ldr	r3, [r3, #12]
 800f488:	011b      	lsls	r3, r3, #4
 800f48a:	697a      	ldr	r2, [r7, #20]
 800f48c:	4313      	orrs	r3, r2
 800f48e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f490:	697b      	ldr	r3, [r7, #20]
 800f492:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f496:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	4a1f      	ldr	r2, [pc, #124]	; (800f518 <TIM_OC2_SetConfig+0x110>)
 800f49c:	4293      	cmp	r3, r2
 800f49e:	d013      	beq.n	800f4c8 <TIM_OC2_SetConfig+0xc0>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	4a1e      	ldr	r2, [pc, #120]	; (800f51c <TIM_OC2_SetConfig+0x114>)
 800f4a4:	4293      	cmp	r3, r2
 800f4a6:	d00f      	beq.n	800f4c8 <TIM_OC2_SetConfig+0xc0>
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	4a1e      	ldr	r2, [pc, #120]	; (800f524 <TIM_OC2_SetConfig+0x11c>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d00b      	beq.n	800f4c8 <TIM_OC2_SetConfig+0xc0>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	4a1d      	ldr	r2, [pc, #116]	; (800f528 <TIM_OC2_SetConfig+0x120>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d007      	beq.n	800f4c8 <TIM_OC2_SetConfig+0xc0>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a1c      	ldr	r2, [pc, #112]	; (800f52c <TIM_OC2_SetConfig+0x124>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d003      	beq.n	800f4c8 <TIM_OC2_SetConfig+0xc0>
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	4a17      	ldr	r2, [pc, #92]	; (800f520 <TIM_OC2_SetConfig+0x118>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d113      	bne.n	800f4f0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f4c8:	693b      	ldr	r3, [r7, #16]
 800f4ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f4ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f4d0:	693b      	ldr	r3, [r7, #16]
 800f4d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f4d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	695b      	ldr	r3, [r3, #20]
 800f4dc:	009b      	lsls	r3, r3, #2
 800f4de:	693a      	ldr	r2, [r7, #16]
 800f4e0:	4313      	orrs	r3, r2
 800f4e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	699b      	ldr	r3, [r3, #24]
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	693a      	ldr	r2, [r7, #16]
 800f4ec:	4313      	orrs	r3, r2
 800f4ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	693a      	ldr	r2, [r7, #16]
 800f4f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	68fa      	ldr	r2, [r7, #12]
 800f4fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	685a      	ldr	r2, [r3, #4]
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	697a      	ldr	r2, [r7, #20]
 800f508:	621a      	str	r2, [r3, #32]
}
 800f50a:	bf00      	nop
 800f50c:	371c      	adds	r7, #28
 800f50e:	46bd      	mov	sp, r7
 800f510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f514:	4770      	bx	lr
 800f516:	bf00      	nop
 800f518:	40012c00 	.word	0x40012c00
 800f51c:	40013400 	.word	0x40013400
 800f520:	40015000 	.word	0x40015000
 800f524:	40014000 	.word	0x40014000
 800f528:	40014400 	.word	0x40014400
 800f52c:	40014800 	.word	0x40014800

0800f530 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f530:	b480      	push	{r7}
 800f532:	b087      	sub	sp, #28
 800f534:	af00      	add	r7, sp, #0
 800f536:	6078      	str	r0, [r7, #4]
 800f538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	6a1b      	ldr	r3, [r3, #32]
 800f53e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	6a1b      	ldr	r3, [r3, #32]
 800f54a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	69db      	ldr	r3, [r3, #28]
 800f556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f55e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f023 0303 	bic.w	r3, r3, #3
 800f56a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	68fa      	ldr	r2, [r7, #12]
 800f572:	4313      	orrs	r3, r2
 800f574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f576:	697b      	ldr	r3, [r7, #20]
 800f578:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f57c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	689b      	ldr	r3, [r3, #8]
 800f582:	021b      	lsls	r3, r3, #8
 800f584:	697a      	ldr	r2, [r7, #20]
 800f586:	4313      	orrs	r3, r2
 800f588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	4a2b      	ldr	r2, [pc, #172]	; (800f63c <TIM_OC3_SetConfig+0x10c>)
 800f58e:	4293      	cmp	r3, r2
 800f590:	d007      	beq.n	800f5a2 <TIM_OC3_SetConfig+0x72>
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	4a2a      	ldr	r2, [pc, #168]	; (800f640 <TIM_OC3_SetConfig+0x110>)
 800f596:	4293      	cmp	r3, r2
 800f598:	d003      	beq.n	800f5a2 <TIM_OC3_SetConfig+0x72>
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	4a29      	ldr	r2, [pc, #164]	; (800f644 <TIM_OC3_SetConfig+0x114>)
 800f59e:	4293      	cmp	r3, r2
 800f5a0:	d10d      	bne.n	800f5be <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f5a2:	697b      	ldr	r3, [r7, #20]
 800f5a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f5a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f5aa:	683b      	ldr	r3, [r7, #0]
 800f5ac:	68db      	ldr	r3, [r3, #12]
 800f5ae:	021b      	lsls	r3, r3, #8
 800f5b0:	697a      	ldr	r2, [r7, #20]
 800f5b2:	4313      	orrs	r3, r2
 800f5b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f5b6:	697b      	ldr	r3, [r7, #20]
 800f5b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f5bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	4a1e      	ldr	r2, [pc, #120]	; (800f63c <TIM_OC3_SetConfig+0x10c>)
 800f5c2:	4293      	cmp	r3, r2
 800f5c4:	d013      	beq.n	800f5ee <TIM_OC3_SetConfig+0xbe>
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	4a1d      	ldr	r2, [pc, #116]	; (800f640 <TIM_OC3_SetConfig+0x110>)
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	d00f      	beq.n	800f5ee <TIM_OC3_SetConfig+0xbe>
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	4a1d      	ldr	r2, [pc, #116]	; (800f648 <TIM_OC3_SetConfig+0x118>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d00b      	beq.n	800f5ee <TIM_OC3_SetConfig+0xbe>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	4a1c      	ldr	r2, [pc, #112]	; (800f64c <TIM_OC3_SetConfig+0x11c>)
 800f5da:	4293      	cmp	r3, r2
 800f5dc:	d007      	beq.n	800f5ee <TIM_OC3_SetConfig+0xbe>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4a1b      	ldr	r2, [pc, #108]	; (800f650 <TIM_OC3_SetConfig+0x120>)
 800f5e2:	4293      	cmp	r3, r2
 800f5e4:	d003      	beq.n	800f5ee <TIM_OC3_SetConfig+0xbe>
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	4a16      	ldr	r2, [pc, #88]	; (800f644 <TIM_OC3_SetConfig+0x114>)
 800f5ea:	4293      	cmp	r3, r2
 800f5ec:	d113      	bne.n	800f616 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f5ee:	693b      	ldr	r3, [r7, #16]
 800f5f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f5f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f5fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	695b      	ldr	r3, [r3, #20]
 800f602:	011b      	lsls	r3, r3, #4
 800f604:	693a      	ldr	r2, [r7, #16]
 800f606:	4313      	orrs	r3, r2
 800f608:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f60a:	683b      	ldr	r3, [r7, #0]
 800f60c:	699b      	ldr	r3, [r3, #24]
 800f60e:	011b      	lsls	r3, r3, #4
 800f610:	693a      	ldr	r2, [r7, #16]
 800f612:	4313      	orrs	r3, r2
 800f614:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	693a      	ldr	r2, [r7, #16]
 800f61a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	68fa      	ldr	r2, [r7, #12]
 800f620:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	685a      	ldr	r2, [r3, #4]
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	697a      	ldr	r2, [r7, #20]
 800f62e:	621a      	str	r2, [r3, #32]
}
 800f630:	bf00      	nop
 800f632:	371c      	adds	r7, #28
 800f634:	46bd      	mov	sp, r7
 800f636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63a:	4770      	bx	lr
 800f63c:	40012c00 	.word	0x40012c00
 800f640:	40013400 	.word	0x40013400
 800f644:	40015000 	.word	0x40015000
 800f648:	40014000 	.word	0x40014000
 800f64c:	40014400 	.word	0x40014400
 800f650:	40014800 	.word	0x40014800

0800f654 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f654:	b480      	push	{r7}
 800f656:	b087      	sub	sp, #28
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
 800f65c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	6a1b      	ldr	r3, [r3, #32]
 800f662:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6a1b      	ldr	r3, [r3, #32]
 800f66e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	69db      	ldr	r3, [r3, #28]
 800f67a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f682:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f68e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	021b      	lsls	r3, r3, #8
 800f696:	68fa      	ldr	r2, [r7, #12]
 800f698:	4313      	orrs	r3, r2
 800f69a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f69c:	697b      	ldr	r3, [r7, #20]
 800f69e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f6a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	689b      	ldr	r3, [r3, #8]
 800f6a8:	031b      	lsls	r3, r3, #12
 800f6aa:	697a      	ldr	r2, [r7, #20]
 800f6ac:	4313      	orrs	r3, r2
 800f6ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	4a2c      	ldr	r2, [pc, #176]	; (800f764 <TIM_OC4_SetConfig+0x110>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d007      	beq.n	800f6c8 <TIM_OC4_SetConfig+0x74>
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	4a2b      	ldr	r2, [pc, #172]	; (800f768 <TIM_OC4_SetConfig+0x114>)
 800f6bc:	4293      	cmp	r3, r2
 800f6be:	d003      	beq.n	800f6c8 <TIM_OC4_SetConfig+0x74>
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	4a2a      	ldr	r2, [pc, #168]	; (800f76c <TIM_OC4_SetConfig+0x118>)
 800f6c4:	4293      	cmp	r3, r2
 800f6c6:	d10d      	bne.n	800f6e4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f6c8:	697b      	ldr	r3, [r7, #20]
 800f6ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f6ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	68db      	ldr	r3, [r3, #12]
 800f6d4:	031b      	lsls	r3, r3, #12
 800f6d6:	697a      	ldr	r2, [r7, #20]
 800f6d8:	4313      	orrs	r3, r2
 800f6da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f6e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	4a1f      	ldr	r2, [pc, #124]	; (800f764 <TIM_OC4_SetConfig+0x110>)
 800f6e8:	4293      	cmp	r3, r2
 800f6ea:	d013      	beq.n	800f714 <TIM_OC4_SetConfig+0xc0>
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	4a1e      	ldr	r2, [pc, #120]	; (800f768 <TIM_OC4_SetConfig+0x114>)
 800f6f0:	4293      	cmp	r3, r2
 800f6f2:	d00f      	beq.n	800f714 <TIM_OC4_SetConfig+0xc0>
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	4a1e      	ldr	r2, [pc, #120]	; (800f770 <TIM_OC4_SetConfig+0x11c>)
 800f6f8:	4293      	cmp	r3, r2
 800f6fa:	d00b      	beq.n	800f714 <TIM_OC4_SetConfig+0xc0>
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	4a1d      	ldr	r2, [pc, #116]	; (800f774 <TIM_OC4_SetConfig+0x120>)
 800f700:	4293      	cmp	r3, r2
 800f702:	d007      	beq.n	800f714 <TIM_OC4_SetConfig+0xc0>
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	4a1c      	ldr	r2, [pc, #112]	; (800f778 <TIM_OC4_SetConfig+0x124>)
 800f708:	4293      	cmp	r3, r2
 800f70a:	d003      	beq.n	800f714 <TIM_OC4_SetConfig+0xc0>
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	4a17      	ldr	r2, [pc, #92]	; (800f76c <TIM_OC4_SetConfig+0x118>)
 800f710:	4293      	cmp	r3, r2
 800f712:	d113      	bne.n	800f73c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f714:	693b      	ldr	r3, [r7, #16]
 800f716:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f71a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f71c:	693b      	ldr	r3, [r7, #16]
 800f71e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800f722:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f724:	683b      	ldr	r3, [r7, #0]
 800f726:	695b      	ldr	r3, [r3, #20]
 800f728:	019b      	lsls	r3, r3, #6
 800f72a:	693a      	ldr	r2, [r7, #16]
 800f72c:	4313      	orrs	r3, r2
 800f72e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	699b      	ldr	r3, [r3, #24]
 800f734:	019b      	lsls	r3, r3, #6
 800f736:	693a      	ldr	r2, [r7, #16]
 800f738:	4313      	orrs	r3, r2
 800f73a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	693a      	ldr	r2, [r7, #16]
 800f740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	68fa      	ldr	r2, [r7, #12]
 800f746:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	685a      	ldr	r2, [r3, #4]
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	697a      	ldr	r2, [r7, #20]
 800f754:	621a      	str	r2, [r3, #32]
}
 800f756:	bf00      	nop
 800f758:	371c      	adds	r7, #28
 800f75a:	46bd      	mov	sp, r7
 800f75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f760:	4770      	bx	lr
 800f762:	bf00      	nop
 800f764:	40012c00 	.word	0x40012c00
 800f768:	40013400 	.word	0x40013400
 800f76c:	40015000 	.word	0x40015000
 800f770:	40014000 	.word	0x40014000
 800f774:	40014400 	.word	0x40014400
 800f778:	40014800 	.word	0x40014800

0800f77c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f77c:	b480      	push	{r7}
 800f77e:	b087      	sub	sp, #28
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
 800f784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	6a1b      	ldr	r3, [r3, #32]
 800f78a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	6a1b      	ldr	r3, [r3, #32]
 800f796:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	685b      	ldr	r3, [r3, #4]
 800f79c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f7a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f7aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f7ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f7b0:	683b      	ldr	r3, [r7, #0]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	68fa      	ldr	r2, [r7, #12]
 800f7b6:	4313      	orrs	r3, r2
 800f7b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f7ba:	693b      	ldr	r3, [r7, #16]
 800f7bc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f7c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f7c2:	683b      	ldr	r3, [r7, #0]
 800f7c4:	689b      	ldr	r3, [r3, #8]
 800f7c6:	041b      	lsls	r3, r3, #16
 800f7c8:	693a      	ldr	r2, [r7, #16]
 800f7ca:	4313      	orrs	r3, r2
 800f7cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	4a19      	ldr	r2, [pc, #100]	; (800f838 <TIM_OC5_SetConfig+0xbc>)
 800f7d2:	4293      	cmp	r3, r2
 800f7d4:	d013      	beq.n	800f7fe <TIM_OC5_SetConfig+0x82>
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	4a18      	ldr	r2, [pc, #96]	; (800f83c <TIM_OC5_SetConfig+0xc0>)
 800f7da:	4293      	cmp	r3, r2
 800f7dc:	d00f      	beq.n	800f7fe <TIM_OC5_SetConfig+0x82>
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	4a17      	ldr	r2, [pc, #92]	; (800f840 <TIM_OC5_SetConfig+0xc4>)
 800f7e2:	4293      	cmp	r3, r2
 800f7e4:	d00b      	beq.n	800f7fe <TIM_OC5_SetConfig+0x82>
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	4a16      	ldr	r2, [pc, #88]	; (800f844 <TIM_OC5_SetConfig+0xc8>)
 800f7ea:	4293      	cmp	r3, r2
 800f7ec:	d007      	beq.n	800f7fe <TIM_OC5_SetConfig+0x82>
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	4a15      	ldr	r2, [pc, #84]	; (800f848 <TIM_OC5_SetConfig+0xcc>)
 800f7f2:	4293      	cmp	r3, r2
 800f7f4:	d003      	beq.n	800f7fe <TIM_OC5_SetConfig+0x82>
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	4a14      	ldr	r2, [pc, #80]	; (800f84c <TIM_OC5_SetConfig+0xd0>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d109      	bne.n	800f812 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f7fe:	697b      	ldr	r3, [r7, #20]
 800f800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f804:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	695b      	ldr	r3, [r3, #20]
 800f80a:	021b      	lsls	r3, r3, #8
 800f80c:	697a      	ldr	r2, [r7, #20]
 800f80e:	4313      	orrs	r3, r2
 800f810:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	697a      	ldr	r2, [r7, #20]
 800f816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	68fa      	ldr	r2, [r7, #12]
 800f81c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	685a      	ldr	r2, [r3, #4]
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	693a      	ldr	r2, [r7, #16]
 800f82a:	621a      	str	r2, [r3, #32]
}
 800f82c:	bf00      	nop
 800f82e:	371c      	adds	r7, #28
 800f830:	46bd      	mov	sp, r7
 800f832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f836:	4770      	bx	lr
 800f838:	40012c00 	.word	0x40012c00
 800f83c:	40013400 	.word	0x40013400
 800f840:	40014000 	.word	0x40014000
 800f844:	40014400 	.word	0x40014400
 800f848:	40014800 	.word	0x40014800
 800f84c:	40015000 	.word	0x40015000

0800f850 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f850:	b480      	push	{r7}
 800f852:	b087      	sub	sp, #28
 800f854:	af00      	add	r7, sp, #0
 800f856:	6078      	str	r0, [r7, #4]
 800f858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	6a1b      	ldr	r3, [r3, #32]
 800f85e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	6a1b      	ldr	r3, [r3, #32]
 800f86a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	685b      	ldr	r3, [r3, #4]
 800f870:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800f87e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	021b      	lsls	r3, r3, #8
 800f88a:	68fa      	ldr	r2, [r7, #12]
 800f88c:	4313      	orrs	r3, r2
 800f88e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f890:	693b      	ldr	r3, [r7, #16]
 800f892:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f896:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	689b      	ldr	r3, [r3, #8]
 800f89c:	051b      	lsls	r3, r3, #20
 800f89e:	693a      	ldr	r2, [r7, #16]
 800f8a0:	4313      	orrs	r3, r2
 800f8a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	4a1a      	ldr	r2, [pc, #104]	; (800f910 <TIM_OC6_SetConfig+0xc0>)
 800f8a8:	4293      	cmp	r3, r2
 800f8aa:	d013      	beq.n	800f8d4 <TIM_OC6_SetConfig+0x84>
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	4a19      	ldr	r2, [pc, #100]	; (800f914 <TIM_OC6_SetConfig+0xc4>)
 800f8b0:	4293      	cmp	r3, r2
 800f8b2:	d00f      	beq.n	800f8d4 <TIM_OC6_SetConfig+0x84>
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	4a18      	ldr	r2, [pc, #96]	; (800f918 <TIM_OC6_SetConfig+0xc8>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d00b      	beq.n	800f8d4 <TIM_OC6_SetConfig+0x84>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	4a17      	ldr	r2, [pc, #92]	; (800f91c <TIM_OC6_SetConfig+0xcc>)
 800f8c0:	4293      	cmp	r3, r2
 800f8c2:	d007      	beq.n	800f8d4 <TIM_OC6_SetConfig+0x84>
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	4a16      	ldr	r2, [pc, #88]	; (800f920 <TIM_OC6_SetConfig+0xd0>)
 800f8c8:	4293      	cmp	r3, r2
 800f8ca:	d003      	beq.n	800f8d4 <TIM_OC6_SetConfig+0x84>
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	4a15      	ldr	r2, [pc, #84]	; (800f924 <TIM_OC6_SetConfig+0xd4>)
 800f8d0:	4293      	cmp	r3, r2
 800f8d2:	d109      	bne.n	800f8e8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f8d4:	697b      	ldr	r3, [r7, #20]
 800f8d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f8da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	695b      	ldr	r3, [r3, #20]
 800f8e0:	029b      	lsls	r3, r3, #10
 800f8e2:	697a      	ldr	r2, [r7, #20]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	697a      	ldr	r2, [r7, #20]
 800f8ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	68fa      	ldr	r2, [r7, #12]
 800f8f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	685a      	ldr	r2, [r3, #4]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	693a      	ldr	r2, [r7, #16]
 800f900:	621a      	str	r2, [r3, #32]
}
 800f902:	bf00      	nop
 800f904:	371c      	adds	r7, #28
 800f906:	46bd      	mov	sp, r7
 800f908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90c:	4770      	bx	lr
 800f90e:	bf00      	nop
 800f910:	40012c00 	.word	0x40012c00
 800f914:	40013400 	.word	0x40013400
 800f918:	40014000 	.word	0x40014000
 800f91c:	40014400 	.word	0x40014400
 800f920:	40014800 	.word	0x40014800
 800f924:	40015000 	.word	0x40015000

0800f928 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800f928:	b580      	push	{r7, lr}
 800f92a:	b086      	sub	sp, #24
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	689b      	ldr	r3, [r3, #8]
 800f938:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800f940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f944:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	697a      	ldr	r2, [r7, #20]
 800f94c:	4313      	orrs	r3, r2
 800f94e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800f950:	697b      	ldr	r3, [r7, #20]
 800f952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f956:	f023 0307 	bic.w	r3, r3, #7
 800f95a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	697a      	ldr	r2, [r7, #20]
 800f962:	4313      	orrs	r3, r2
 800f964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	697a      	ldr	r2, [r7, #20]
 800f96c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	685b      	ldr	r3, [r3, #4]
 800f972:	2b70      	cmp	r3, #112	; 0x70
 800f974:	d034      	beq.n	800f9e0 <TIM_SlaveTimer_SetConfig+0xb8>
 800f976:	2b70      	cmp	r3, #112	; 0x70
 800f978:	d811      	bhi.n	800f99e <TIM_SlaveTimer_SetConfig+0x76>
 800f97a:	2b30      	cmp	r3, #48	; 0x30
 800f97c:	d07d      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f97e:	2b30      	cmp	r3, #48	; 0x30
 800f980:	d806      	bhi.n	800f990 <TIM_SlaveTimer_SetConfig+0x68>
 800f982:	2b10      	cmp	r3, #16
 800f984:	d079      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f986:	2b20      	cmp	r3, #32
 800f988:	d077      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d075      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800f98e:	e075      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f990:	2b50      	cmp	r3, #80	; 0x50
 800f992:	d05e      	beq.n	800fa52 <TIM_SlaveTimer_SetConfig+0x12a>
 800f994:	2b60      	cmp	r3, #96	; 0x60
 800f996:	d066      	beq.n	800fa66 <TIM_SlaveTimer_SetConfig+0x13e>
 800f998:	2b40      	cmp	r3, #64	; 0x40
 800f99a:	d02c      	beq.n	800f9f6 <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800f99c:	e06e      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f99e:	4a3a      	ldr	r2, [pc, #232]	; (800fa88 <TIM_SlaveTimer_SetConfig+0x160>)
 800f9a0:	4293      	cmp	r3, r2
 800f9a2:	d06a      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f9a4:	4a38      	ldr	r2, [pc, #224]	; (800fa88 <TIM_SlaveTimer_SetConfig+0x160>)
 800f9a6:	4293      	cmp	r3, r2
 800f9a8:	d809      	bhi.n	800f9be <TIM_SlaveTimer_SetConfig+0x96>
 800f9aa:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f9ae:	d064      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f9b0:	4a36      	ldr	r2, [pc, #216]	; (800fa8c <TIM_SlaveTimer_SetConfig+0x164>)
 800f9b2:	4293      	cmp	r3, r2
 800f9b4:	d061      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f9b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f9ba:	d05e      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f9bc:	e05e      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f9be:	4a34      	ldr	r2, [pc, #208]	; (800fa90 <TIM_SlaveTimer_SetConfig+0x168>)
 800f9c0:	4293      	cmp	r3, r2
 800f9c2:	d05a      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f9c4:	4a32      	ldr	r2, [pc, #200]	; (800fa90 <TIM_SlaveTimer_SetConfig+0x168>)
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	d803      	bhi.n	800f9d2 <TIM_SlaveTimer_SetConfig+0xaa>
 800f9ca:	4a32      	ldr	r2, [pc, #200]	; (800fa94 <TIM_SlaveTimer_SetConfig+0x16c>)
 800f9cc:	4293      	cmp	r3, r2
 800f9ce:	d054      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f9d0:	e054      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800f9d2:	4a31      	ldr	r2, [pc, #196]	; (800fa98 <TIM_SlaveTimer_SetConfig+0x170>)
 800f9d4:	4293      	cmp	r3, r2
 800f9d6:	d050      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
 800f9d8:	4a30      	ldr	r2, [pc, #192]	; (800fa9c <TIM_SlaveTimer_SetConfig+0x174>)
 800f9da:	4293      	cmp	r3, r2
 800f9dc:	d04d      	beq.n	800fa7a <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800f9de:	e04d      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	6818      	ldr	r0, [r3, #0]
 800f9e4:	683b      	ldr	r3, [r7, #0]
 800f9e6:	68d9      	ldr	r1, [r3, #12]
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	689a      	ldr	r2, [r3, #8]
 800f9ec:	683b      	ldr	r3, [r7, #0]
 800f9ee:	691b      	ldr	r3, [r3, #16]
 800f9f0:	f000 f9fc 	bl	800fdec <TIM_ETR_SetConfig>
      break;
 800f9f4:	e042      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	2b05      	cmp	r3, #5
 800f9fc:	d004      	beq.n	800fa08 <TIM_SlaveTimer_SetConfig+0xe0>
 800f9fe:	683b      	ldr	r3, [r7, #0]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800fa06:	d101      	bne.n	800fa0c <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800fa08:	2301      	movs	r3, #1
 800fa0a:	e038      	b.n	800fa7e <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	6a1b      	ldr	r3, [r3, #32]
 800fa12:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	6a1a      	ldr	r2, [r3, #32]
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	f022 0201 	bic.w	r2, r2, #1
 800fa22:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	699b      	ldr	r3, [r3, #24]
 800fa2a:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fa32:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	691b      	ldr	r3, [r3, #16]
 800fa38:	011b      	lsls	r3, r3, #4
 800fa3a:	68fa      	ldr	r2, [r7, #12]
 800fa3c:	4313      	orrs	r3, r2
 800fa3e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	68fa      	ldr	r2, [r7, #12]
 800fa46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	693a      	ldr	r2, [r7, #16]
 800fa4e:	621a      	str	r2, [r3, #32]
      break;
 800fa50:	e014      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	6818      	ldr	r0, [r3, #0]
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	6899      	ldr	r1, [r3, #8]
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	691b      	ldr	r3, [r3, #16]
 800fa5e:	461a      	mov	r2, r3
 800fa60:	f000 f892 	bl	800fb88 <TIM_TI1_ConfigInputStage>
      break;
 800fa64:	e00a      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	6818      	ldr	r0, [r3, #0]
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	6899      	ldr	r1, [r3, #8]
 800fa6e:	683b      	ldr	r3, [r7, #0]
 800fa70:	691b      	ldr	r3, [r3, #16]
 800fa72:	461a      	mov	r2, r3
 800fa74:	f000 f8f4 	bl	800fc60 <TIM_TI2_ConfigInputStage>
      break;
 800fa78:	e000      	b.n	800fa7c <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800fa7a:	bf00      	nop
  }
  return HAL_OK;
 800fa7c:	2300      	movs	r3, #0
}
 800fa7e:	4618      	mov	r0, r3
 800fa80:	3718      	adds	r7, #24
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bd80      	pop	{r7, pc}
 800fa86:	bf00      	nop
 800fa88:	00100030 	.word	0x00100030
 800fa8c:	00100020 	.word	0x00100020
 800fa90:	00100050 	.word	0x00100050
 800fa94:	00100040 	.word	0x00100040
 800fa98:	00100060 	.word	0x00100060
 800fa9c:	00100070 	.word	0x00100070

0800faa0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800faa0:	b480      	push	{r7}
 800faa2:	b087      	sub	sp, #28
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	60f8      	str	r0, [r7, #12]
 800faa8:	60b9      	str	r1, [r7, #8]
 800faaa:	607a      	str	r2, [r7, #4]
 800faac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	6a1b      	ldr	r3, [r3, #32]
 800fab2:	f023 0201 	bic.w	r2, r3, #1
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	699b      	ldr	r3, [r3, #24]
 800fabe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	6a1b      	ldr	r3, [r3, #32]
 800fac4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	4a28      	ldr	r2, [pc, #160]	; (800fb6c <TIM_TI1_SetConfig+0xcc>)
 800faca:	4293      	cmp	r3, r2
 800facc:	d01b      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fad4:	d017      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	4a25      	ldr	r2, [pc, #148]	; (800fb70 <TIM_TI1_SetConfig+0xd0>)
 800fada:	4293      	cmp	r3, r2
 800fadc:	d013      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	4a24      	ldr	r2, [pc, #144]	; (800fb74 <TIM_TI1_SetConfig+0xd4>)
 800fae2:	4293      	cmp	r3, r2
 800fae4:	d00f      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	4a23      	ldr	r2, [pc, #140]	; (800fb78 <TIM_TI1_SetConfig+0xd8>)
 800faea:	4293      	cmp	r3, r2
 800faec:	d00b      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	4a22      	ldr	r2, [pc, #136]	; (800fb7c <TIM_TI1_SetConfig+0xdc>)
 800faf2:	4293      	cmp	r3, r2
 800faf4:	d007      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	4a21      	ldr	r2, [pc, #132]	; (800fb80 <TIM_TI1_SetConfig+0xe0>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d003      	beq.n	800fb06 <TIM_TI1_SetConfig+0x66>
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	4a20      	ldr	r2, [pc, #128]	; (800fb84 <TIM_TI1_SetConfig+0xe4>)
 800fb02:	4293      	cmp	r3, r2
 800fb04:	d101      	bne.n	800fb0a <TIM_TI1_SetConfig+0x6a>
 800fb06:	2301      	movs	r3, #1
 800fb08:	e000      	b.n	800fb0c <TIM_TI1_SetConfig+0x6c>
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d008      	beq.n	800fb22 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	f023 0303 	bic.w	r3, r3, #3
 800fb16:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800fb18:	697a      	ldr	r2, [r7, #20]
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	4313      	orrs	r3, r2
 800fb1e:	617b      	str	r3, [r7, #20]
 800fb20:	e003      	b.n	800fb2a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	f043 0301 	orr.w	r3, r3, #1
 800fb28:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fb2a:	697b      	ldr	r3, [r7, #20]
 800fb2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fb30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	011b      	lsls	r3, r3, #4
 800fb36:	b2db      	uxtb	r3, r3
 800fb38:	697a      	ldr	r2, [r7, #20]
 800fb3a:	4313      	orrs	r3, r2
 800fb3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb3e:	693b      	ldr	r3, [r7, #16]
 800fb40:	f023 030a 	bic.w	r3, r3, #10
 800fb44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800fb46:	68bb      	ldr	r3, [r7, #8]
 800fb48:	f003 030a 	and.w	r3, r3, #10
 800fb4c:	693a      	ldr	r2, [r7, #16]
 800fb4e:	4313      	orrs	r3, r2
 800fb50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	697a      	ldr	r2, [r7, #20]
 800fb56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	693a      	ldr	r2, [r7, #16]
 800fb5c:	621a      	str	r2, [r3, #32]
}
 800fb5e:	bf00      	nop
 800fb60:	371c      	adds	r7, #28
 800fb62:	46bd      	mov	sp, r7
 800fb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb68:	4770      	bx	lr
 800fb6a:	bf00      	nop
 800fb6c:	40012c00 	.word	0x40012c00
 800fb70:	40000400 	.word	0x40000400
 800fb74:	40000800 	.word	0x40000800
 800fb78:	40000c00 	.word	0x40000c00
 800fb7c:	40013400 	.word	0x40013400
 800fb80:	40014000 	.word	0x40014000
 800fb84:	40015000 	.word	0x40015000

0800fb88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb88:	b480      	push	{r7}
 800fb8a:	b087      	sub	sp, #28
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	60f8      	str	r0, [r7, #12]
 800fb90:	60b9      	str	r1, [r7, #8]
 800fb92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	6a1b      	ldr	r3, [r3, #32]
 800fb98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	6a1b      	ldr	r3, [r3, #32]
 800fb9e:	f023 0201 	bic.w	r2, r3, #1
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	699b      	ldr	r3, [r3, #24]
 800fbaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fbac:	693b      	ldr	r3, [r7, #16]
 800fbae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fbb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	011b      	lsls	r3, r3, #4
 800fbb8:	693a      	ldr	r2, [r7, #16]
 800fbba:	4313      	orrs	r3, r2
 800fbbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fbbe:	697b      	ldr	r3, [r7, #20]
 800fbc0:	f023 030a 	bic.w	r3, r3, #10
 800fbc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fbc6:	697a      	ldr	r2, [r7, #20]
 800fbc8:	68bb      	ldr	r3, [r7, #8]
 800fbca:	4313      	orrs	r3, r2
 800fbcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	693a      	ldr	r2, [r7, #16]
 800fbd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	697a      	ldr	r2, [r7, #20]
 800fbd8:	621a      	str	r2, [r3, #32]
}
 800fbda:	bf00      	nop
 800fbdc:	371c      	adds	r7, #28
 800fbde:	46bd      	mov	sp, r7
 800fbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe4:	4770      	bx	lr

0800fbe6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fbe6:	b480      	push	{r7}
 800fbe8:	b087      	sub	sp, #28
 800fbea:	af00      	add	r7, sp, #0
 800fbec:	60f8      	str	r0, [r7, #12]
 800fbee:	60b9      	str	r1, [r7, #8]
 800fbf0:	607a      	str	r2, [r7, #4]
 800fbf2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	6a1b      	ldr	r3, [r3, #32]
 800fbf8:	f023 0210 	bic.w	r2, r3, #16
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	699b      	ldr	r3, [r3, #24]
 800fc04:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	6a1b      	ldr	r3, [r3, #32]
 800fc0a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800fc0c:	697b      	ldr	r3, [r7, #20]
 800fc0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fc12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	021b      	lsls	r3, r3, #8
 800fc18:	697a      	ldr	r2, [r7, #20]
 800fc1a:	4313      	orrs	r3, r2
 800fc1c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fc1e:	697b      	ldr	r3, [r7, #20]
 800fc20:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fc24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	031b      	lsls	r3, r3, #12
 800fc2a:	b29b      	uxth	r3, r3
 800fc2c:	697a      	ldr	r2, [r7, #20]
 800fc2e:	4313      	orrs	r3, r2
 800fc30:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fc32:	693b      	ldr	r3, [r7, #16]
 800fc34:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fc38:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	011b      	lsls	r3, r3, #4
 800fc3e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800fc42:	693a      	ldr	r2, [r7, #16]
 800fc44:	4313      	orrs	r3, r2
 800fc46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	697a      	ldr	r2, [r7, #20]
 800fc4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	693a      	ldr	r2, [r7, #16]
 800fc52:	621a      	str	r2, [r3, #32]
}
 800fc54:	bf00      	nop
 800fc56:	371c      	adds	r7, #28
 800fc58:	46bd      	mov	sp, r7
 800fc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc5e:	4770      	bx	lr

0800fc60 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fc60:	b480      	push	{r7}
 800fc62:	b087      	sub	sp, #28
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	60f8      	str	r0, [r7, #12]
 800fc68:	60b9      	str	r1, [r7, #8]
 800fc6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	6a1b      	ldr	r3, [r3, #32]
 800fc70:	f023 0210 	bic.w	r2, r3, #16
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	699b      	ldr	r3, [r3, #24]
 800fc7c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	6a1b      	ldr	r3, [r3, #32]
 800fc82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fc84:	697b      	ldr	r3, [r7, #20]
 800fc86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fc8a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	031b      	lsls	r3, r3, #12
 800fc90:	697a      	ldr	r2, [r7, #20]
 800fc92:	4313      	orrs	r3, r2
 800fc94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fc96:	693b      	ldr	r3, [r7, #16]
 800fc98:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fc9c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	011b      	lsls	r3, r3, #4
 800fca2:	693a      	ldr	r2, [r7, #16]
 800fca4:	4313      	orrs	r3, r2
 800fca6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	697a      	ldr	r2, [r7, #20]
 800fcac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	693a      	ldr	r2, [r7, #16]
 800fcb2:	621a      	str	r2, [r3, #32]
}
 800fcb4:	bf00      	nop
 800fcb6:	371c      	adds	r7, #28
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbe:	4770      	bx	lr

0800fcc0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b087      	sub	sp, #28
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	60f8      	str	r0, [r7, #12]
 800fcc8:	60b9      	str	r1, [r7, #8]
 800fcca:	607a      	str	r2, [r7, #4]
 800fccc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	6a1b      	ldr	r3, [r3, #32]
 800fcd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	69db      	ldr	r3, [r3, #28]
 800fcde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	6a1b      	ldr	r3, [r3, #32]
 800fce4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800fce6:	697b      	ldr	r3, [r7, #20]
 800fce8:	f023 0303 	bic.w	r3, r3, #3
 800fcec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800fcee:	697a      	ldr	r2, [r7, #20]
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	4313      	orrs	r3, r2
 800fcf4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800fcfc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800fcfe:	683b      	ldr	r3, [r7, #0]
 800fd00:	011b      	lsls	r3, r3, #4
 800fd02:	b2db      	uxtb	r3, r3
 800fd04:	697a      	ldr	r2, [r7, #20]
 800fd06:	4313      	orrs	r3, r2
 800fd08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800fd0a:	693b      	ldr	r3, [r7, #16]
 800fd0c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800fd10:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	021b      	lsls	r3, r3, #8
 800fd16:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800fd1a:	693a      	ldr	r2, [r7, #16]
 800fd1c:	4313      	orrs	r3, r2
 800fd1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	697a      	ldr	r2, [r7, #20]
 800fd24:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	693a      	ldr	r2, [r7, #16]
 800fd2a:	621a      	str	r2, [r3, #32]
}
 800fd2c:	bf00      	nop
 800fd2e:	371c      	adds	r7, #28
 800fd30:	46bd      	mov	sp, r7
 800fd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd36:	4770      	bx	lr

0800fd38 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800fd38:	b480      	push	{r7}
 800fd3a:	b087      	sub	sp, #28
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	60f8      	str	r0, [r7, #12]
 800fd40:	60b9      	str	r1, [r7, #8]
 800fd42:	607a      	str	r2, [r7, #4]
 800fd44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	6a1b      	ldr	r3, [r3, #32]
 800fd4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	69db      	ldr	r3, [r3, #28]
 800fd56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	6a1b      	ldr	r3, [r3, #32]
 800fd5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800fd5e:	697b      	ldr	r3, [r7, #20]
 800fd60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fd64:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	021b      	lsls	r3, r3, #8
 800fd6a:	697a      	ldr	r2, [r7, #20]
 800fd6c:	4313      	orrs	r3, r2
 800fd6e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fd76:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	031b      	lsls	r3, r3, #12
 800fd7c:	b29b      	uxth	r3, r3
 800fd7e:	697a      	ldr	r2, [r7, #20]
 800fd80:	4313      	orrs	r3, r2
 800fd82:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800fd84:	693b      	ldr	r3, [r7, #16]
 800fd86:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800fd8a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800fd8c:	68bb      	ldr	r3, [r7, #8]
 800fd8e:	031b      	lsls	r3, r3, #12
 800fd90:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800fd94:	693a      	ldr	r2, [r7, #16]
 800fd96:	4313      	orrs	r3, r2
 800fd98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	697a      	ldr	r2, [r7, #20]
 800fd9e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	693a      	ldr	r2, [r7, #16]
 800fda4:	621a      	str	r2, [r3, #32]
}
 800fda6:	bf00      	nop
 800fda8:	371c      	adds	r7, #28
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb0:	4770      	bx	lr

0800fdb2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fdb2:	b480      	push	{r7}
 800fdb4:	b085      	sub	sp, #20
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	6078      	str	r0, [r7, #4]
 800fdba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	689b      	ldr	r3, [r3, #8]
 800fdc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800fdc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fdcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fdce:	683a      	ldr	r2, [r7, #0]
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	4313      	orrs	r3, r2
 800fdd4:	f043 0307 	orr.w	r3, r3, #7
 800fdd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	68fa      	ldr	r2, [r7, #12]
 800fdde:	609a      	str	r2, [r3, #8]
}
 800fde0:	bf00      	nop
 800fde2:	3714      	adds	r7, #20
 800fde4:	46bd      	mov	sp, r7
 800fde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdea:	4770      	bx	lr

0800fdec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fdec:	b480      	push	{r7}
 800fdee:	b087      	sub	sp, #28
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	60f8      	str	r0, [r7, #12]
 800fdf4:	60b9      	str	r1, [r7, #8]
 800fdf6:	607a      	str	r2, [r7, #4]
 800fdf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	689b      	ldr	r3, [r3, #8]
 800fdfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fe00:	697b      	ldr	r3, [r7, #20]
 800fe02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fe06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fe08:	683b      	ldr	r3, [r7, #0]
 800fe0a:	021a      	lsls	r2, r3, #8
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	431a      	orrs	r2, r3
 800fe10:	68bb      	ldr	r3, [r7, #8]
 800fe12:	4313      	orrs	r3, r2
 800fe14:	697a      	ldr	r2, [r7, #20]
 800fe16:	4313      	orrs	r3, r2
 800fe18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	697a      	ldr	r2, [r7, #20]
 800fe1e:	609a      	str	r2, [r3, #8]
}
 800fe20:	bf00      	nop
 800fe22:	371c      	adds	r7, #28
 800fe24:	46bd      	mov	sp, r7
 800fe26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2a:	4770      	bx	lr

0800fe2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fe2c:	b480      	push	{r7}
 800fe2e:	b087      	sub	sp, #28
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	60f8      	str	r0, [r7, #12]
 800fe34:	60b9      	str	r1, [r7, #8]
 800fe36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fe38:	68bb      	ldr	r3, [r7, #8]
 800fe3a:	f003 031f 	and.w	r3, r3, #31
 800fe3e:	2201      	movs	r2, #1
 800fe40:	fa02 f303 	lsl.w	r3, r2, r3
 800fe44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	6a1a      	ldr	r2, [r3, #32]
 800fe4a:	697b      	ldr	r3, [r7, #20]
 800fe4c:	43db      	mvns	r3, r3
 800fe4e:	401a      	ands	r2, r3
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	6a1a      	ldr	r2, [r3, #32]
 800fe58:	68bb      	ldr	r3, [r7, #8]
 800fe5a:	f003 031f 	and.w	r3, r3, #31
 800fe5e:	6879      	ldr	r1, [r7, #4]
 800fe60:	fa01 f303 	lsl.w	r3, r1, r3
 800fe64:	431a      	orrs	r2, r3
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	621a      	str	r2, [r3, #32]
}
 800fe6a:	bf00      	nop
 800fe6c:	371c      	adds	r7, #28
 800fe6e:	46bd      	mov	sp, r7
 800fe70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe74:	4770      	bx	lr
	...

0800fe78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fe78:	b480      	push	{r7}
 800fe7a:	b085      	sub	sp, #20
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe88:	2b01      	cmp	r3, #1
 800fe8a:	d101      	bne.n	800fe90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fe8c:	2302      	movs	r3, #2
 800fe8e:	e074      	b.n	800ff7a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2201      	movs	r2, #1
 800fe94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2202      	movs	r2, #2
 800fe9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	685b      	ldr	r3, [r3, #4]
 800fea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	689b      	ldr	r3, [r3, #8]
 800feae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	4a34      	ldr	r2, [pc, #208]	; (800ff88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800feb6:	4293      	cmp	r3, r2
 800feb8:	d009      	beq.n	800fece <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	4a33      	ldr	r2, [pc, #204]	; (800ff8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fec0:	4293      	cmp	r3, r2
 800fec2:	d004      	beq.n	800fece <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	4a31      	ldr	r2, [pc, #196]	; (800ff90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800feca:	4293      	cmp	r3, r2
 800fecc:	d108      	bne.n	800fee0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fed4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fed6:	683b      	ldr	r3, [r7, #0]
 800fed8:	685b      	ldr	r3, [r3, #4]
 800feda:	68fa      	ldr	r2, [r7, #12]
 800fedc:	4313      	orrs	r3, r2
 800fede:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800fee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800feea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	68fa      	ldr	r2, [r7, #12]
 800fef2:	4313      	orrs	r3, r2
 800fef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	68fa      	ldr	r2, [r7, #12]
 800fefc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	4a21      	ldr	r2, [pc, #132]	; (800ff88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ff04:	4293      	cmp	r3, r2
 800ff06:	d022      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ff10:	d01d      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	4a1f      	ldr	r2, [pc, #124]	; (800ff94 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ff18:	4293      	cmp	r3, r2
 800ff1a:	d018      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	4a1d      	ldr	r2, [pc, #116]	; (800ff98 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ff22:	4293      	cmp	r3, r2
 800ff24:	d013      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	4a1c      	ldr	r2, [pc, #112]	; (800ff9c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ff2c:	4293      	cmp	r3, r2
 800ff2e:	d00e      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	4a15      	ldr	r2, [pc, #84]	; (800ff8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ff36:	4293      	cmp	r3, r2
 800ff38:	d009      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	4a18      	ldr	r2, [pc, #96]	; (800ffa0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ff40:	4293      	cmp	r3, r2
 800ff42:	d004      	beq.n	800ff4e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	4a11      	ldr	r2, [pc, #68]	; (800ff90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ff4a:	4293      	cmp	r3, r2
 800ff4c:	d10c      	bne.n	800ff68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ff4e:	68bb      	ldr	r3, [r7, #8]
 800ff50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ff54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ff56:	683b      	ldr	r3, [r7, #0]
 800ff58:	689b      	ldr	r3, [r3, #8]
 800ff5a:	68ba      	ldr	r2, [r7, #8]
 800ff5c:	4313      	orrs	r3, r2
 800ff5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	68ba      	ldr	r2, [r7, #8]
 800ff66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2201      	movs	r2, #1
 800ff6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	2200      	movs	r2, #0
 800ff74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff78:	2300      	movs	r3, #0
}
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	3714      	adds	r7, #20
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff84:	4770      	bx	lr
 800ff86:	bf00      	nop
 800ff88:	40012c00 	.word	0x40012c00
 800ff8c:	40013400 	.word	0x40013400
 800ff90:	40015000 	.word	0x40015000
 800ff94:	40000400 	.word	0x40000400
 800ff98:	40000800 	.word	0x40000800
 800ff9c:	40000c00 	.word	0x40000c00
 800ffa0:	40014000 	.word	0x40014000

0800ffa4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	b085      	sub	sp, #20
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	6078      	str	r0, [r7, #4]
 800ffac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ffae:	2300      	movs	r3, #0
 800ffb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ffb8:	2b01      	cmp	r3, #1
 800ffba:	d101      	bne.n	800ffc0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ffbc:	2302      	movs	r3, #2
 800ffbe:	e096      	b.n	80100ee <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2201      	movs	r2, #1
 800ffc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	68db      	ldr	r3, [r3, #12]
 800ffd2:	4313      	orrs	r3, r2
 800ffd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	689b      	ldr	r3, [r3, #8]
 800ffe0:	4313      	orrs	r3, r2
 800ffe2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	685b      	ldr	r3, [r3, #4]
 800ffee:	4313      	orrs	r3, r2
 800fff0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	4313      	orrs	r3, r2
 800fffe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010006:	683b      	ldr	r3, [r7, #0]
 8010008:	691b      	ldr	r3, [r3, #16]
 801000a:	4313      	orrs	r3, r2
 801000c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8010014:	683b      	ldr	r3, [r7, #0]
 8010016:	695b      	ldr	r3, [r3, #20]
 8010018:	4313      	orrs	r3, r2
 801001a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010026:	4313      	orrs	r3, r2
 8010028:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	699b      	ldr	r3, [r3, #24]
 8010034:	041b      	lsls	r3, r3, #16
 8010036:	4313      	orrs	r3, r2
 8010038:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	4a2f      	ldr	r2, [pc, #188]	; (80100fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8010040:	4293      	cmp	r3, r2
 8010042:	d009      	beq.n	8010058 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	4a2d      	ldr	r2, [pc, #180]	; (8010100 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 801004a:	4293      	cmp	r3, r2
 801004c:	d004      	beq.n	8010058 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	4a2c      	ldr	r2, [pc, #176]	; (8010104 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8010054:	4293      	cmp	r3, r2
 8010056:	d106      	bne.n	8010066 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	69db      	ldr	r3, [r3, #28]
 8010062:	4313      	orrs	r3, r2
 8010064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	4a24      	ldr	r2, [pc, #144]	; (80100fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 801006c:	4293      	cmp	r3, r2
 801006e:	d009      	beq.n	8010084 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	4a22      	ldr	r2, [pc, #136]	; (8010100 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8010076:	4293      	cmp	r3, r2
 8010078:	d004      	beq.n	8010084 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	4a21      	ldr	r2, [pc, #132]	; (8010104 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8010080:	4293      	cmp	r3, r2
 8010082:	d12b      	bne.n	80100dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801008e:	051b      	lsls	r3, r3, #20
 8010090:	4313      	orrs	r3, r2
 8010092:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 801009a:	683b      	ldr	r3, [r7, #0]
 801009c:	6a1b      	ldr	r3, [r3, #32]
 801009e:	4313      	orrs	r3, r2
 80100a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80100a8:	683b      	ldr	r3, [r7, #0]
 80100aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100ac:	4313      	orrs	r3, r2
 80100ae:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	4a11      	ldr	r2, [pc, #68]	; (80100fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d009      	beq.n	80100ce <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	4a10      	ldr	r2, [pc, #64]	; (8010100 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80100c0:	4293      	cmp	r3, r2
 80100c2:	d004      	beq.n	80100ce <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	4a0e      	ldr	r2, [pc, #56]	; (8010104 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80100ca:	4293      	cmp	r3, r2
 80100cc:	d106      	bne.n	80100dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80100d4:	683b      	ldr	r3, [r7, #0]
 80100d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100d8:	4313      	orrs	r3, r2
 80100da:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	68fa      	ldr	r2, [r7, #12]
 80100e2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2200      	movs	r2, #0
 80100e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80100ec:	2300      	movs	r3, #0
}
 80100ee:	4618      	mov	r0, r3
 80100f0:	3714      	adds	r7, #20
 80100f2:	46bd      	mov	sp, r7
 80100f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f8:	4770      	bx	lr
 80100fa:	bf00      	nop
 80100fc:	40012c00 	.word	0x40012c00
 8010100:	40013400 	.word	0x40013400
 8010104:	40015000 	.word	0x40015000

08010108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010108:	b480      	push	{r7}
 801010a:	b083      	sub	sp, #12
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010110:	bf00      	nop
 8010112:	370c      	adds	r7, #12
 8010114:	46bd      	mov	sp, r7
 8010116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011a:	4770      	bx	lr

0801011c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801011c:	b480      	push	{r7}
 801011e:	b083      	sub	sp, #12
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010124:	bf00      	nop
 8010126:	370c      	adds	r7, #12
 8010128:	46bd      	mov	sp, r7
 801012a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012e:	4770      	bx	lr

08010130 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010130:	b480      	push	{r7}
 8010132:	b083      	sub	sp, #12
 8010134:	af00      	add	r7, sp, #0
 8010136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010138:	bf00      	nop
 801013a:	370c      	adds	r7, #12
 801013c:	46bd      	mov	sp, r7
 801013e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010142:	4770      	bx	lr

08010144 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8010144:	b480      	push	{r7}
 8010146:	b083      	sub	sp, #12
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 801014c:	bf00      	nop
 801014e:	370c      	adds	r7, #12
 8010150:	46bd      	mov	sp, r7
 8010152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010156:	4770      	bx	lr

08010158 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8010158:	b480      	push	{r7}
 801015a:	b083      	sub	sp, #12
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8010160:	bf00      	nop
 8010162:	370c      	adds	r7, #12
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr

0801016c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 801016c:	b480      	push	{r7}
 801016e:	b083      	sub	sp, #12
 8010170:	af00      	add	r7, sp, #0
 8010172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8010174:	bf00      	nop
 8010176:	370c      	adds	r7, #12
 8010178:	46bd      	mov	sp, r7
 801017a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017e:	4770      	bx	lr

08010180 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8010180:	b480      	push	{r7}
 8010182:	b083      	sub	sp, #12
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8010188:	bf00      	nop
 801018a:	370c      	adds	r7, #12
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr

08010194 <LL_EXTI_EnableIT_0_31>:
{
 8010194:	b480      	push	{r7}
 8010196:	b083      	sub	sp, #12
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 801019c:	4b05      	ldr	r3, [pc, #20]	; (80101b4 <LL_EXTI_EnableIT_0_31+0x20>)
 801019e:	681a      	ldr	r2, [r3, #0]
 80101a0:	4904      	ldr	r1, [pc, #16]	; (80101b4 <LL_EXTI_EnableIT_0_31+0x20>)
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	4313      	orrs	r3, r2
 80101a6:	600b      	str	r3, [r1, #0]
}
 80101a8:	bf00      	nop
 80101aa:	370c      	adds	r7, #12
 80101ac:	46bd      	mov	sp, r7
 80101ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b2:	4770      	bx	lr
 80101b4:	40010400 	.word	0x40010400

080101b8 <LL_EXTI_EnableIT_32_63>:
{
 80101b8:	b480      	push	{r7}
 80101ba:	b083      	sub	sp, #12
 80101bc:	af00      	add	r7, sp, #0
 80101be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80101c0:	4b05      	ldr	r3, [pc, #20]	; (80101d8 <LL_EXTI_EnableIT_32_63+0x20>)
 80101c2:	6a1a      	ldr	r2, [r3, #32]
 80101c4:	4904      	ldr	r1, [pc, #16]	; (80101d8 <LL_EXTI_EnableIT_32_63+0x20>)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	4313      	orrs	r3, r2
 80101ca:	620b      	str	r3, [r1, #32]
}
 80101cc:	bf00      	nop
 80101ce:	370c      	adds	r7, #12
 80101d0:	46bd      	mov	sp, r7
 80101d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d6:	4770      	bx	lr
 80101d8:	40010400 	.word	0x40010400

080101dc <LL_EXTI_DisableIT_0_31>:
{
 80101dc:	b480      	push	{r7}
 80101de:	b083      	sub	sp, #12
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80101e4:	4b06      	ldr	r3, [pc, #24]	; (8010200 <LL_EXTI_DisableIT_0_31+0x24>)
 80101e6:	681a      	ldr	r2, [r3, #0]
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	43db      	mvns	r3, r3
 80101ec:	4904      	ldr	r1, [pc, #16]	; (8010200 <LL_EXTI_DisableIT_0_31+0x24>)
 80101ee:	4013      	ands	r3, r2
 80101f0:	600b      	str	r3, [r1, #0]
}
 80101f2:	bf00      	nop
 80101f4:	370c      	adds	r7, #12
 80101f6:	46bd      	mov	sp, r7
 80101f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101fc:	4770      	bx	lr
 80101fe:	bf00      	nop
 8010200:	40010400 	.word	0x40010400

08010204 <LL_EXTI_DisableIT_32_63>:
{
 8010204:	b480      	push	{r7}
 8010206:	b083      	sub	sp, #12
 8010208:	af00      	add	r7, sp, #0
 801020a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 801020c:	4b06      	ldr	r3, [pc, #24]	; (8010228 <LL_EXTI_DisableIT_32_63+0x24>)
 801020e:	6a1a      	ldr	r2, [r3, #32]
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	43db      	mvns	r3, r3
 8010214:	4904      	ldr	r1, [pc, #16]	; (8010228 <LL_EXTI_DisableIT_32_63+0x24>)
 8010216:	4013      	ands	r3, r2
 8010218:	620b      	str	r3, [r1, #32]
}
 801021a:	bf00      	nop
 801021c:	370c      	adds	r7, #12
 801021e:	46bd      	mov	sp, r7
 8010220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010224:	4770      	bx	lr
 8010226:	bf00      	nop
 8010228:	40010400 	.word	0x40010400

0801022c <LL_EXTI_EnableEvent_0_31>:
{
 801022c:	b480      	push	{r7}
 801022e:	b083      	sub	sp, #12
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8010234:	4b05      	ldr	r3, [pc, #20]	; (801024c <LL_EXTI_EnableEvent_0_31+0x20>)
 8010236:	685a      	ldr	r2, [r3, #4]
 8010238:	4904      	ldr	r1, [pc, #16]	; (801024c <LL_EXTI_EnableEvent_0_31+0x20>)
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	4313      	orrs	r3, r2
 801023e:	604b      	str	r3, [r1, #4]
}
 8010240:	bf00      	nop
 8010242:	370c      	adds	r7, #12
 8010244:	46bd      	mov	sp, r7
 8010246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801024a:	4770      	bx	lr
 801024c:	40010400 	.word	0x40010400

08010250 <LL_EXTI_EnableEvent_32_63>:
{
 8010250:	b480      	push	{r7}
 8010252:	b083      	sub	sp, #12
 8010254:	af00      	add	r7, sp, #0
 8010256:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8010258:	4b05      	ldr	r3, [pc, #20]	; (8010270 <LL_EXTI_EnableEvent_32_63+0x20>)
 801025a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801025c:	4904      	ldr	r1, [pc, #16]	; (8010270 <LL_EXTI_EnableEvent_32_63+0x20>)
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	4313      	orrs	r3, r2
 8010262:	624b      	str	r3, [r1, #36]	; 0x24
}
 8010264:	bf00      	nop
 8010266:	370c      	adds	r7, #12
 8010268:	46bd      	mov	sp, r7
 801026a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801026e:	4770      	bx	lr
 8010270:	40010400 	.word	0x40010400

08010274 <LL_EXTI_DisableEvent_0_31>:
{
 8010274:	b480      	push	{r7}
 8010276:	b083      	sub	sp, #12
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 801027c:	4b06      	ldr	r3, [pc, #24]	; (8010298 <LL_EXTI_DisableEvent_0_31+0x24>)
 801027e:	685a      	ldr	r2, [r3, #4]
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	43db      	mvns	r3, r3
 8010284:	4904      	ldr	r1, [pc, #16]	; (8010298 <LL_EXTI_DisableEvent_0_31+0x24>)
 8010286:	4013      	ands	r3, r2
 8010288:	604b      	str	r3, [r1, #4]
}
 801028a:	bf00      	nop
 801028c:	370c      	adds	r7, #12
 801028e:	46bd      	mov	sp, r7
 8010290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010294:	4770      	bx	lr
 8010296:	bf00      	nop
 8010298:	40010400 	.word	0x40010400

0801029c <LL_EXTI_DisableEvent_32_63>:
{
 801029c:	b480      	push	{r7}
 801029e:	b083      	sub	sp, #12
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80102a4:	4b06      	ldr	r3, [pc, #24]	; (80102c0 <LL_EXTI_DisableEvent_32_63+0x24>)
 80102a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	43db      	mvns	r3, r3
 80102ac:	4904      	ldr	r1, [pc, #16]	; (80102c0 <LL_EXTI_DisableEvent_32_63+0x24>)
 80102ae:	4013      	ands	r3, r2
 80102b0:	624b      	str	r3, [r1, #36]	; 0x24
}
 80102b2:	bf00      	nop
 80102b4:	370c      	adds	r7, #12
 80102b6:	46bd      	mov	sp, r7
 80102b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102bc:	4770      	bx	lr
 80102be:	bf00      	nop
 80102c0:	40010400 	.word	0x40010400

080102c4 <LL_EXTI_EnableRisingTrig_0_31>:
{
 80102c4:	b480      	push	{r7}
 80102c6:	b083      	sub	sp, #12
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80102cc:	4b05      	ldr	r3, [pc, #20]	; (80102e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80102ce:	689a      	ldr	r2, [r3, #8]
 80102d0:	4904      	ldr	r1, [pc, #16]	; (80102e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	4313      	orrs	r3, r2
 80102d6:	608b      	str	r3, [r1, #8]
}
 80102d8:	bf00      	nop
 80102da:	370c      	adds	r7, #12
 80102dc:	46bd      	mov	sp, r7
 80102de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e2:	4770      	bx	lr
 80102e4:	40010400 	.word	0x40010400

080102e8 <LL_EXTI_EnableRisingTrig_32_63>:
{
 80102e8:	b480      	push	{r7}
 80102ea:	b083      	sub	sp, #12
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80102f0:	4b05      	ldr	r3, [pc, #20]	; (8010308 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80102f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80102f4:	4904      	ldr	r1, [pc, #16]	; (8010308 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	4313      	orrs	r3, r2
 80102fa:	628b      	str	r3, [r1, #40]	; 0x28
}
 80102fc:	bf00      	nop
 80102fe:	370c      	adds	r7, #12
 8010300:	46bd      	mov	sp, r7
 8010302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010306:	4770      	bx	lr
 8010308:	40010400 	.word	0x40010400

0801030c <LL_EXTI_DisableRisingTrig_0_31>:
{
 801030c:	b480      	push	{r7}
 801030e:	b083      	sub	sp, #12
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8010314:	4b06      	ldr	r3, [pc, #24]	; (8010330 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8010316:	689a      	ldr	r2, [r3, #8]
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	43db      	mvns	r3, r3
 801031c:	4904      	ldr	r1, [pc, #16]	; (8010330 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 801031e:	4013      	ands	r3, r2
 8010320:	608b      	str	r3, [r1, #8]
}
 8010322:	bf00      	nop
 8010324:	370c      	adds	r7, #12
 8010326:	46bd      	mov	sp, r7
 8010328:	f85d 7b04 	ldr.w	r7, [sp], #4
 801032c:	4770      	bx	lr
 801032e:	bf00      	nop
 8010330:	40010400 	.word	0x40010400

08010334 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8010334:	b480      	push	{r7}
 8010336:	b083      	sub	sp, #12
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 801033c:	4b06      	ldr	r3, [pc, #24]	; (8010358 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 801033e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	43db      	mvns	r3, r3
 8010344:	4904      	ldr	r1, [pc, #16]	; (8010358 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8010346:	4013      	ands	r3, r2
 8010348:	628b      	str	r3, [r1, #40]	; 0x28
}
 801034a:	bf00      	nop
 801034c:	370c      	adds	r7, #12
 801034e:	46bd      	mov	sp, r7
 8010350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010354:	4770      	bx	lr
 8010356:	bf00      	nop
 8010358:	40010400 	.word	0x40010400

0801035c <LL_EXTI_EnableFallingTrig_0_31>:
{
 801035c:	b480      	push	{r7}
 801035e:	b083      	sub	sp, #12
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8010364:	4b05      	ldr	r3, [pc, #20]	; (801037c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8010366:	68da      	ldr	r2, [r3, #12]
 8010368:	4904      	ldr	r1, [pc, #16]	; (801037c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	4313      	orrs	r3, r2
 801036e:	60cb      	str	r3, [r1, #12]
}
 8010370:	bf00      	nop
 8010372:	370c      	adds	r7, #12
 8010374:	46bd      	mov	sp, r7
 8010376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801037a:	4770      	bx	lr
 801037c:	40010400 	.word	0x40010400

08010380 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8010380:	b480      	push	{r7}
 8010382:	b083      	sub	sp, #12
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8010388:	4b05      	ldr	r3, [pc, #20]	; (80103a0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 801038a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801038c:	4904      	ldr	r1, [pc, #16]	; (80103a0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	4313      	orrs	r3, r2
 8010392:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8010394:	bf00      	nop
 8010396:	370c      	adds	r7, #12
 8010398:	46bd      	mov	sp, r7
 801039a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039e:	4770      	bx	lr
 80103a0:	40010400 	.word	0x40010400

080103a4 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80103a4:	b480      	push	{r7}
 80103a6:	b083      	sub	sp, #12
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80103ac:	4b06      	ldr	r3, [pc, #24]	; (80103c8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80103ae:	68da      	ldr	r2, [r3, #12]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	43db      	mvns	r3, r3
 80103b4:	4904      	ldr	r1, [pc, #16]	; (80103c8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80103b6:	4013      	ands	r3, r2
 80103b8:	60cb      	str	r3, [r1, #12]
}
 80103ba:	bf00      	nop
 80103bc:	370c      	adds	r7, #12
 80103be:	46bd      	mov	sp, r7
 80103c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c4:	4770      	bx	lr
 80103c6:	bf00      	nop
 80103c8:	40010400 	.word	0x40010400

080103cc <LL_EXTI_DisableFallingTrig_32_63>:
{
 80103cc:	b480      	push	{r7}
 80103ce:	b083      	sub	sp, #12
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80103d4:	4b06      	ldr	r3, [pc, #24]	; (80103f0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80103d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	43db      	mvns	r3, r3
 80103dc:	4904      	ldr	r1, [pc, #16]	; (80103f0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80103de:	4013      	ands	r3, r2
 80103e0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80103e2:	bf00      	nop
 80103e4:	370c      	adds	r7, #12
 80103e6:	46bd      	mov	sp, r7
 80103e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ec:	4770      	bx	lr
 80103ee:	bf00      	nop
 80103f0:	40010400 	.word	0x40010400

080103f4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b084      	sub	sp, #16
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80103fc:	2300      	movs	r3, #0
 80103fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	7a1b      	ldrb	r3, [r3, #8]
 8010404:	2b00      	cmp	r3, #0
 8010406:	f000 80c8 	beq.w	801059a <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	2b00      	cmp	r3, #0
 8010410:	d05d      	beq.n	80104ce <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	7a5b      	ldrb	r3, [r3, #9]
 8010416:	2b01      	cmp	r3, #1
 8010418:	d00e      	beq.n	8010438 <LL_EXTI_Init+0x44>
 801041a:	2b02      	cmp	r3, #2
 801041c:	d017      	beq.n	801044e <LL_EXTI_Init+0x5a>
 801041e:	2b00      	cmp	r3, #0
 8010420:	d120      	bne.n	8010464 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	4618      	mov	r0, r3
 8010428:	f7ff ff24 	bl	8010274 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	4618      	mov	r0, r3
 8010432:	f7ff feaf 	bl	8010194 <LL_EXTI_EnableIT_0_31>
          break;
 8010436:	e018      	b.n	801046a <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	4618      	mov	r0, r3
 801043e:	f7ff fecd 	bl	80101dc <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	4618      	mov	r0, r3
 8010448:	f7ff fef0 	bl	801022c <LL_EXTI_EnableEvent_0_31>
          break;
 801044c:	e00d      	b.n	801046a <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	4618      	mov	r0, r3
 8010454:	f7ff fe9e 	bl	8010194 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	681b      	ldr	r3, [r3, #0]
 801045c:	4618      	mov	r0, r3
 801045e:	f7ff fee5 	bl	801022c <LL_EXTI_EnableEvent_0_31>
          break;
 8010462:	e002      	b.n	801046a <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 8010464:	2301      	movs	r3, #1
 8010466:	60fb      	str	r3, [r7, #12]
          break;
 8010468:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	7a9b      	ldrb	r3, [r3, #10]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d02d      	beq.n	80104ce <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	7a9b      	ldrb	r3, [r3, #10]
 8010476:	2b02      	cmp	r3, #2
 8010478:	d00e      	beq.n	8010498 <LL_EXTI_Init+0xa4>
 801047a:	2b03      	cmp	r3, #3
 801047c:	d017      	beq.n	80104ae <LL_EXTI_Init+0xba>
 801047e:	2b01      	cmp	r3, #1
 8010480:	d120      	bne.n	80104c4 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	4618      	mov	r0, r3
 8010488:	f7ff ff8c 	bl	80103a4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	4618      	mov	r0, r3
 8010492:	f7ff ff17 	bl	80102c4 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8010496:	e01b      	b.n	80104d0 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	4618      	mov	r0, r3
 801049e:	f7ff ff35 	bl	801030c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	4618      	mov	r0, r3
 80104a8:	f7ff ff58 	bl	801035c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80104ac:	e010      	b.n	80104d0 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	4618      	mov	r0, r3
 80104b4:	f7ff ff06 	bl	80102c4 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	4618      	mov	r0, r3
 80104be:	f7ff ff4d 	bl	801035c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80104c2:	e005      	b.n	80104d0 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	f043 0302 	orr.w	r3, r3, #2
 80104ca:	60fb      	str	r3, [r7, #12]
            break;
 80104cc:	e000      	b.n	80104d0 <LL_EXTI_Init+0xdc>
        }
      }
 80104ce:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	685b      	ldr	r3, [r3, #4]
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d075      	beq.n	80105c4 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	7a5b      	ldrb	r3, [r3, #9]
 80104dc:	2b01      	cmp	r3, #1
 80104de:	d00e      	beq.n	80104fe <LL_EXTI_Init+0x10a>
 80104e0:	2b02      	cmp	r3, #2
 80104e2:	d017      	beq.n	8010514 <LL_EXTI_Init+0x120>
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d120      	bne.n	801052a <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	685b      	ldr	r3, [r3, #4]
 80104ec:	4618      	mov	r0, r3
 80104ee:	f7ff fed5 	bl	801029c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	685b      	ldr	r3, [r3, #4]
 80104f6:	4618      	mov	r0, r3
 80104f8:	f7ff fe5e 	bl	80101b8 <LL_EXTI_EnableIT_32_63>
          break;
 80104fc:	e01a      	b.n	8010534 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	685b      	ldr	r3, [r3, #4]
 8010502:	4618      	mov	r0, r3
 8010504:	f7ff fe7e 	bl	8010204 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	685b      	ldr	r3, [r3, #4]
 801050c:	4618      	mov	r0, r3
 801050e:	f7ff fe9f 	bl	8010250 <LL_EXTI_EnableEvent_32_63>
          break;
 8010512:	e00f      	b.n	8010534 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	685b      	ldr	r3, [r3, #4]
 8010518:	4618      	mov	r0, r3
 801051a:	f7ff fe4d 	bl	80101b8 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	4618      	mov	r0, r3
 8010524:	f7ff fe94 	bl	8010250 <LL_EXTI_EnableEvent_32_63>
          break;
 8010528:	e004      	b.n	8010534 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	f043 0304 	orr.w	r3, r3, #4
 8010530:	60fb      	str	r3, [r7, #12]
          break;
 8010532:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	7a9b      	ldrb	r3, [r3, #10]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d043      	beq.n	80105c4 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	7a9b      	ldrb	r3, [r3, #10]
 8010540:	2b02      	cmp	r3, #2
 8010542:	d00e      	beq.n	8010562 <LL_EXTI_Init+0x16e>
 8010544:	2b03      	cmp	r3, #3
 8010546:	d017      	beq.n	8010578 <LL_EXTI_Init+0x184>
 8010548:	2b01      	cmp	r3, #1
 801054a:	d120      	bne.n	801058e <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	685b      	ldr	r3, [r3, #4]
 8010550:	4618      	mov	r0, r3
 8010552:	f7ff ff3b 	bl	80103cc <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	685b      	ldr	r3, [r3, #4]
 801055a:	4618      	mov	r0, r3
 801055c:	f7ff fec4 	bl	80102e8 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8010560:	e031      	b.n	80105c6 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	4618      	mov	r0, r3
 8010568:	f7ff fee4 	bl	8010334 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	685b      	ldr	r3, [r3, #4]
 8010570:	4618      	mov	r0, r3
 8010572:	f7ff ff05 	bl	8010380 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8010576:	e026      	b.n	80105c6 <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	4618      	mov	r0, r3
 801057e:	f7ff feb3 	bl	80102e8 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	685b      	ldr	r3, [r3, #4]
 8010586:	4618      	mov	r0, r3
 8010588:	f7ff fefa 	bl	8010380 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 801058c:	e01b      	b.n	80105c6 <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	f043 0305 	orr.w	r3, r3, #5
 8010594:	60fb      	str	r3, [r7, #12]
            break;
 8010596:	bf00      	nop
 8010598:	e015      	b.n	80105c6 <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	4618      	mov	r0, r3
 80105a0:	f7ff fe1c 	bl	80101dc <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	4618      	mov	r0, r3
 80105aa:	f7ff fe63 	bl	8010274 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	685b      	ldr	r3, [r3, #4]
 80105b2:	4618      	mov	r0, r3
 80105b4:	f7ff fe26 	bl	8010204 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	685b      	ldr	r3, [r3, #4]
 80105bc:	4618      	mov	r0, r3
 80105be:	f7ff fe6d 	bl	801029c <LL_EXTI_DisableEvent_32_63>
 80105c2:	e000      	b.n	80105c6 <LL_EXTI_Init+0x1d2>
      }
 80105c4:	bf00      	nop
  }

  return status;
 80105c6:	68fb      	ldr	r3, [r7, #12]
}
 80105c8:	4618      	mov	r0, r3
 80105ca:	3710      	adds	r7, #16
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}

080105d0 <LL_GPIO_SetPinMode>:
{
 80105d0:	b480      	push	{r7}
 80105d2:	b089      	sub	sp, #36	; 0x24
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	60f8      	str	r0, [r7, #12]
 80105d8:	60b9      	str	r1, [r7, #8]
 80105da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	681a      	ldr	r2, [r3, #0]
 80105e0:	68bb      	ldr	r3, [r7, #8]
 80105e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80105e4:	697b      	ldr	r3, [r7, #20]
 80105e6:	fa93 f3a3 	rbit	r3, r3
 80105ea:	613b      	str	r3, [r7, #16]
  return result;
 80105ec:	693b      	ldr	r3, [r7, #16]
 80105ee:	fab3 f383 	clz	r3, r3
 80105f2:	b2db      	uxtb	r3, r3
 80105f4:	005b      	lsls	r3, r3, #1
 80105f6:	2103      	movs	r1, #3
 80105f8:	fa01 f303 	lsl.w	r3, r1, r3
 80105fc:	43db      	mvns	r3, r3
 80105fe:	401a      	ands	r2, r3
 8010600:	68bb      	ldr	r3, [r7, #8]
 8010602:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010604:	69fb      	ldr	r3, [r7, #28]
 8010606:	fa93 f3a3 	rbit	r3, r3
 801060a:	61bb      	str	r3, [r7, #24]
  return result;
 801060c:	69bb      	ldr	r3, [r7, #24]
 801060e:	fab3 f383 	clz	r3, r3
 8010612:	b2db      	uxtb	r3, r3
 8010614:	005b      	lsls	r3, r3, #1
 8010616:	6879      	ldr	r1, [r7, #4]
 8010618:	fa01 f303 	lsl.w	r3, r1, r3
 801061c:	431a      	orrs	r2, r3
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	601a      	str	r2, [r3, #0]
}
 8010622:	bf00      	nop
 8010624:	3724      	adds	r7, #36	; 0x24
 8010626:	46bd      	mov	sp, r7
 8010628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062c:	4770      	bx	lr

0801062e <LL_GPIO_SetPinOutputType>:
{
 801062e:	b480      	push	{r7}
 8010630:	b085      	sub	sp, #20
 8010632:	af00      	add	r7, sp, #0
 8010634:	60f8      	str	r0, [r7, #12]
 8010636:	60b9      	str	r1, [r7, #8]
 8010638:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	685a      	ldr	r2, [r3, #4]
 801063e:	68bb      	ldr	r3, [r7, #8]
 8010640:	43db      	mvns	r3, r3
 8010642:	401a      	ands	r2, r3
 8010644:	68bb      	ldr	r3, [r7, #8]
 8010646:	6879      	ldr	r1, [r7, #4]
 8010648:	fb01 f303 	mul.w	r3, r1, r3
 801064c:	431a      	orrs	r2, r3
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	605a      	str	r2, [r3, #4]
}
 8010652:	bf00      	nop
 8010654:	3714      	adds	r7, #20
 8010656:	46bd      	mov	sp, r7
 8010658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065c:	4770      	bx	lr

0801065e <LL_GPIO_SetPinSpeed>:
{
 801065e:	b480      	push	{r7}
 8010660:	b089      	sub	sp, #36	; 0x24
 8010662:	af00      	add	r7, sp, #0
 8010664:	60f8      	str	r0, [r7, #12]
 8010666:	60b9      	str	r1, [r7, #8]
 8010668:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	689a      	ldr	r2, [r3, #8]
 801066e:	68bb      	ldr	r3, [r7, #8]
 8010670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010672:	697b      	ldr	r3, [r7, #20]
 8010674:	fa93 f3a3 	rbit	r3, r3
 8010678:	613b      	str	r3, [r7, #16]
  return result;
 801067a:	693b      	ldr	r3, [r7, #16]
 801067c:	fab3 f383 	clz	r3, r3
 8010680:	b2db      	uxtb	r3, r3
 8010682:	005b      	lsls	r3, r3, #1
 8010684:	2103      	movs	r1, #3
 8010686:	fa01 f303 	lsl.w	r3, r1, r3
 801068a:	43db      	mvns	r3, r3
 801068c:	401a      	ands	r2, r3
 801068e:	68bb      	ldr	r3, [r7, #8]
 8010690:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010692:	69fb      	ldr	r3, [r7, #28]
 8010694:	fa93 f3a3 	rbit	r3, r3
 8010698:	61bb      	str	r3, [r7, #24]
  return result;
 801069a:	69bb      	ldr	r3, [r7, #24]
 801069c:	fab3 f383 	clz	r3, r3
 80106a0:	b2db      	uxtb	r3, r3
 80106a2:	005b      	lsls	r3, r3, #1
 80106a4:	6879      	ldr	r1, [r7, #4]
 80106a6:	fa01 f303 	lsl.w	r3, r1, r3
 80106aa:	431a      	orrs	r2, r3
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	609a      	str	r2, [r3, #8]
}
 80106b0:	bf00      	nop
 80106b2:	3724      	adds	r7, #36	; 0x24
 80106b4:	46bd      	mov	sp, r7
 80106b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ba:	4770      	bx	lr

080106bc <LL_GPIO_SetPinPull>:
{
 80106bc:	b480      	push	{r7}
 80106be:	b089      	sub	sp, #36	; 0x24
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	60f8      	str	r0, [r7, #12]
 80106c4:	60b9      	str	r1, [r7, #8]
 80106c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	68da      	ldr	r2, [r3, #12]
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	fa93 f3a3 	rbit	r3, r3
 80106d6:	613b      	str	r3, [r7, #16]
  return result;
 80106d8:	693b      	ldr	r3, [r7, #16]
 80106da:	fab3 f383 	clz	r3, r3
 80106de:	b2db      	uxtb	r3, r3
 80106e0:	005b      	lsls	r3, r3, #1
 80106e2:	2103      	movs	r1, #3
 80106e4:	fa01 f303 	lsl.w	r3, r1, r3
 80106e8:	43db      	mvns	r3, r3
 80106ea:	401a      	ands	r2, r3
 80106ec:	68bb      	ldr	r3, [r7, #8]
 80106ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80106f0:	69fb      	ldr	r3, [r7, #28]
 80106f2:	fa93 f3a3 	rbit	r3, r3
 80106f6:	61bb      	str	r3, [r7, #24]
  return result;
 80106f8:	69bb      	ldr	r3, [r7, #24]
 80106fa:	fab3 f383 	clz	r3, r3
 80106fe:	b2db      	uxtb	r3, r3
 8010700:	005b      	lsls	r3, r3, #1
 8010702:	6879      	ldr	r1, [r7, #4]
 8010704:	fa01 f303 	lsl.w	r3, r1, r3
 8010708:	431a      	orrs	r2, r3
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	60da      	str	r2, [r3, #12]
}
 801070e:	bf00      	nop
 8010710:	3724      	adds	r7, #36	; 0x24
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr

0801071a <LL_GPIO_SetAFPin_0_7>:
{
 801071a:	b480      	push	{r7}
 801071c:	b089      	sub	sp, #36	; 0x24
 801071e:	af00      	add	r7, sp, #0
 8010720:	60f8      	str	r0, [r7, #12]
 8010722:	60b9      	str	r1, [r7, #8]
 8010724:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	6a1a      	ldr	r2, [r3, #32]
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	fa93 f3a3 	rbit	r3, r3
 8010734:	613b      	str	r3, [r7, #16]
  return result;
 8010736:	693b      	ldr	r3, [r7, #16]
 8010738:	fab3 f383 	clz	r3, r3
 801073c:	b2db      	uxtb	r3, r3
 801073e:	009b      	lsls	r3, r3, #2
 8010740:	210f      	movs	r1, #15
 8010742:	fa01 f303 	lsl.w	r3, r1, r3
 8010746:	43db      	mvns	r3, r3
 8010748:	401a      	ands	r2, r3
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801074e:	69fb      	ldr	r3, [r7, #28]
 8010750:	fa93 f3a3 	rbit	r3, r3
 8010754:	61bb      	str	r3, [r7, #24]
  return result;
 8010756:	69bb      	ldr	r3, [r7, #24]
 8010758:	fab3 f383 	clz	r3, r3
 801075c:	b2db      	uxtb	r3, r3
 801075e:	009b      	lsls	r3, r3, #2
 8010760:	6879      	ldr	r1, [r7, #4]
 8010762:	fa01 f303 	lsl.w	r3, r1, r3
 8010766:	431a      	orrs	r2, r3
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	621a      	str	r2, [r3, #32]
}
 801076c:	bf00      	nop
 801076e:	3724      	adds	r7, #36	; 0x24
 8010770:	46bd      	mov	sp, r7
 8010772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010776:	4770      	bx	lr

08010778 <LL_GPIO_SetAFPin_8_15>:
{
 8010778:	b480      	push	{r7}
 801077a:	b089      	sub	sp, #36	; 0x24
 801077c:	af00      	add	r7, sp, #0
 801077e:	60f8      	str	r0, [r7, #12]
 8010780:	60b9      	str	r1, [r7, #8]
 8010782:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010788:	68bb      	ldr	r3, [r7, #8]
 801078a:	0a1b      	lsrs	r3, r3, #8
 801078c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	fa93 f3a3 	rbit	r3, r3
 8010794:	613b      	str	r3, [r7, #16]
  return result;
 8010796:	693b      	ldr	r3, [r7, #16]
 8010798:	fab3 f383 	clz	r3, r3
 801079c:	b2db      	uxtb	r3, r3
 801079e:	009b      	lsls	r3, r3, #2
 80107a0:	210f      	movs	r1, #15
 80107a2:	fa01 f303 	lsl.w	r3, r1, r3
 80107a6:	43db      	mvns	r3, r3
 80107a8:	401a      	ands	r2, r3
 80107aa:	68bb      	ldr	r3, [r7, #8]
 80107ac:	0a1b      	lsrs	r3, r3, #8
 80107ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80107b0:	69fb      	ldr	r3, [r7, #28]
 80107b2:	fa93 f3a3 	rbit	r3, r3
 80107b6:	61bb      	str	r3, [r7, #24]
  return result;
 80107b8:	69bb      	ldr	r3, [r7, #24]
 80107ba:	fab3 f383 	clz	r3, r3
 80107be:	b2db      	uxtb	r3, r3
 80107c0:	009b      	lsls	r3, r3, #2
 80107c2:	6879      	ldr	r1, [r7, #4]
 80107c4:	fa01 f303 	lsl.w	r3, r1, r3
 80107c8:	431a      	orrs	r2, r3
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80107ce:	bf00      	nop
 80107d0:	3724      	adds	r7, #36	; 0x24
 80107d2:	46bd      	mov	sp, r7
 80107d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d8:	4770      	bx	lr

080107da <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80107da:	b580      	push	{r7, lr}
 80107dc:	b086      	sub	sp, #24
 80107de:	af00      	add	r7, sp, #0
 80107e0:	6078      	str	r0, [r7, #4]
 80107e2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	fa93 f3a3 	rbit	r3, r3
 80107f0:	60bb      	str	r3, [r7, #8]
  return result;
 80107f2:	68bb      	ldr	r3, [r7, #8]
 80107f4:	fab3 f383 	clz	r3, r3
 80107f8:	b2db      	uxtb	r3, r3
 80107fa:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80107fc:	e040      	b.n	8010880 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80107fe:	683b      	ldr	r3, [r7, #0]
 8010800:	681a      	ldr	r2, [r3, #0]
 8010802:	2101      	movs	r1, #1
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	fa01 f303 	lsl.w	r3, r1, r3
 801080a:	4013      	ands	r3, r2
 801080c:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 801080e:	693b      	ldr	r3, [r7, #16]
 8010810:	2b00      	cmp	r3, #0
 8010812:	d032      	beq.n	801087a <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8010814:	683b      	ldr	r3, [r7, #0]
 8010816:	685b      	ldr	r3, [r3, #4]
 8010818:	461a      	mov	r2, r3
 801081a:	6939      	ldr	r1, [r7, #16]
 801081c:	6878      	ldr	r0, [r7, #4]
 801081e:	f7ff fed7 	bl	80105d0 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	685b      	ldr	r3, [r3, #4]
 8010826:	2b01      	cmp	r3, #1
 8010828:	d003      	beq.n	8010832 <LL_GPIO_Init+0x58>
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	685b      	ldr	r3, [r3, #4]
 801082e:	2b02      	cmp	r3, #2
 8010830:	d106      	bne.n	8010840 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	689b      	ldr	r3, [r3, #8]
 8010836:	461a      	mov	r2, r3
 8010838:	6939      	ldr	r1, [r7, #16]
 801083a:	6878      	ldr	r0, [r7, #4]
 801083c:	f7ff ff0f 	bl	801065e <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8010840:	683b      	ldr	r3, [r7, #0]
 8010842:	691b      	ldr	r3, [r3, #16]
 8010844:	461a      	mov	r2, r3
 8010846:	6939      	ldr	r1, [r7, #16]
 8010848:	6878      	ldr	r0, [r7, #4]
 801084a:	f7ff ff37 	bl	80106bc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 801084e:	683b      	ldr	r3, [r7, #0]
 8010850:	685b      	ldr	r3, [r3, #4]
 8010852:	2b02      	cmp	r3, #2
 8010854:	d111      	bne.n	801087a <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8010856:	693b      	ldr	r3, [r7, #16]
 8010858:	2bff      	cmp	r3, #255	; 0xff
 801085a:	d807      	bhi.n	801086c <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	695b      	ldr	r3, [r3, #20]
 8010860:	461a      	mov	r2, r3
 8010862:	6939      	ldr	r1, [r7, #16]
 8010864:	6878      	ldr	r0, [r7, #4]
 8010866:	f7ff ff58 	bl	801071a <LL_GPIO_SetAFPin_0_7>
 801086a:	e006      	b.n	801087a <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	695b      	ldr	r3, [r3, #20]
 8010870:	461a      	mov	r2, r3
 8010872:	6939      	ldr	r1, [r7, #16]
 8010874:	6878      	ldr	r0, [r7, #4]
 8010876:	f7ff ff7f 	bl	8010778 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 801087a:	697b      	ldr	r3, [r7, #20]
 801087c:	3301      	adds	r3, #1
 801087e:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	681a      	ldr	r2, [r3, #0]
 8010884:	697b      	ldr	r3, [r7, #20]
 8010886:	fa22 f303 	lsr.w	r3, r2, r3
 801088a:	2b00      	cmp	r3, #0
 801088c:	d1b7      	bne.n	80107fe <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	685b      	ldr	r3, [r3, #4]
 8010892:	2b01      	cmp	r3, #1
 8010894:	d003      	beq.n	801089e <LL_GPIO_Init+0xc4>
 8010896:	683b      	ldr	r3, [r7, #0]
 8010898:	685b      	ldr	r3, [r3, #4]
 801089a:	2b02      	cmp	r3, #2
 801089c:	d107      	bne.n	80108ae <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 801089e:	683b      	ldr	r3, [r7, #0]
 80108a0:	6819      	ldr	r1, [r3, #0]
 80108a2:	683b      	ldr	r3, [r7, #0]
 80108a4:	68db      	ldr	r3, [r3, #12]
 80108a6:	461a      	mov	r2, r3
 80108a8:	6878      	ldr	r0, [r7, #4]
 80108aa:	f7ff fec0 	bl	801062e <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 80108ae:	2300      	movs	r3, #0
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3718      	adds	r7, #24
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}

080108b8 <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 80108b8:	b590      	push	{r4, r7, lr}
 80108ba:	b085      	sub	sp, #20
 80108bc:	af00      	add	r7, sp, #0
 80108be:	4604      	mov	r4, r0
 80108c0:	4608      	mov	r0, r1
 80108c2:	4611      	mov	r1, r2
 80108c4:	461a      	mov	r2, r3
 80108c6:	4623      	mov	r3, r4
 80108c8:	80fb      	strh	r3, [r7, #6]
 80108ca:	4603      	mov	r3, r0
 80108cc:	80bb      	strh	r3, [r7, #4]
 80108ce:	460b      	mov	r3, r1
 80108d0:	70fb      	strb	r3, [r7, #3]
 80108d2:	4613      	mov	r3, r2
 80108d4:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 80108d6:	2300      	movs	r3, #0
 80108d8:	60fb      	str	r3, [r7, #12]
 80108da:	e026      	b.n	801092a <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 80108dc:	2300      	movs	r3, #0
 80108de:	60bb      	str	r3, [r7, #8]
 80108e0:	e01c      	b.n	801091c <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	b29a      	uxth	r2, r3
 80108e6:	88fb      	ldrh	r3, [r7, #6]
 80108e8:	4413      	add	r3, r2
 80108ea:	b298      	uxth	r0, r3
 80108ec:	68bb      	ldr	r3, [r7, #8]
 80108ee:	009b      	lsls	r3, r3, #2
 80108f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80108f2:	4413      	add	r3, r2
 80108f4:	681a      	ldr	r2, [r3, #0]
 80108f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80108fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80108fe:	b29a      	uxth	r2, r3
 8010900:	88bb      	ldrh	r3, [r7, #4]
 8010902:	4413      	add	r3, r2
 8010904:	b29a      	uxth	r2, r3
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	b29b      	uxth	r3, r3
 801090a:	4413      	add	r3, r2
 801090c:	b29b      	uxth	r3, r3
 801090e:	883a      	ldrh	r2, [r7, #0]
 8010910:	4619      	mov	r1, r3
 8010912:	f000 fc1f 	bl	8011154 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 8010916:	68bb      	ldr	r3, [r7, #8]
 8010918:	3301      	adds	r3, #1
 801091a:	60bb      	str	r3, [r7, #8]
 801091c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801091e:	68ba      	ldr	r2, [r7, #8]
 8010920:	429a      	cmp	r2, r3
 8010922:	dbde      	blt.n	80108e2 <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	3301      	adds	r3, #1
 8010928:	60fb      	str	r3, [r7, #12]
 801092a:	78fb      	ldrb	r3, [r7, #3]
 801092c:	68fa      	ldr	r2, [r7, #12]
 801092e:	429a      	cmp	r2, r3
 8010930:	dbd4      	blt.n	80108dc <ILI9341_Draw_Wave+0x24>

		}
	}

}
 8010932:	bf00      	nop
 8010934:	3714      	adds	r7, #20
 8010936:	46bd      	mov	sp, r7
 8010938:	bd90      	pop	{r4, r7, pc}

0801093a <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 801093a:	b590      	push	{r4, r7, lr}
 801093c:	b087      	sub	sp, #28
 801093e:	af02      	add	r7, sp, #8
 8010940:	4604      	mov	r4, r0
 8010942:	4608      	mov	r0, r1
 8010944:	4611      	mov	r1, r2
 8010946:	461a      	mov	r2, r3
 8010948:	4623      	mov	r3, r4
 801094a:	80fb      	strh	r3, [r7, #6]
 801094c:	4603      	mov	r3, r0
 801094e:	80bb      	strh	r3, [r7, #4]
 8010950:	460b      	mov	r3, r1
 8010952:	807b      	strh	r3, [r7, #2]
 8010954:	4613      	mov	r3, r2
 8010956:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 8010958:	2300      	movs	r3, #0
 801095a:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 801095c:	7bfa      	ldrb	r2, [r7, #15]
 801095e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8010962:	429a      	cmp	r2, r3
 8010964:	d939      	bls.n	80109da <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 8010966:	88ba      	ldrh	r2, [r7, #4]
 8010968:	7bfb      	ldrb	r3, [r7, #15]
 801096a:	441a      	add	r2, r3
 801096c:	88b9      	ldrh	r1, [r7, #4]
 801096e:	883b      	ldrh	r3, [r7, #0]
 8010970:	4419      	add	r1, r3
 8010972:	7bfb      	ldrb	r3, [r7, #15]
 8010974:	1acb      	subs	r3, r1, r3
 8010976:	429a      	cmp	r2, r3
 8010978:	f000 8089 	beq.w	8010a8e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 801097c:	88fa      	ldrh	r2, [r7, #6]
 801097e:	7bfb      	ldrb	r3, [r7, #15]
 8010980:	441a      	add	r2, r3
 8010982:	88f9      	ldrh	r1, [r7, #6]
 8010984:	887b      	ldrh	r3, [r7, #2]
 8010986:	4419      	add	r1, r3
 8010988:	7bfb      	ldrb	r3, [r7, #15]
 801098a:	1acb      	subs	r3, r1, r3
 801098c:	429a      	cmp	r2, r3
 801098e:	d07e      	beq.n	8010a8e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 8010990:	7bfb      	ldrb	r3, [r7, #15]
 8010992:	b29a      	uxth	r2, r3
 8010994:	88fb      	ldrh	r3, [r7, #6]
 8010996:	4413      	add	r3, r2
 8010998:	b298      	uxth	r0, r3
 801099a:	7bfb      	ldrb	r3, [r7, #15]
 801099c:	b29a      	uxth	r2, r3
 801099e:	88bb      	ldrh	r3, [r7, #4]
 80109a0:	4413      	add	r3, r2
 80109a2:	b299      	uxth	r1, r3
 80109a4:	7bfb      	ldrb	r3, [r7, #15]
 80109a6:	b29b      	uxth	r3, r3
 80109a8:	005b      	lsls	r3, r3, #1
 80109aa:	b29b      	uxth	r3, r3
 80109ac:	887a      	ldrh	r2, [r7, #2]
 80109ae:	1ad3      	subs	r3, r2, r3
 80109b0:	b29b      	uxth	r3, r3
 80109b2:	3301      	adds	r3, #1
 80109b4:	b29c      	uxth	r4, r3
 80109b6:	7bfb      	ldrb	r3, [r7, #15]
 80109b8:	b29b      	uxth	r3, r3
 80109ba:	005b      	lsls	r3, r3, #1
 80109bc:	b29b      	uxth	r3, r3
 80109be:	883a      	ldrh	r2, [r7, #0]
 80109c0:	1ad3      	subs	r3, r2, r3
 80109c2:	b29b      	uxth	r3, r3
 80109c4:	3301      	adds	r3, #1
 80109c6:	b29a      	uxth	r2, r3
 80109c8:	2304      	movs	r3, #4
 80109ca:	9301      	str	r3, [sp, #4]
 80109cc:	8c3b      	ldrh	r3, [r7, #32]
 80109ce:	9300      	str	r3, [sp, #0]
 80109d0:	4613      	mov	r3, r2
 80109d2:	4622      	mov	r2, r4
 80109d4:	f000 fd18 	bl	8011408 <ILI9341_Draw_Rectangle>
				goto finish;
 80109d8:	e05a      	b.n	8010a90 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 80109da:	7bfb      	ldrb	r3, [r7, #15]
 80109dc:	b29a      	uxth	r2, r3
 80109de:	88fb      	ldrh	r3, [r7, #6]
 80109e0:	4413      	add	r3, r2
 80109e2:	b298      	uxth	r0, r3
 80109e4:	7bfb      	ldrb	r3, [r7, #15]
 80109e6:	b29a      	uxth	r2, r3
 80109e8:	88bb      	ldrh	r3, [r7, #4]
 80109ea:	4413      	add	r3, r2
 80109ec:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 80109ee:	7bfb      	ldrb	r3, [r7, #15]
 80109f0:	b29b      	uxth	r3, r3
 80109f2:	887a      	ldrh	r2, [r7, #2]
 80109f4:	1ad3      	subs	r3, r2, r3
 80109f6:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 80109f8:	3301      	adds	r3, #1
 80109fa:	b29a      	uxth	r2, r3
 80109fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80109fe:	f000 fa6b 	bl	8010ed8 <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 8010a02:	7bfb      	ldrb	r3, [r7, #15]
 8010a04:	b29a      	uxth	r2, r3
 8010a06:	88fb      	ldrh	r3, [r7, #6]
 8010a08:	4413      	add	r3, r2
 8010a0a:	b298      	uxth	r0, r3
										(y + h) - b,
 8010a0c:	88ba      	ldrh	r2, [r7, #4]
 8010a0e:	883b      	ldrh	r3, [r7, #0]
 8010a10:	4413      	add	r3, r2
 8010a12:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8010a14:	7bfb      	ldrb	r3, [r7, #15]
 8010a16:	b29b      	uxth	r3, r3
 8010a18:	1ad3      	subs	r3, r2, r3
 8010a1a:	b299      	uxth	r1, r3
										(w - b)+1,
 8010a1c:	7bfb      	ldrb	r3, [r7, #15]
 8010a1e:	b29b      	uxth	r3, r3
 8010a20:	887a      	ldrh	r2, [r7, #2]
 8010a22:	1ad3      	subs	r3, r2, r3
 8010a24:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 8010a26:	3301      	adds	r3, #1
 8010a28:	b29a      	uxth	r2, r3
 8010a2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010a2c:	f000 fa54 	bl	8010ed8 <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 8010a30:	7bfb      	ldrb	r3, [r7, #15]
 8010a32:	b29a      	uxth	r2, r3
 8010a34:	88fb      	ldrh	r3, [r7, #6]
 8010a36:	4413      	add	r3, r2
 8010a38:	b298      	uxth	r0, r3
 8010a3a:	7bfb      	ldrb	r3, [r7, #15]
 8010a3c:	b29a      	uxth	r2, r3
 8010a3e:	88bb      	ldrh	r3, [r7, #4]
 8010a40:	4413      	add	r3, r2
 8010a42:	b299      	uxth	r1, r3
 8010a44:	7bfb      	ldrb	r3, [r7, #15]
 8010a46:	b29b      	uxth	r3, r3
 8010a48:	005b      	lsls	r3, r3, #1
 8010a4a:	b29b      	uxth	r3, r3
 8010a4c:	883a      	ldrh	r2, [r7, #0]
 8010a4e:	1ad3      	subs	r3, r2, r3
 8010a50:	b29a      	uxth	r2, r3
 8010a52:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010a54:	f000 faa4 	bl	8010fa0 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 8010a58:	88fa      	ldrh	r2, [r7, #6]
 8010a5a:	887b      	ldrh	r3, [r7, #2]
 8010a5c:	4413      	add	r3, r2
 8010a5e:	b29a      	uxth	r2, r3
 8010a60:	7bfb      	ldrb	r3, [r7, #15]
 8010a62:	b29b      	uxth	r3, r3
 8010a64:	1ad3      	subs	r3, r2, r3
 8010a66:	b298      	uxth	r0, r3
 8010a68:	7bfb      	ldrb	r3, [r7, #15]
 8010a6a:	b29a      	uxth	r2, r3
 8010a6c:	88bb      	ldrh	r3, [r7, #4]
 8010a6e:	4413      	add	r3, r2
 8010a70:	b299      	uxth	r1, r3
 8010a72:	7bfb      	ldrb	r3, [r7, #15]
 8010a74:	b29b      	uxth	r3, r3
 8010a76:	005b      	lsls	r3, r3, #1
 8010a78:	b29b      	uxth	r3, r3
 8010a7a:	883a      	ldrh	r2, [r7, #0]
 8010a7c:	1ad3      	subs	r3, r2, r3
 8010a7e:	b29a      	uxth	r2, r3
 8010a80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010a82:	f000 fa8d 	bl	8010fa0 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 8010a86:	7bfb      	ldrb	r3, [r7, #15]
 8010a88:	3301      	adds	r3, #1
 8010a8a:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 8010a8c:	e766      	b.n	801095c <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 8010a8e:	bf00      	nop
	// done
	return;
 8010a90:	bf00      	nop
}
 8010a92:	3714      	adds	r7, #20
 8010a94:	46bd      	mov	sp, r7
 8010a96:	bd90      	pop	{r4, r7, pc}

08010a98 <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8010a98:	b590      	push	{r4, r7, lr}
 8010a9a:	b089      	sub	sp, #36	; 0x24
 8010a9c:	af02      	add	r7, sp, #8
 8010a9e:	4604      	mov	r4, r0
 8010aa0:	4608      	mov	r0, r1
 8010aa2:	4611      	mov	r1, r2
 8010aa4:	461a      	mov	r2, r3
 8010aa6:	4623      	mov	r3, r4
 8010aa8:	71fb      	strb	r3, [r7, #7]
 8010aaa:	4603      	mov	r3, r0
 8010aac:	80bb      	strh	r3, [r7, #4]
 8010aae:	460b      	mov	r3, r1
 8010ab0:	807b      	strh	r3, [r7, #2]
 8010ab2:	4613      	mov	r3, r2
 8010ab4:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 8010ab6:	79fb      	ldrb	r3, [r7, #7]
 8010ab8:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 8010aba:	7dfb      	ldrb	r3, [r7, #23]
 8010abc:	2b1f      	cmp	r3, #31
 8010abe:	d802      	bhi.n	8010ac6 <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 8010ac0:	2300      	movs	r3, #0
 8010ac2:	71fb      	strb	r3, [r7, #7]
 8010ac4:	e002      	b.n	8010acc <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 8010ac6:	7dfb      	ldrb	r3, [r7, #23]
 8010ac8:	3b20      	subs	r3, #32
 8010aca:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8010acc:	2300      	movs	r3, #0
 8010ace:	753b      	strb	r3, [r7, #20]
 8010ad0:	e012      	b.n	8010af8 <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 8010ad2:	7dfa      	ldrb	r2, [r7, #23]
 8010ad4:	7d38      	ldrb	r0, [r7, #20]
 8010ad6:	7d39      	ldrb	r1, [r7, #20]
 8010ad8:	4c48      	ldr	r4, [pc, #288]	; (8010bfc <ILI9341_Draw_Char+0x164>)
 8010ada:	4613      	mov	r3, r2
 8010adc:	005b      	lsls	r3, r3, #1
 8010ade:	4413      	add	r3, r2
 8010ae0:	005b      	lsls	r3, r3, #1
 8010ae2:	4423      	add	r3, r4
 8010ae4:	4403      	add	r3, r0
 8010ae6:	781a      	ldrb	r2, [r3, #0]
 8010ae8:	f107 0318 	add.w	r3, r7, #24
 8010aec:	440b      	add	r3, r1
 8010aee:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8010af2:	7d3b      	ldrb	r3, [r7, #20]
 8010af4:	3301      	adds	r3, #1
 8010af6:	753b      	strb	r3, [r7, #20]
 8010af8:	7d3b      	ldrb	r3, [r7, #20]
 8010afa:	2b05      	cmp	r3, #5
 8010afc:	d9e9      	bls.n	8010ad2 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 8010afe:	2300      	movs	r3, #0
 8010b00:	757b      	strb	r3, [r7, #21]
 8010b02:	e074      	b.n	8010bee <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 8010b04:	2300      	movs	r3, #0
 8010b06:	75bb      	strb	r3, [r7, #22]
 8010b08:	e06b      	b.n	8010be2 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 8010b0a:	7d7b      	ldrb	r3, [r7, #21]
 8010b0c:	f107 0218 	add.w	r2, r7, #24
 8010b10:	4413      	add	r3, r2
 8010b12:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8010b16:	461a      	mov	r2, r3
 8010b18:	7dbb      	ldrb	r3, [r7, #22]
 8010b1a:	fa42 f303 	asr.w	r3, r2, r3
 8010b1e:	f003 0301 	and.w	r3, r3, #1
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d02d      	beq.n	8010b82 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 8010b26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010b28:	2b01      	cmp	r3, #1
 8010b2a:	d10e      	bne.n	8010b4a <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 8010b2c:	7d7b      	ldrb	r3, [r7, #21]
 8010b2e:	b29a      	uxth	r2, r3
 8010b30:	88bb      	ldrh	r3, [r7, #4]
 8010b32:	4413      	add	r3, r2
 8010b34:	b298      	uxth	r0, r3
 8010b36:	7dbb      	ldrb	r3, [r7, #22]
 8010b38:	b29a      	uxth	r2, r3
 8010b3a:	887b      	ldrh	r3, [r7, #2]
 8010b3c:	4413      	add	r3, r2
 8010b3e:	b29b      	uxth	r3, r3
 8010b40:	883a      	ldrh	r2, [r7, #0]
 8010b42:	4619      	mov	r1, r3
 8010b44:	f000 fb06 	bl	8011154 <ILI9341_Draw_Pixel>
 8010b48:	e048      	b.n	8010bdc <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 8010b4a:	7d7b      	ldrb	r3, [r7, #21]
 8010b4c:	b29b      	uxth	r3, r3
 8010b4e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010b50:	fb12 f303 	smulbb	r3, r2, r3
 8010b54:	b29a      	uxth	r2, r3
 8010b56:	88bb      	ldrh	r3, [r7, #4]
 8010b58:	4413      	add	r3, r2
 8010b5a:	b298      	uxth	r0, r3
 8010b5c:	7dbb      	ldrb	r3, [r7, #22]
 8010b5e:	b29b      	uxth	r3, r3
 8010b60:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010b62:	fb12 f303 	smulbb	r3, r2, r3
 8010b66:	b29a      	uxth	r2, r3
 8010b68:	887b      	ldrh	r3, [r7, #2]
 8010b6a:	4413      	add	r3, r2
 8010b6c:	b299      	uxth	r1, r3
 8010b6e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8010b70:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010b72:	2301      	movs	r3, #1
 8010b74:	9301      	str	r3, [sp, #4]
 8010b76:	883b      	ldrh	r3, [r7, #0]
 8010b78:	9300      	str	r3, [sp, #0]
 8010b7a:	4623      	mov	r3, r4
 8010b7c:	f000 fc44 	bl	8011408 <ILI9341_Draw_Rectangle>
 8010b80:	e02c      	b.n	8010bdc <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 8010b82:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010b84:	2b01      	cmp	r3, #1
 8010b86:	d10e      	bne.n	8010ba6 <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 8010b88:	7d7b      	ldrb	r3, [r7, #21]
 8010b8a:	b29a      	uxth	r2, r3
 8010b8c:	88bb      	ldrh	r3, [r7, #4]
 8010b8e:	4413      	add	r3, r2
 8010b90:	b298      	uxth	r0, r3
 8010b92:	7dbb      	ldrb	r3, [r7, #22]
 8010b94:	b29a      	uxth	r2, r3
 8010b96:	887b      	ldrh	r3, [r7, #2]
 8010b98:	4413      	add	r3, r2
 8010b9a:	b29b      	uxth	r3, r3
 8010b9c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8010b9e:	4619      	mov	r1, r3
 8010ba0:	f000 fad8 	bl	8011154 <ILI9341_Draw_Pixel>
 8010ba4:	e01a      	b.n	8010bdc <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 8010ba6:	7d7b      	ldrb	r3, [r7, #21]
 8010ba8:	b29b      	uxth	r3, r3
 8010baa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010bac:	fb12 f303 	smulbb	r3, r2, r3
 8010bb0:	b29a      	uxth	r2, r3
 8010bb2:	88bb      	ldrh	r3, [r7, #4]
 8010bb4:	4413      	add	r3, r2
 8010bb6:	b298      	uxth	r0, r3
 8010bb8:	7dbb      	ldrb	r3, [r7, #22]
 8010bba:	b29b      	uxth	r3, r3
 8010bbc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010bbe:	fb12 f303 	smulbb	r3, r2, r3
 8010bc2:	b29a      	uxth	r2, r3
 8010bc4:	887b      	ldrh	r3, [r7, #2]
 8010bc6:	4413      	add	r3, r2
 8010bc8:	b299      	uxth	r1, r3
 8010bca:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8010bcc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010bce:	2301      	movs	r3, #1
 8010bd0:	9301      	str	r3, [sp, #4]
 8010bd2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010bd4:	9300      	str	r3, [sp, #0]
 8010bd6:	4623      	mov	r3, r4
 8010bd8:	f000 fc16 	bl	8011408 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 8010bdc:	7dbb      	ldrb	r3, [r7, #22]
 8010bde:	3301      	adds	r3, #1
 8010be0:	75bb      	strb	r3, [r7, #22]
 8010be2:	7dbb      	ldrb	r3, [r7, #22]
 8010be4:	2b07      	cmp	r3, #7
 8010be6:	d990      	bls.n	8010b0a <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 8010be8:	7d7b      	ldrb	r3, [r7, #21]
 8010bea:	3301      	adds	r3, #1
 8010bec:	757b      	strb	r3, [r7, #21]
 8010bee:	7d7b      	ldrb	r3, [r7, #21]
 8010bf0:	2b05      	cmp	r3, #5
 8010bf2:	d987      	bls.n	8010b04 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 8010bf4:	bf00      	nop
 8010bf6:	371c      	adds	r7, #28
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	bd90      	pop	{r4, r7, pc}
 8010bfc:	080169f4 	.word	0x080169f4

08010c00 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 8010c00:	b590      	push	{r4, r7, lr}
 8010c02:	b087      	sub	sp, #28
 8010c04:	af02      	add	r7, sp, #8
 8010c06:	60f8      	str	r0, [r7, #12]
 8010c08:	4608      	mov	r0, r1
 8010c0a:	4611      	mov	r1, r2
 8010c0c:	461a      	mov	r2, r3
 8010c0e:	4603      	mov	r3, r0
 8010c10:	817b      	strh	r3, [r7, #10]
 8010c12:	460b      	mov	r3, r1
 8010c14:	813b      	strh	r3, [r7, #8]
 8010c16:	4613      	mov	r3, r2
 8010c18:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 8010c1a:	897b      	ldrh	r3, [r7, #10]
 8010c1c:	3b01      	subs	r3, #1
 8010c1e:	b298      	uxth	r0, r3
 8010c20:	8c3b      	ldrh	r3, [r7, #32]
 8010c22:	00db      	lsls	r3, r3, #3
 8010c24:	b29a      	uxth	r2, r3
 8010c26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c28:	8939      	ldrh	r1, [r7, #8]
 8010c2a:	f000 f9b9 	bl	8010fa0 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 8010c2e:	897b      	ldrh	r3, [r7, #10]
 8010c30:	3b02      	subs	r3, #2
 8010c32:	b298      	uxth	r0, r3
 8010c34:	8c3b      	ldrh	r3, [r7, #32]
 8010c36:	00db      	lsls	r3, r3, #3
 8010c38:	b29a      	uxth	r2, r3
 8010c3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c3c:	8939      	ldrh	r1, [r7, #8]
 8010c3e:	f000 f9af 	bl	8010fa0 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 8010c42:	e016      	b.n	8010c72 <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	1c5a      	adds	r2, r3, #1
 8010c48:	60fa      	str	r2, [r7, #12]
 8010c4a:	7818      	ldrb	r0, [r3, #0]
 8010c4c:	88fc      	ldrh	r4, [r7, #6]
 8010c4e:	893a      	ldrh	r2, [r7, #8]
 8010c50:	8979      	ldrh	r1, [r7, #10]
 8010c52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c54:	9301      	str	r3, [sp, #4]
 8010c56:	8c3b      	ldrh	r3, [r7, #32]
 8010c58:	9300      	str	r3, [sp, #0]
 8010c5a:	4623      	mov	r3, r4
 8010c5c:	f7ff ff1c 	bl	8010a98 <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 8010c60:	8c3b      	ldrh	r3, [r7, #32]
 8010c62:	461a      	mov	r2, r3
 8010c64:	0052      	lsls	r2, r2, #1
 8010c66:	4413      	add	r3, r2
 8010c68:	005b      	lsls	r3, r3, #1
 8010c6a:	b29a      	uxth	r2, r3
 8010c6c:	897b      	ldrh	r3, [r7, #10]
 8010c6e:	4413      	add	r3, r2
 8010c70:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	781b      	ldrb	r3, [r3, #0]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d1e4      	bne.n	8010c44 <ILI9341_Draw_Text+0x44>
    }


}
 8010c7a:	bf00      	nop
 8010c7c:	3714      	adds	r7, #20
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd90      	pop	{r4, r7, pc}

08010c82 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 8010c82:	b580      	push	{r7, lr}
 8010c84:	af00      	add	r7, sp, #0

	_LCD_Enable();
 8010c86:	f000 fca3 	bl	80115d0 <_LCD_Enable>
	ILI9341_SPI_Init();
 8010c8a:	f000 f907 	bl	8010e9c <ILI9341_SPI_Init>
	_LCD_Reset();
 8010c8e:	f000 fcaf 	bl	80115f0 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 8010c92:	2001      	movs	r0, #1
 8010c94:	f000 fd7a 	bl	801178c <_LCD_SendCommand>
	HAL_Delay(2000);
 8010c98:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8010c9c:	f7f8 fb02 	bl	80092a4 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 8010ca0:	20cb      	movs	r0, #203	; 0xcb
 8010ca2:	f000 fd73 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x39);
 8010ca6:	2039      	movs	r0, #57	; 0x39
 8010ca8:	f000 fda2 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x2C);
 8010cac:	202c      	movs	r0, #44	; 0x2c
 8010cae:	f000 fd9f 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010cb2:	2000      	movs	r0, #0
 8010cb4:	f000 fd9c 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x34);
 8010cb8:	2034      	movs	r0, #52	; 0x34
 8010cba:	f000 fd99 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x02);
 8010cbe:	2002      	movs	r0, #2
 8010cc0:	f000 fd96 	bl	80117f0 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 8010cc4:	20cf      	movs	r0, #207	; 0xcf
 8010cc6:	f000 fd61 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010cca:	2000      	movs	r0, #0
 8010ccc:	f000 fd90 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0xC1);
 8010cd0:	20c1      	movs	r0, #193	; 0xc1
 8010cd2:	f000 fd8d 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x30);
 8010cd6:	2030      	movs	r0, #48	; 0x30
 8010cd8:	f000 fd8a 	bl	80117f0 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 8010cdc:	20e8      	movs	r0, #232	; 0xe8
 8010cde:	f000 fd55 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x85);
 8010ce2:	2085      	movs	r0, #133	; 0x85
 8010ce4:	f000 fd84 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010ce8:	2000      	movs	r0, #0
 8010cea:	f000 fd81 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x78);
 8010cee:	2078      	movs	r0, #120	; 0x78
 8010cf0:	f000 fd7e 	bl	80117f0 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 8010cf4:	20ea      	movs	r0, #234	; 0xea
 8010cf6:	f000 fd49 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010cfa:	2000      	movs	r0, #0
 8010cfc:	f000 fd78 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010d00:	2000      	movs	r0, #0
 8010d02:	f000 fd75 	bl	80117f0 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 8010d06:	20ed      	movs	r0, #237	; 0xed
 8010d08:	f000 fd40 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x64);
 8010d0c:	2064      	movs	r0, #100	; 0x64
 8010d0e:	f000 fd6f 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010d12:	2003      	movs	r0, #3
 8010d14:	f000 fd6c 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x12);
 8010d18:	2012      	movs	r0, #18
 8010d1a:	f000 fd69 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x81);
 8010d1e:	2081      	movs	r0, #129	; 0x81
 8010d20:	f000 fd66 	bl	80117f0 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 8010d24:	20f7      	movs	r0, #247	; 0xf7
 8010d26:	f000 fd31 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x20);
 8010d2a:	2020      	movs	r0, #32
 8010d2c:	f000 fd60 	bl	80117f0 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 8010d30:	20c0      	movs	r0, #192	; 0xc0
 8010d32:	f000 fd2b 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x23);
 8010d36:	2023      	movs	r0, #35	; 0x23
 8010d38:	f000 fd5a 	bl	80117f0 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 8010d3c:	20c1      	movs	r0, #193	; 0xc1
 8010d3e:	f000 fd25 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x10);
 8010d42:	2010      	movs	r0, #16
 8010d44:	f000 fd54 	bl	80117f0 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 8010d48:	20c5      	movs	r0, #197	; 0xc5
 8010d4a:	f000 fd1f 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 8010d4e:	203e      	movs	r0, #62	; 0x3e
 8010d50:	f000 fd4e 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x28);
 8010d54:	2028      	movs	r0, #40	; 0x28
 8010d56:	f000 fd4b 	bl	80117f0 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 8010d5a:	20c7      	movs	r0, #199	; 0xc7
 8010d5c:	f000 fd16 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x86);
 8010d60:	2086      	movs	r0, #134	; 0x86
 8010d62:	f000 fd45 	bl	80117f0 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 8010d66:	2036      	movs	r0, #54	; 0x36
 8010d68:	f000 fd10 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x48);
 8010d6c:	2048      	movs	r0, #72	; 0x48
 8010d6e:	f000 fd3f 	bl	80117f0 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 8010d72:	203a      	movs	r0, #58	; 0x3a
 8010d74:	f000 fd0a 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x55);
 8010d78:	2055      	movs	r0, #85	; 0x55
 8010d7a:	f000 fd39 	bl	80117f0 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 8010d7e:	20b1      	movs	r0, #177	; 0xb1
 8010d80:	f000 fd04 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010d84:	2000      	movs	r0, #0
 8010d86:	f000 fd33 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x18);
 8010d8a:	2018      	movs	r0, #24
 8010d8c:	f000 fd30 	bl	80117f0 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 8010d90:	20b6      	movs	r0, #182	; 0xb6
 8010d92:	f000 fcfb 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x08);
 8010d96:	2008      	movs	r0, #8
 8010d98:	f000 fd2a 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x82);
 8010d9c:	2082      	movs	r0, #130	; 0x82
 8010d9e:	f000 fd27 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x27);
 8010da2:	2027      	movs	r0, #39	; 0x27
 8010da4:	f000 fd24 	bl	80117f0 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 8010da8:	20f2      	movs	r0, #242	; 0xf2
 8010daa:	f000 fcef 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010dae:	2000      	movs	r0, #0
 8010db0:	f000 fd1e 	bl	80117f0 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 8010db4:	2026      	movs	r0, #38	; 0x26
 8010db6:	f000 fce9 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x01);
 8010dba:	2001      	movs	r0, #1
 8010dbc:	f000 fd18 	bl	80117f0 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 8010dc0:	20e0      	movs	r0, #224	; 0xe0
 8010dc2:	f000 fce3 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 8010dc6:	200f      	movs	r0, #15
 8010dc8:	f000 fd12 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x31);
 8010dcc:	2031      	movs	r0, #49	; 0x31
 8010dce:	f000 fd0f 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x2B);
 8010dd2:	202b      	movs	r0, #43	; 0x2b
 8010dd4:	f000 fd0c 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8010dd8:	200c      	movs	r0, #12
 8010dda:	f000 fd09 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8010dde:	200e      	movs	r0, #14
 8010de0:	f000 fd06 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x08);
 8010de4:	2008      	movs	r0, #8
 8010de6:	f000 fd03 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x4E);
 8010dea:	204e      	movs	r0, #78	; 0x4e
 8010dec:	f000 fd00 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0xF1);
 8010df0:	20f1      	movs	r0, #241	; 0xf1
 8010df2:	f000 fcfd 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x37);
 8010df6:	2037      	movs	r0, #55	; 0x37
 8010df8:	f000 fcfa 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x07);
 8010dfc:	2007      	movs	r0, #7
 8010dfe:	f000 fcf7 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x10);
 8010e02:	2010      	movs	r0, #16
 8010e04:	f000 fcf4 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010e08:	2003      	movs	r0, #3
 8010e0a:	f000 fcf1 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8010e0e:	200e      	movs	r0, #14
 8010e10:	f000 fcee 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x09);
 8010e14:	2009      	movs	r0, #9
 8010e16:	f000 fceb 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x00);
 8010e1a:	2000      	movs	r0, #0
 8010e1c:	f000 fce8 	bl	80117f0 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 8010e20:	20e1      	movs	r0, #225	; 0xe1
 8010e22:	f000 fcb3 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(0x00);
 8010e26:	2000      	movs	r0, #0
 8010e28:	f000 fce2 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0E);
 8010e2c:	200e      	movs	r0, #14
 8010e2e:	f000 fcdf 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x14);
 8010e32:	2014      	movs	r0, #20
 8010e34:	f000 fcdc 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x03);
 8010e38:	2003      	movs	r0, #3
 8010e3a:	f000 fcd9 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x11);
 8010e3e:	2011      	movs	r0, #17
 8010e40:	f000 fcd6 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x07);
 8010e44:	2007      	movs	r0, #7
 8010e46:	f000 fcd3 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x31);
 8010e4a:	2031      	movs	r0, #49	; 0x31
 8010e4c:	f000 fcd0 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0xC1);
 8010e50:	20c1      	movs	r0, #193	; 0xc1
 8010e52:	f000 fccd 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x48);
 8010e56:	2048      	movs	r0, #72	; 0x48
 8010e58:	f000 fcca 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x08);
 8010e5c:	2008      	movs	r0, #8
 8010e5e:	f000 fcc7 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8010e62:	200f      	movs	r0, #15
 8010e64:	f000 fcc4 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0C);
 8010e68:	200c      	movs	r0, #12
 8010e6a:	f000 fcc1 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x31);
 8010e6e:	2031      	movs	r0, #49	; 0x31
 8010e70:	f000 fcbe 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x36);
 8010e74:	2036      	movs	r0, #54	; 0x36
 8010e76:	f000 fcbb 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(0x0F);
 8010e7a:	200f      	movs	r0, #15
 8010e7c:	f000 fcb8 	bl	80117f0 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 8010e80:	2011      	movs	r0, #17
 8010e82:	f000 fc83 	bl	801178c <_LCD_SendCommand>
	HAL_Delay(240);
 8010e86:	20f0      	movs	r0, #240	; 0xf0
 8010e88:	f7f8 fa0c 	bl	80092a4 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 8010e8c:	2029      	movs	r0, #41	; 0x29
 8010e8e:	f000 fc7d 	bl	801178c <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8010e92:	2000      	movs	r0, #0
 8010e94:	f000 fb4e 	bl	8011534 <ILI9341_Set_Rotation>
}
 8010e98:	bf00      	nop
 8010e9a:	bd80      	pop	{r7, pc}

08010e9c <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010ea0:	4b0b      	ldr	r3, [pc, #44]	; (8010ed0 <ILI9341_SPI_Init+0x34>)
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ea8:	2b40      	cmp	r3, #64	; 0x40
 8010eaa:	d005      	beq.n	8010eb8 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 8010eac:	4b08      	ldr	r3, [pc, #32]	; (8010ed0 <ILI9341_SPI_Init+0x34>)
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	4a07      	ldr	r2, [pc, #28]	; (8010ed0 <ILI9341_SPI_Init+0x34>)
 8010eb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010eb6:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8010eb8:	4b06      	ldr	r3, [pc, #24]	; (8010ed4 <ILI9341_SPI_Init+0x38>)
 8010eba:	695b      	ldr	r3, [r3, #20]
 8010ebc:	4a05      	ldr	r2, [pc, #20]	; (8010ed4 <ILI9341_SPI_Init+0x38>)
 8010ebe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010ec2:	6153      	str	r3, [r2, #20]
}
 8010ec4:	bf00      	nop
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop
 8010ed0:	40003c00 	.word	0x40003c00
 8010ed4:	48000400 	.word	0x48000400

08010ed8 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 8010ed8:	b590      	push	{r4, r7, lr}
 8010eda:	b087      	sub	sp, #28
 8010edc:	af02      	add	r7, sp, #8
 8010ede:	4604      	mov	r4, r0
 8010ee0:	4608      	mov	r0, r1
 8010ee2:	4611      	mov	r1, r2
 8010ee4:	461a      	mov	r2, r3
 8010ee6:	4623      	mov	r3, r4
 8010ee8:	80fb      	strh	r3, [r7, #6]
 8010eea:	4603      	mov	r3, r0
 8010eec:	80bb      	strh	r3, [r7, #4]
 8010eee:	460b      	mov	r3, r1
 8010ef0:	807b      	strh	r3, [r7, #2]
 8010ef2:	4613      	mov	r3, r2
 8010ef4:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010ef6:	4b28      	ldr	r3, [pc, #160]	; (8010f98 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010ef8:	881b      	ldrh	r3, [r3, #0]
 8010efa:	b29b      	uxth	r3, r3
 8010efc:	88fa      	ldrh	r2, [r7, #6]
 8010efe:	429a      	cmp	r2, r3
 8010f00:	d246      	bcs.n	8010f90 <ILI9341_Draw_Horizontal_Line+0xb8>
 8010f02:	4b26      	ldr	r3, [pc, #152]	; (8010f9c <ILI9341_Draw_Horizontal_Line+0xc4>)
 8010f04:	881b      	ldrh	r3, [r3, #0]
 8010f06:	b29b      	uxth	r3, r3
 8010f08:	88ba      	ldrh	r2, [r7, #4]
 8010f0a:	429a      	cmp	r2, r3
 8010f0c:	d240      	bcs.n	8010f90 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 8010f0e:	88fa      	ldrh	r2, [r7, #6]
 8010f10:	887b      	ldrh	r3, [r7, #2]
 8010f12:	4413      	add	r3, r2
 8010f14:	3b01      	subs	r3, #1
 8010f16:	4a20      	ldr	r2, [pc, #128]	; (8010f98 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010f18:	8812      	ldrh	r2, [r2, #0]
 8010f1a:	b292      	uxth	r2, r2
 8010f1c:	4293      	cmp	r3, r2
 8010f1e:	db05      	blt.n	8010f2c <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 8010f20:	4b1d      	ldr	r3, [pc, #116]	; (8010f98 <ILI9341_Draw_Horizontal_Line+0xc0>)
 8010f22:	881b      	ldrh	r3, [r3, #0]
 8010f24:	b29a      	uxth	r2, r3
 8010f26:	88fb      	ldrh	r3, [r7, #6]
 8010f28:	1ad3      	subs	r3, r2, r3
 8010f2a:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 8010f2c:	88fa      	ldrh	r2, [r7, #6]
 8010f2e:	887b      	ldrh	r3, [r7, #2]
 8010f30:	4413      	add	r3, r2
 8010f32:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 8010f34:	3b01      	subs	r3, #1
 8010f36:	b29a      	uxth	r2, r3
 8010f38:	88bb      	ldrh	r3, [r7, #4]
 8010f3a:	88b9      	ldrh	r1, [r7, #4]
 8010f3c:	88f8      	ldrh	r0, [r7, #6]
 8010f3e:	f000 f893 	bl	8011068 <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 8010f42:	2300      	movs	r3, #0
 8010f44:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 8010f46:	887b      	ldrh	r3, [r7, #2]
 8010f48:	f003 0301 	and.w	r3, r3, #1
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d009      	beq.n	8010f64 <ILI9341_Draw_Horizontal_Line+0x8c>
 8010f50:	887b      	ldrh	r3, [r7, #2]
 8010f52:	2b01      	cmp	r3, #1
 8010f54:	d906      	bls.n	8010f64 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 8010f56:	2301      	movs	r3, #1
 8010f58:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 8010f5a:	887b      	ldrh	r3, [r7, #2]
 8010f5c:	085b      	lsrs	r3, r3, #1
 8010f5e:	b29b      	uxth	r3, r3
 8010f60:	005b      	lsls	r3, r3, #1
 8010f62:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 8010f64:	887c      	ldrh	r4, [r7, #2]
 8010f66:	883a      	ldrh	r2, [r7, #0]
 8010f68:	88b9      	ldrh	r1, [r7, #4]
 8010f6a:	88f8      	ldrh	r0, [r7, #6]
 8010f6c:	2303      	movs	r3, #3
 8010f6e:	9300      	str	r3, [sp, #0]
 8010f70:	4623      	mov	r3, r4
 8010f72:	f000 fb5b 	bl	801162c <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 8010f76:	7bfb      	ldrb	r3, [r7, #15]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d00a      	beq.n	8010f92 <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 8010f7c:	88fa      	ldrh	r2, [r7, #6]
 8010f7e:	887b      	ldrh	r3, [r7, #2]
 8010f80:	4413      	add	r3, r2
 8010f82:	b29b      	uxth	r3, r3
 8010f84:	883a      	ldrh	r2, [r7, #0]
 8010f86:	88b9      	ldrh	r1, [r7, #4]
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f000 f8e3 	bl	8011154 <ILI9341_Draw_Pixel>
 8010f8e:	e000      	b.n	8010f92 <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8010f90:	bf00      	nop
							(ypos),
							colour);
	}


}
 8010f92:	3714      	adds	r7, #20
 8010f94:	46bd      	mov	sp, r7
 8010f96:	bd90      	pop	{r4, r7, pc}
 8010f98:	20000ec2 	.word	0x20000ec2
 8010f9c:	20000ec0 	.word	0x20000ec0

08010fa0 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 8010fa0:	b590      	push	{r4, r7, lr}
 8010fa2:	b087      	sub	sp, #28
 8010fa4:	af02      	add	r7, sp, #8
 8010fa6:	4604      	mov	r4, r0
 8010fa8:	4608      	mov	r0, r1
 8010faa:	4611      	mov	r1, r2
 8010fac:	461a      	mov	r2, r3
 8010fae:	4623      	mov	r3, r4
 8010fb0:	80fb      	strh	r3, [r7, #6]
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	80bb      	strh	r3, [r7, #4]
 8010fb6:	460b      	mov	r3, r1
 8010fb8:	807b      	strh	r3, [r7, #2]
 8010fba:	4613      	mov	r3, r2
 8010fbc:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8010fbe:	4b28      	ldr	r3, [pc, #160]	; (8011060 <ILI9341_Draw_Vertical_Line+0xc0>)
 8010fc0:	881b      	ldrh	r3, [r3, #0]
 8010fc2:	b29b      	uxth	r3, r3
 8010fc4:	88fa      	ldrh	r2, [r7, #6]
 8010fc6:	429a      	cmp	r2, r3
 8010fc8:	d246      	bcs.n	8011058 <ILI9341_Draw_Vertical_Line+0xb8>
 8010fca:	4b26      	ldr	r3, [pc, #152]	; (8011064 <ILI9341_Draw_Vertical_Line+0xc4>)
 8010fcc:	881b      	ldrh	r3, [r3, #0]
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	88ba      	ldrh	r2, [r7, #4]
 8010fd2:	429a      	cmp	r2, r3
 8010fd4:	d240      	bcs.n	8011058 <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 8010fd6:	88ba      	ldrh	r2, [r7, #4]
 8010fd8:	887b      	ldrh	r3, [r7, #2]
 8010fda:	4413      	add	r3, r2
 8010fdc:	3b01      	subs	r3, #1
 8010fde:	4a21      	ldr	r2, [pc, #132]	; (8011064 <ILI9341_Draw_Vertical_Line+0xc4>)
 8010fe0:	8812      	ldrh	r2, [r2, #0]
 8010fe2:	b292      	uxth	r2, r2
 8010fe4:	4293      	cmp	r3, r2
 8010fe6:	db05      	blt.n	8010ff4 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 8010fe8:	4b1e      	ldr	r3, [pc, #120]	; (8011064 <ILI9341_Draw_Vertical_Line+0xc4>)
 8010fea:	881b      	ldrh	r3, [r3, #0]
 8010fec:	b29a      	uxth	r2, r3
 8010fee:	88bb      	ldrh	r3, [r7, #4]
 8010ff0:	1ad3      	subs	r3, r2, r3
 8010ff2:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 8010ff4:	88ba      	ldrh	r2, [r7, #4]
 8010ff6:	887b      	ldrh	r3, [r7, #2]
 8010ff8:	4413      	add	r3, r2
 8010ffa:	b29b      	uxth	r3, r3
 8010ffc:	3b01      	subs	r3, #1
 8010ffe:	b29b      	uxth	r3, r3
 8011000:	88fa      	ldrh	r2, [r7, #6]
 8011002:	88b9      	ldrh	r1, [r7, #4]
 8011004:	88f8      	ldrh	r0, [r7, #6]
 8011006:	f000 f82f 	bl	8011068 <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 801100a:	2300      	movs	r3, #0
 801100c:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 801100e:	887b      	ldrh	r3, [r7, #2]
 8011010:	f003 0301 	and.w	r3, r3, #1
 8011014:	2b00      	cmp	r3, #0
 8011016:	d009      	beq.n	801102c <ILI9341_Draw_Vertical_Line+0x8c>
 8011018:	887b      	ldrh	r3, [r7, #2]
 801101a:	2b01      	cmp	r3, #1
 801101c:	d906      	bls.n	801102c <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 801101e:	2301      	movs	r3, #1
 8011020:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 8011022:	887b      	ldrh	r3, [r7, #2]
 8011024:	085b      	lsrs	r3, r3, #1
 8011026:	b29b      	uxth	r3, r3
 8011028:	005b      	lsls	r3, r3, #1
 801102a:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 801102c:	7bfb      	ldrb	r3, [r7, #15]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d008      	beq.n	8011044 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 8011032:	88ba      	ldrh	r2, [r7, #4]
 8011034:	887b      	ldrh	r3, [r7, #2]
 8011036:	4413      	add	r3, r2
 8011038:	b299      	uxth	r1, r3
 801103a:	883a      	ldrh	r2, [r7, #0]
 801103c:	88fb      	ldrh	r3, [r7, #6]
 801103e:	4618      	mov	r0, r3
 8011040:	f000 f888 	bl	8011154 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 8011044:	887c      	ldrh	r4, [r7, #2]
 8011046:	883a      	ldrh	r2, [r7, #0]
 8011048:	88b9      	ldrh	r1, [r7, #4]
 801104a:	88f8      	ldrh	r0, [r7, #6]
 801104c:	2303      	movs	r3, #3
 801104e:	9300      	str	r3, [sp, #0]
 8011050:	4623      	mov	r3, r4
 8011052:	f000 faeb 	bl	801162c <_LCD_Write_Frame>
 8011056:	e000      	b.n	801105a <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 8011058:	bf00      	nop
}
 801105a:	3714      	adds	r7, #20
 801105c:	46bd      	mov	sp, r7
 801105e:	bd90      	pop	{r4, r7, pc}
 8011060:	20000ec2 	.word	0x20000ec2
 8011064:	20000ec0 	.word	0x20000ec0

08011068 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 8011068:	b590      	push	{r4, r7, lr}
 801106a:	b083      	sub	sp, #12
 801106c:	af00      	add	r7, sp, #0
 801106e:	4604      	mov	r4, r0
 8011070:	4608      	mov	r0, r1
 8011072:	4611      	mov	r1, r2
 8011074:	461a      	mov	r2, r3
 8011076:	4623      	mov	r3, r4
 8011078:	80fb      	strh	r3, [r7, #6]
 801107a:	4603      	mov	r3, r0
 801107c:	80bb      	strh	r3, [r7, #4]
 801107e:	460b      	mov	r3, r1
 8011080:	807b      	strh	r3, [r7, #2]
 8011082:	4613      	mov	r3, r2
 8011084:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 8011086:	202a      	movs	r0, #42	; 0x2a
 8011088:	f000 fb80 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 801108c:	88fb      	ldrh	r3, [r7, #6]
 801108e:	0a1b      	lsrs	r3, r3, #8
 8011090:	b29b      	uxth	r3, r3
 8011092:	b2db      	uxtb	r3, r3
 8011094:	4618      	mov	r0, r3
 8011096:	f000 fbab 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(sc);
 801109a:	88fb      	ldrh	r3, [r7, #6]
 801109c:	b2db      	uxtb	r3, r3
 801109e:	4618      	mov	r0, r3
 80110a0:	f000 fba6 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 80110a4:	887b      	ldrh	r3, [r7, #2]
 80110a6:	0a1b      	lsrs	r3, r3, #8
 80110a8:	b29b      	uxth	r3, r3
 80110aa:	b2db      	uxtb	r3, r3
 80110ac:	4618      	mov	r0, r3
 80110ae:	f000 fb9f 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(ec);
 80110b2:	887b      	ldrh	r3, [r7, #2]
 80110b4:	b2db      	uxtb	r3, r3
 80110b6:	4618      	mov	r0, r3
 80110b8:	f000 fb9a 	bl	80117f0 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 80110bc:	202b      	movs	r0, #43	; 0x2b
 80110be:	f000 fb65 	bl	801178c <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 80110c2:	88bb      	ldrh	r3, [r7, #4]
 80110c4:	0a1b      	lsrs	r3, r3, #8
 80110c6:	b29b      	uxth	r3, r3
 80110c8:	b2db      	uxtb	r3, r3
 80110ca:	4618      	mov	r0, r3
 80110cc:	f000 fb90 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(sp);
 80110d0:	88bb      	ldrh	r3, [r7, #4]
 80110d2:	b2db      	uxtb	r3, r3
 80110d4:	4618      	mov	r0, r3
 80110d6:	f000 fb8b 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 80110da:	883b      	ldrh	r3, [r7, #0]
 80110dc:	0a1b      	lsrs	r3, r3, #8
 80110de:	b29b      	uxth	r3, r3
 80110e0:	b2db      	uxtb	r3, r3
 80110e2:	4618      	mov	r0, r3
 80110e4:	f000 fb84 	bl	80117f0 <_LCD_SendData>
	_LCD_SendData(ep);
 80110e8:	883b      	ldrh	r3, [r7, #0]
 80110ea:	b2db      	uxtb	r3, r3
 80110ec:	4618      	mov	r0, r3
 80110ee:	f000 fb7f 	bl	80117f0 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 80110f2:	202c      	movs	r0, #44	; 0x2c
 80110f4:	f000 fb4a 	bl	801178c <_LCD_SendCommand>
}
 80110f8:	bf00      	nop
 80110fa:	370c      	adds	r7, #12
 80110fc:	46bd      	mov	sp, r7
 80110fe:	bd90      	pop	{r4, r7, pc}

08011100 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 8011100:	b580      	push	{r7, lr}
 8011102:	b084      	sub	sp, #16
 8011104:	af02      	add	r7, sp, #8
 8011106:	4603      	mov	r3, r0
 8011108:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 801110a:	4b10      	ldr	r3, [pc, #64]	; (801114c <ILI9341_Fill_Screen+0x4c>)
 801110c:	881b      	ldrh	r3, [r3, #0]
 801110e:	b29a      	uxth	r2, r3
 8011110:	4b0f      	ldr	r3, [pc, #60]	; (8011150 <ILI9341_Fill_Screen+0x50>)
 8011112:	881b      	ldrh	r3, [r3, #0]
 8011114:	b29b      	uxth	r3, r3
 8011116:	2100      	movs	r1, #0
 8011118:	2000      	movs	r0, #0
 801111a:	f7ff ffa5 	bl	8011068 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 801111e:	4b0b      	ldr	r3, [pc, #44]	; (801114c <ILI9341_Fill_Screen+0x4c>)
 8011120:	881b      	ldrh	r3, [r3, #0]
 8011122:	b29b      	uxth	r3, r3
 8011124:	461a      	mov	r2, r3
 8011126:	4b0a      	ldr	r3, [pc, #40]	; (8011150 <ILI9341_Fill_Screen+0x50>)
 8011128:	881b      	ldrh	r3, [r3, #0]
 801112a:	b29b      	uxth	r3, r3
 801112c:	fb03 f302 	mul.w	r3, r3, r2
 8011130:	4619      	mov	r1, r3
 8011132:	88fa      	ldrh	r2, [r7, #6]
 8011134:	2304      	movs	r3, #4
 8011136:	9300      	str	r3, [sp, #0]
 8011138:	460b      	mov	r3, r1
 801113a:	2100      	movs	r1, #0
 801113c:	2000      	movs	r0, #0
 801113e:	f000 fa75 	bl	801162c <_LCD_Write_Frame>
}
 8011142:	bf00      	nop
 8011144:	3708      	adds	r7, #8
 8011146:	46bd      	mov	sp, r7
 8011148:	bd80      	pop	{r7, pc}
 801114a:	bf00      	nop
 801114c:	20000ec2 	.word	0x20000ec2
 8011150:	20000ec0 	.word	0x20000ec0

08011154 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b08e      	sub	sp, #56	; 0x38
 8011158:	af00      	add	r7, sp, #0
 801115a:	4603      	mov	r3, r0
 801115c:	80fb      	strh	r3, [r7, #6]
 801115e:	460b      	mov	r3, r1
 8011160:	80bb      	strh	r3, [r7, #4]
 8011162:	4613      	mov	r3, r2
 8011164:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8011166:	4b98      	ldr	r3, [pc, #608]	; (80113c8 <ILI9341_Draw_Pixel+0x274>)
 8011168:	881b      	ldrh	r3, [r3, #0]
 801116a:	b29b      	uxth	r3, r3
 801116c:	88fa      	ldrh	r2, [r7, #6]
 801116e:	429a      	cmp	r2, r3
 8011170:	f080 8143 	bcs.w	80113fa <ILI9341_Draw_Pixel+0x2a6>
 8011174:	4b95      	ldr	r3, [pc, #596]	; (80113cc <ILI9341_Draw_Pixel+0x278>)
 8011176:	881b      	ldrh	r3, [r3, #0]
 8011178:	b29b      	uxth	r3, r3
 801117a:	88ba      	ldrh	r2, [r7, #4]
 801117c:	429a      	cmp	r2, r3
 801117e:	f080 813c 	bcs.w	80113fa <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8011182:	4b93      	ldr	r3, [pc, #588]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011184:	695b      	ldr	r3, [r3, #20]
 8011186:	4a92      	ldr	r2, [pc, #584]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011188:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801118c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801118e:	4b90      	ldr	r3, [pc, #576]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011190:	695b      	ldr	r3, [r3, #20]
 8011192:	4a8f      	ldr	r2, [pc, #572]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011194:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011198:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 801119a:	220a      	movs	r2, #10
 801119c:	2100      	movs	r1, #0
 801119e:	202a      	movs	r0, #42	; 0x2a
 80111a0:	f000 fb58 	bl	8011854 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80111a4:	2300      	movs	r3, #0
 80111a6:	637b      	str	r3, [r7, #52]	; 0x34
 80111a8:	e008      	b.n	80111bc <ILI9341_Draw_Pixel+0x68>
 80111aa:	4b89      	ldr	r3, [pc, #548]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111ac:	695b      	ldr	r3, [r3, #20]
 80111ae:	4a88      	ldr	r2, [pc, #544]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80111b4:	6153      	str	r3, [r2, #20]
 80111b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111b8:	3301      	adds	r3, #1
 80111ba:	637b      	str	r3, [r7, #52]	; 0x34
 80111bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111be:	2b02      	cmp	r3, #2
 80111c0:	ddf3      	ble.n	80111aa <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80111c2:	4b83      	ldr	r3, [pc, #524]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111c4:	695b      	ldr	r3, [r3, #20]
 80111c6:	4a82      	ldr	r2, [pc, #520]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111cc:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80111ce:	4b80      	ldr	r3, [pc, #512]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111d0:	695b      	ldr	r3, [r3, #20]
 80111d2:	4a7f      	ldr	r2, [pc, #508]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111d8:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80111da:	4b7d      	ldr	r3, [pc, #500]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111dc:	695b      	ldr	r3, [r3, #20]
 80111de:	4a7c      	ldr	r2, [pc, #496]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80111e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80111e4:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 80111e6:	88fb      	ldrh	r3, [r7, #6]
 80111e8:	0a1b      	lsrs	r3, r3, #8
 80111ea:	b29b      	uxth	r3, r3
 80111ec:	b2db      	uxtb	r3, r3
 80111ee:	753b      	strb	r3, [r7, #20]
 80111f0:	88fb      	ldrh	r3, [r7, #6]
 80111f2:	b2db      	uxtb	r3, r3
 80111f4:	757b      	strb	r3, [r7, #21]
 80111f6:	88fb      	ldrh	r3, [r7, #6]
 80111f8:	3301      	adds	r3, #1
 80111fa:	121b      	asrs	r3, r3, #8
 80111fc:	b2db      	uxtb	r3, r3
 80111fe:	75bb      	strb	r3, [r7, #22]
 8011200:	88fb      	ldrh	r3, [r7, #6]
 8011202:	b2db      	uxtb	r3, r3
 8011204:	3301      	adds	r3, #1
 8011206:	b2db      	uxtb	r3, r3
 8011208:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 801120a:	f107 0014 	add.w	r0, r7, #20
 801120e:	230a      	movs	r3, #10
 8011210:	2200      	movs	r2, #0
 8011212:	2104      	movs	r1, #4
 8011214:	f000 fb50 	bl	80118b8 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011218:	2300      	movs	r3, #0
 801121a:	633b      	str	r3, [r7, #48]	; 0x30
 801121c:	e008      	b.n	8011230 <ILI9341_Draw_Pixel+0xdc>
 801121e:	4b6c      	ldr	r3, [pc, #432]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011220:	695b      	ldr	r3, [r3, #20]
 8011222:	4a6b      	ldr	r2, [pc, #428]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011224:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011228:	6153      	str	r3, [r2, #20]
 801122a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801122c:	3301      	adds	r3, #1
 801122e:	633b      	str	r3, [r7, #48]	; 0x30
 8011230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011232:	2b02      	cmp	r3, #2
 8011234:	ddf3      	ble.n	801121e <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 8011236:	4b66      	ldr	r3, [pc, #408]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011238:	695b      	ldr	r3, [r3, #20]
 801123a:	4a65      	ldr	r2, [pc, #404]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 801123c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011240:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8011242:	4b63      	ldr	r3, [pc, #396]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011244:	695b      	ldr	r3, [r3, #20]
 8011246:	4a62      	ldr	r2, [pc, #392]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011248:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801124c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801124e:	4b60      	ldr	r3, [pc, #384]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011250:	695b      	ldr	r3, [r3, #20]
 8011252:	4a5f      	ldr	r2, [pc, #380]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011254:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011258:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 801125a:	220a      	movs	r2, #10
 801125c:	2100      	movs	r1, #0
 801125e:	202b      	movs	r0, #43	; 0x2b
 8011260:	f000 faf8 	bl	8011854 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011264:	2300      	movs	r3, #0
 8011266:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011268:	e008      	b.n	801127c <ILI9341_Draw_Pixel+0x128>
 801126a:	4b59      	ldr	r3, [pc, #356]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 801126c:	695b      	ldr	r3, [r3, #20]
 801126e:	4a58      	ldr	r2, [pc, #352]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011270:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011274:	6153      	str	r3, [r2, #20]
 8011276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011278:	3301      	adds	r3, #1
 801127a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801127c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801127e:	2b02      	cmp	r3, #2
 8011280:	ddf3      	ble.n	801126a <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8011282:	4b53      	ldr	r3, [pc, #332]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011284:	695b      	ldr	r3, [r3, #20]
 8011286:	4a52      	ldr	r2, [pc, #328]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801128c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 801128e:	4b50      	ldr	r3, [pc, #320]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011290:	695b      	ldr	r3, [r3, #20]
 8011292:	4a4f      	ldr	r2, [pc, #316]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011298:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801129a:	4b4d      	ldr	r3, [pc, #308]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 801129c:	695b      	ldr	r3, [r3, #20]
 801129e:	4a4c      	ldr	r2, [pc, #304]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80112a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80112a4:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 80112a6:	88bb      	ldrh	r3, [r7, #4]
 80112a8:	0a1b      	lsrs	r3, r3, #8
 80112aa:	b29b      	uxth	r3, r3
 80112ac:	b2db      	uxtb	r3, r3
 80112ae:	743b      	strb	r3, [r7, #16]
 80112b0:	88bb      	ldrh	r3, [r7, #4]
 80112b2:	b2db      	uxtb	r3, r3
 80112b4:	747b      	strb	r3, [r7, #17]
 80112b6:	88bb      	ldrh	r3, [r7, #4]
 80112b8:	3301      	adds	r3, #1
 80112ba:	121b      	asrs	r3, r3, #8
 80112bc:	b2db      	uxtb	r3, r3
 80112be:	74bb      	strb	r3, [r7, #18]
 80112c0:	88bb      	ldrh	r3, [r7, #4]
 80112c2:	b2db      	uxtb	r3, r3
 80112c4:	3301      	adds	r3, #1
 80112c6:	b2db      	uxtb	r3, r3
 80112c8:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 80112ca:	f107 0010 	add.w	r0, r7, #16
 80112ce:	230a      	movs	r3, #10
 80112d0:	2200      	movs	r2, #0
 80112d2:	2104      	movs	r1, #4
 80112d4:	f000 faf0 	bl	80118b8 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80112d8:	2300      	movs	r3, #0
 80112da:	62bb      	str	r3, [r7, #40]	; 0x28
 80112dc:	e008      	b.n	80112f0 <ILI9341_Draw_Pixel+0x19c>
 80112de:	4b3c      	ldr	r3, [pc, #240]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80112e0:	695b      	ldr	r3, [r3, #20]
 80112e2:	4a3b      	ldr	r2, [pc, #236]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80112e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80112e8:	6153      	str	r3, [r2, #20]
 80112ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112ec:	3301      	adds	r3, #1
 80112ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80112f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112f2:	2b02      	cmp	r3, #2
 80112f4:	ddf3      	ble.n	80112de <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80112f6:	4b36      	ldr	r3, [pc, #216]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80112f8:	695b      	ldr	r3, [r3, #20]
 80112fa:	4a35      	ldr	r2, [pc, #212]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80112fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011300:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 8011302:	4b33      	ldr	r3, [pc, #204]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011304:	695b      	ldr	r3, [r3, #20]
 8011306:	4a32      	ldr	r2, [pc, #200]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011308:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801130c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801130e:	4b30      	ldr	r3, [pc, #192]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011310:	695b      	ldr	r3, [r3, #20]
 8011312:	4a2f      	ldr	r2, [pc, #188]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011314:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011318:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 801131a:	220a      	movs	r2, #10
 801131c:	2100      	movs	r1, #0
 801131e:	202c      	movs	r0, #44	; 0x2c
 8011320:	f000 fa98 	bl	8011854 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011324:	2300      	movs	r3, #0
 8011326:	627b      	str	r3, [r7, #36]	; 0x24
 8011328:	e008      	b.n	801133c <ILI9341_Draw_Pixel+0x1e8>
 801132a:	4b29      	ldr	r3, [pc, #164]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 801132c:	695b      	ldr	r3, [r3, #20]
 801132e:	4a28      	ldr	r2, [pc, #160]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011330:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011334:	6153      	str	r3, [r2, #20]
 8011336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011338:	3301      	adds	r3, #1
 801133a:	627b      	str	r3, [r7, #36]	; 0x24
 801133c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801133e:	2b02      	cmp	r3, #2
 8011340:	ddf3      	ble.n	801132a <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8011342:	4b23      	ldr	r3, [pc, #140]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011344:	695b      	ldr	r3, [r3, #20]
 8011346:	4a22      	ldr	r2, [pc, #136]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801134c:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 801134e:	4b20      	ldr	r3, [pc, #128]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011350:	695b      	ldr	r3, [r3, #20]
 8011352:	4a1f      	ldr	r2, [pc, #124]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011358:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801135a:	4b1d      	ldr	r3, [pc, #116]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 801135c:	695b      	ldr	r3, [r3, #20]
 801135e:	4a1c      	ldr	r2, [pc, #112]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011360:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011364:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 8011366:	887b      	ldrh	r3, [r7, #2]
 8011368:	0a1b      	lsrs	r3, r3, #8
 801136a:	b29b      	uxth	r3, r3
 801136c:	b2db      	uxtb	r3, r3
 801136e:	733b      	strb	r3, [r7, #12]
 8011370:	887b      	ldrh	r3, [r7, #2]
 8011372:	b2db      	uxtb	r3, r3
 8011374:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 8011376:	f107 000c 	add.w	r0, r7, #12
 801137a:	2301      	movs	r3, #1
 801137c:	2200      	movs	r2, #0
 801137e:	2102      	movs	r1, #2
 8011380:	f000 fa9a 	bl	80118b8 <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011384:	2300      	movs	r3, #0
 8011386:	623b      	str	r3, [r7, #32]
 8011388:	e008      	b.n	801139c <ILI9341_Draw_Pixel+0x248>
 801138a:	4b11      	ldr	r3, [pc, #68]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 801138c:	695b      	ldr	r3, [r3, #20]
 801138e:	4a10      	ldr	r2, [pc, #64]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 8011390:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011394:	6153      	str	r3, [r2, #20]
 8011396:	6a3b      	ldr	r3, [r7, #32]
 8011398:	3301      	adds	r3, #1
 801139a:	623b      	str	r3, [r7, #32]
 801139c:	6a3b      	ldr	r3, [r7, #32]
 801139e:	2b02      	cmp	r3, #2
 80113a0:	ddf3      	ble.n	801138a <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80113a2:	2300      	movs	r3, #0
 80113a4:	61fb      	str	r3, [r7, #28]
 80113a6:	e008      	b.n	80113ba <ILI9341_Draw_Pixel+0x266>
 80113a8:	4b09      	ldr	r3, [pc, #36]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80113aa:	695b      	ldr	r3, [r3, #20]
 80113ac:	4a08      	ldr	r2, [pc, #32]	; (80113d0 <ILI9341_Draw_Pixel+0x27c>)
 80113ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80113b2:	6153      	str	r3, [r2, #20]
 80113b4:	69fb      	ldr	r3, [r7, #28]
 80113b6:	3301      	adds	r3, #1
 80113b8:	61fb      	str	r3, [r7, #28]
 80113ba:	69fb      	ldr	r3, [r7, #28]
 80113bc:	2b02      	cmp	r3, #2
 80113be:	ddf3      	ble.n	80113a8 <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80113c0:	2300      	movs	r3, #0
 80113c2:	61bb      	str	r3, [r7, #24]
 80113c4:	e00f      	b.n	80113e6 <ILI9341_Draw_Pixel+0x292>
 80113c6:	bf00      	nop
 80113c8:	20000ec2 	.word	0x20000ec2
 80113cc:	20000ec0 	.word	0x20000ec0
 80113d0:	48000400 	.word	0x48000400
 80113d4:	4b0b      	ldr	r3, [pc, #44]	; (8011404 <ILI9341_Draw_Pixel+0x2b0>)
 80113d6:	695b      	ldr	r3, [r3, #20]
 80113d8:	4a0a      	ldr	r2, [pc, #40]	; (8011404 <ILI9341_Draw_Pixel+0x2b0>)
 80113da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80113de:	6153      	str	r3, [r2, #20]
 80113e0:	69bb      	ldr	r3, [r7, #24]
 80113e2:	3301      	adds	r3, #1
 80113e4:	61bb      	str	r3, [r7, #24]
 80113e6:	69bb      	ldr	r3, [r7, #24]
 80113e8:	2b02      	cmp	r3, #2
 80113ea:	ddf3      	ble.n	80113d4 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80113ec:	4b05      	ldr	r3, [pc, #20]	; (8011404 <ILI9341_Draw_Pixel+0x2b0>)
 80113ee:	695b      	ldr	r3, [r3, #20]
 80113f0:	4a04      	ldr	r2, [pc, #16]	; (8011404 <ILI9341_Draw_Pixel+0x2b0>)
 80113f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113f6:	6153      	str	r3, [r2, #20]
 80113f8:	e000      	b.n	80113fc <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80113fa:	bf00      	nop


}
 80113fc:	3738      	adds	r7, #56	; 0x38
 80113fe:	46bd      	mov	sp, r7
 8011400:	bd80      	pop	{r7, pc}
 8011402:	bf00      	nop
 8011404:	48000400 	.word	0x48000400

08011408 <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 8011408:	b590      	push	{r4, r7, lr}
 801140a:	b087      	sub	sp, #28
 801140c:	af02      	add	r7, sp, #8
 801140e:	4604      	mov	r4, r0
 8011410:	4608      	mov	r0, r1
 8011412:	4611      	mov	r1, r2
 8011414:	461a      	mov	r2, r3
 8011416:	4623      	mov	r3, r4
 8011418:	80fb      	strh	r3, [r7, #6]
 801141a:	4603      	mov	r3, r0
 801141c:	80bb      	strh	r3, [r7, #4]
 801141e:	460b      	mov	r3, r1
 8011420:	807b      	strh	r3, [r7, #2]
 8011422:	4613      	mov	r3, r2
 8011424:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8011426:	4b41      	ldr	r3, [pc, #260]	; (801152c <ILI9341_Draw_Rectangle+0x124>)
 8011428:	881b      	ldrh	r3, [r3, #0]
 801142a:	b29b      	uxth	r3, r3
 801142c:	88fa      	ldrh	r2, [r7, #6]
 801142e:	429a      	cmp	r2, r3
 8011430:	d278      	bcs.n	8011524 <ILI9341_Draw_Rectangle+0x11c>
 8011432:	4b3f      	ldr	r3, [pc, #252]	; (8011530 <ILI9341_Draw_Rectangle+0x128>)
 8011434:	881b      	ldrh	r3, [r3, #0]
 8011436:	b29b      	uxth	r3, r3
 8011438:	88ba      	ldrh	r2, [r7, #4]
 801143a:	429a      	cmp	r2, r3
 801143c:	d272      	bcs.n	8011524 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 801143e:	88fa      	ldrh	r2, [r7, #6]
 8011440:	887b      	ldrh	r3, [r7, #2]
 8011442:	4413      	add	r3, r2
 8011444:	3b01      	subs	r3, #1
 8011446:	4a39      	ldr	r2, [pc, #228]	; (801152c <ILI9341_Draw_Rectangle+0x124>)
 8011448:	8812      	ldrh	r2, [r2, #0]
 801144a:	b292      	uxth	r2, r2
 801144c:	4293      	cmp	r3, r2
 801144e:	db05      	blt.n	801145c <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 8011450:	4b36      	ldr	r3, [pc, #216]	; (801152c <ILI9341_Draw_Rectangle+0x124>)
 8011452:	881b      	ldrh	r3, [r3, #0]
 8011454:	b29a      	uxth	r2, r3
 8011456:	88fb      	ldrh	r3, [r7, #6]
 8011458:	1ad3      	subs	r3, r2, r3
 801145a:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 801145c:	88ba      	ldrh	r2, [r7, #4]
 801145e:	883b      	ldrh	r3, [r7, #0]
 8011460:	4413      	add	r3, r2
 8011462:	3b01      	subs	r3, #1
 8011464:	4a32      	ldr	r2, [pc, #200]	; (8011530 <ILI9341_Draw_Rectangle+0x128>)
 8011466:	8812      	ldrh	r2, [r2, #0]
 8011468:	b292      	uxth	r2, r2
 801146a:	4293      	cmp	r3, r2
 801146c:	db05      	blt.n	801147a <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 801146e:	4b30      	ldr	r3, [pc, #192]	; (8011530 <ILI9341_Draw_Rectangle+0x128>)
 8011470:	881b      	ldrh	r3, [r3, #0]
 8011472:	b29a      	uxth	r2, r3
 8011474:	88bb      	ldrh	r3, [r7, #4]
 8011476:	1ad3      	subs	r3, r2, r3
 8011478:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 801147a:	88fa      	ldrh	r2, [r7, #6]
 801147c:	887b      	ldrh	r3, [r7, #2]
 801147e:	4413      	add	r3, r2
 8011480:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 8011482:	3b01      	subs	r3, #1
 8011484:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 8011486:	88ba      	ldrh	r2, [r7, #4]
 8011488:	883b      	ldrh	r3, [r7, #0]
 801148a:	4413      	add	r3, r2
 801148c:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 801148e:	3b01      	subs	r3, #1
 8011490:	b29b      	uxth	r3, r3
 8011492:	88b9      	ldrh	r1, [r7, #4]
 8011494:	88f8      	ldrh	r0, [r7, #6]
 8011496:	4622      	mov	r2, r4
 8011498:	f7ff fde6 	bl	8011068 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 801149c:	883a      	ldrh	r2, [r7, #0]
 801149e:	887b      	ldrh	r3, [r7, #2]
 80114a0:	fb12 f303 	smulbb	r3, r2, r3
 80114a4:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 80114a6:	2300      	movs	r3, #0
 80114a8:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 80114aa:	89fb      	ldrh	r3, [r7, #14]
 80114ac:	f003 0301 	and.w	r3, r3, #1
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d009      	beq.n	80114c8 <ILI9341_Draw_Rectangle+0xc0>
 80114b4:	89fb      	ldrh	r3, [r7, #14]
 80114b6:	2b01      	cmp	r3, #1
 80114b8:	d906      	bls.n	80114c8 <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 80114ba:	2301      	movs	r3, #1
 80114bc:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 80114be:	89fb      	ldrh	r3, [r7, #14]
 80114c0:	085b      	lsrs	r3, r3, #1
 80114c2:	b29b      	uxth	r3, r3
 80114c4:	005b      	lsls	r3, r3, #1
 80114c6:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 80114c8:	89fc      	ldrh	r4, [r7, #14]
 80114ca:	8c3a      	ldrh	r2, [r7, #32]
 80114cc:	88b9      	ldrh	r1, [r7, #4]
 80114ce:	88f8      	ldrh	r0, [r7, #6]
 80114d0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80114d4:	9300      	str	r3, [sp, #0]
 80114d6:	4623      	mov	r3, r4
 80114d8:	f000 f8a8 	bl	801162c <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 80114dc:	7b7b      	ldrb	r3, [r7, #13]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d021      	beq.n	8011526 <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 80114e2:	88fa      	ldrh	r2, [r7, #6]
 80114e4:	887b      	ldrh	r3, [r7, #2]
 80114e6:	4413      	add	r3, r2
 80114e8:	b29b      	uxth	r3, r3
 80114ea:	3b02      	subs	r3, #2
 80114ec:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 80114ee:	88ba      	ldrh	r2, [r7, #4]
 80114f0:	883b      	ldrh	r3, [r7, #0]
 80114f2:	4413      	add	r3, r2
 80114f4:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 80114f6:	3b01      	subs	r3, #1
 80114f8:	b29b      	uxth	r3, r3
 80114fa:	8c3a      	ldrh	r2, [r7, #32]
 80114fc:	4619      	mov	r1, r3
 80114fe:	f7ff fe29 	bl	8011154 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 8011502:	88fa      	ldrh	r2, [r7, #6]
 8011504:	887b      	ldrh	r3, [r7, #2]
 8011506:	4413      	add	r3, r2
 8011508:	b29b      	uxth	r3, r3
 801150a:	3b01      	subs	r3, #1
 801150c:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 801150e:	88ba      	ldrh	r2, [r7, #4]
 8011510:	883b      	ldrh	r3, [r7, #0]
 8011512:	4413      	add	r3, r2
 8011514:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 8011516:	3b01      	subs	r3, #1
 8011518:	b29b      	uxth	r3, r3
 801151a:	8c3a      	ldrh	r2, [r7, #32]
 801151c:	4619      	mov	r1, r3
 801151e:	f7ff fe19 	bl	8011154 <ILI9341_Draw_Pixel>
 8011522:	e000      	b.n	8011526 <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 8011524:	bf00      	nop
							colour);
	}
}
 8011526:	3714      	adds	r7, #20
 8011528:	46bd      	mov	sp, r7
 801152a:	bd90      	pop	{r4, r7, pc}
 801152c:	20000ec2 	.word	0x20000ec2
 8011530:	20000ec0 	.word	0x20000ec0

08011534 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 8011534:	b580      	push	{r7, lr}
 8011536:	b084      	sub	sp, #16
 8011538:	af00      	add	r7, sp, #0
 801153a:	4603      	mov	r3, r0
 801153c:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 801153e:	79fb      	ldrb	r3, [r7, #7]
 8011540:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 8011542:	2036      	movs	r0, #54	; 0x36
 8011544:	f000 f922 	bl	801178c <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 8011548:	7bfb      	ldrb	r3, [r7, #15]
 801154a:	2b03      	cmp	r3, #3
 801154c:	d836      	bhi.n	80115bc <ILI9341_Set_Rotation+0x88>
 801154e:	a201      	add	r2, pc, #4	; (adr r2, 8011554 <ILI9341_Set_Rotation+0x20>)
 8011550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011554:	08011565 	.word	0x08011565
 8011558:	0801157b 	.word	0x0801157b
 801155c:	08011591 	.word	0x08011591
 8011560:	080115a7 	.word	0x080115a7
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 8011564:	2048      	movs	r0, #72	; 0x48
 8011566:	f000 f943 	bl	80117f0 <_LCD_SendData>
			LCD_WIDTH = 240;
 801156a:	4b17      	ldr	r3, [pc, #92]	; (80115c8 <ILI9341_Set_Rotation+0x94>)
 801156c:	22f0      	movs	r2, #240	; 0xf0
 801156e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8011570:	4b16      	ldr	r3, [pc, #88]	; (80115cc <ILI9341_Set_Rotation+0x98>)
 8011572:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8011576:	801a      	strh	r2, [r3, #0]
			break;
 8011578:	e021      	b.n	80115be <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 801157a:	2028      	movs	r0, #40	; 0x28
 801157c:	f000 f938 	bl	80117f0 <_LCD_SendData>
			LCD_WIDTH  = 320;
 8011580:	4b11      	ldr	r3, [pc, #68]	; (80115c8 <ILI9341_Set_Rotation+0x94>)
 8011582:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8011586:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8011588:	4b10      	ldr	r3, [pc, #64]	; (80115cc <ILI9341_Set_Rotation+0x98>)
 801158a:	22f0      	movs	r2, #240	; 0xf0
 801158c:	801a      	strh	r2, [r3, #0]
			break;
 801158e:	e016      	b.n	80115be <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 8011590:	2088      	movs	r0, #136	; 0x88
 8011592:	f000 f92d 	bl	80117f0 <_LCD_SendData>
			LCD_WIDTH  = 240;
 8011596:	4b0c      	ldr	r3, [pc, #48]	; (80115c8 <ILI9341_Set_Rotation+0x94>)
 8011598:	22f0      	movs	r2, #240	; 0xf0
 801159a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 801159c:	4b0b      	ldr	r3, [pc, #44]	; (80115cc <ILI9341_Set_Rotation+0x98>)
 801159e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80115a2:	801a      	strh	r2, [r3, #0]
			break;
 80115a4:	e00b      	b.n	80115be <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 80115a6:	20e8      	movs	r0, #232	; 0xe8
 80115a8:	f000 f922 	bl	80117f0 <_LCD_SendData>
			LCD_WIDTH  = 320;
 80115ac:	4b06      	ldr	r3, [pc, #24]	; (80115c8 <ILI9341_Set_Rotation+0x94>)
 80115ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80115b2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80115b4:	4b05      	ldr	r3, [pc, #20]	; (80115cc <ILI9341_Set_Rotation+0x98>)
 80115b6:	22f0      	movs	r2, #240	; 0xf0
 80115b8:	801a      	strh	r2, [r3, #0]
			break;
 80115ba:	e000      	b.n	80115be <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80115bc:	bf00      	nop
	}
}
 80115be:	bf00      	nop
 80115c0:	3710      	adds	r7, #16
 80115c2:	46bd      	mov	sp, r7
 80115c4:	bd80      	pop	{r7, pc}
 80115c6:	bf00      	nop
 80115c8:	20000ec2 	.word	0x20000ec2
 80115cc:	20000ec0 	.word	0x20000ec0

080115d0 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 80115d0:	b480      	push	{r7}
 80115d2:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 80115d4:	4b05      	ldr	r3, [pc, #20]	; (80115ec <_LCD_Enable+0x1c>)
 80115d6:	695b      	ldr	r3, [r3, #20]
 80115d8:	4a04      	ldr	r2, [pc, #16]	; (80115ec <_LCD_Enable+0x1c>)
 80115da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80115de:	6153      	str	r3, [r2, #20]
}
 80115e0:	bf00      	nop
 80115e2:	46bd      	mov	sp, r7
 80115e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e8:	4770      	bx	lr
 80115ea:	bf00      	nop
 80115ec:	48000400 	.word	0x48000400

080115f0 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 80115f0:	b580      	push	{r7, lr}
 80115f2:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 80115f4:	4b0c      	ldr	r3, [pc, #48]	; (8011628 <_LCD_Reset+0x38>)
 80115f6:	695b      	ldr	r3, [r3, #20]
 80115f8:	4a0b      	ldr	r2, [pc, #44]	; (8011628 <_LCD_Reset+0x38>)
 80115fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80115fe:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8011600:	20c8      	movs	r0, #200	; 0xc8
 8011602:	f7f7 fe4f 	bl	80092a4 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011606:	4b08      	ldr	r3, [pc, #32]	; (8011628 <_LCD_Reset+0x38>)
 8011608:	695b      	ldr	r3, [r3, #20]
 801160a:	4a07      	ldr	r2, [pc, #28]	; (8011628 <_LCD_Reset+0x38>)
 801160c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011610:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 8011612:	20c8      	movs	r0, #200	; 0xc8
 8011614:	f7f7 fe46 	bl	80092a4 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 8011618:	4b03      	ldr	r3, [pc, #12]	; (8011628 <_LCD_Reset+0x38>)
 801161a:	695b      	ldr	r3, [r3, #20]
 801161c:	4a02      	ldr	r2, [pc, #8]	; (8011628 <_LCD_Reset+0x38>)
 801161e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011622:	6153      	str	r3, [r2, #20]
}
 8011624:	bf00      	nop
 8011626:	bd80      	pop	{r7, pc}
 8011628:	48000400 	.word	0x48000400

0801162c <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 801162c:	b5b0      	push	{r4, r5, r7, lr}
 801162e:	b08e      	sub	sp, #56	; 0x38
 8011630:	af00      	add	r7, sp, #0
 8011632:	607b      	str	r3, [r7, #4]
 8011634:	4603      	mov	r3, r0
 8011636:	81fb      	strh	r3, [r7, #14]
 8011638:	460b      	mov	r3, r1
 801163a:	81bb      	strh	r3, [r7, #12]
 801163c:	4613      	mov	r3, r2
 801163e:	817b      	strh	r3, [r7, #10]
 8011640:	466b      	mov	r3, sp
 8011642:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 8011644:	2300      	movs	r3, #0
 8011646:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	005b      	lsls	r3, r3, #1
 801164c:	4a4d      	ldr	r2, [pc, #308]	; (8011784 <_LCD_Write_Frame+0x158>)
 801164e:	8812      	ldrh	r2, [r2, #0]
 8011650:	4293      	cmp	r3, r2
 8011652:	d202      	bcs.n	801165a <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011658:	e002      	b.n	8011660 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 801165a:	4b4a      	ldr	r3, [pc, #296]	; (8011784 <_LCD_Write_Frame+0x158>)
 801165c:	881b      	ldrh	r3, [r3, #0]
 801165e:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 8011660:	897b      	ldrh	r3, [r7, #10]
 8011662:	0a1b      	lsrs	r3, r3, #8
 8011664:	b29b      	uxth	r3, r3
 8011666:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 8011668:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801166a:	4603      	mov	r3, r0
 801166c:	3b01      	subs	r3, #1
 801166e:	61bb      	str	r3, [r7, #24]
 8011670:	4601      	mov	r1, r0
 8011672:	f04f 0200 	mov.w	r2, #0
 8011676:	f04f 0300 	mov.w	r3, #0
 801167a:	f04f 0400 	mov.w	r4, #0
 801167e:	00d4      	lsls	r4, r2, #3
 8011680:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8011684:	00cb      	lsls	r3, r1, #3
 8011686:	4601      	mov	r1, r0
 8011688:	f04f 0200 	mov.w	r2, #0
 801168c:	f04f 0300 	mov.w	r3, #0
 8011690:	f04f 0400 	mov.w	r4, #0
 8011694:	00d4      	lsls	r4, r2, #3
 8011696:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 801169a:	00cb      	lsls	r3, r1, #3
 801169c:	1dc3      	adds	r3, r0, #7
 801169e:	08db      	lsrs	r3, r3, #3
 80116a0:	00db      	lsls	r3, r3, #3
 80116a2:	ebad 0d03 	sub.w	sp, sp, r3
 80116a6:	466b      	mov	r3, sp
 80116a8:	3300      	adds	r3, #0
 80116aa:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 80116ac:	2300      	movs	r3, #0
 80116ae:	633b      	str	r3, [r7, #48]	; 0x30
 80116b0:	e00d      	b.n	80116ce <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 80116b2:	697a      	ldr	r2, [r7, #20]
 80116b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116b6:	4413      	add	r3, r2
 80116b8:	7ffa      	ldrb	r2, [r7, #31]
 80116ba:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 80116bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116be:	3301      	adds	r3, #1
 80116c0:	897a      	ldrh	r2, [r7, #10]
 80116c2:	b2d1      	uxtb	r1, r2
 80116c4:	697a      	ldr	r2, [r7, #20]
 80116c6:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 80116c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ca:	3302      	adds	r3, #2
 80116cc:	633b      	str	r3, [r7, #48]	; 0x30
 80116ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80116d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116d2:	429a      	cmp	r2, r3
 80116d4:	d3ed      	bcc.n	80116b2 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	005b      	lsls	r3, r3, #1
 80116da:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 80116dc:	2301      	movs	r3, #1
 80116de:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 80116e0:	2300      	movs	r3, #0
 80116e2:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d00d      	beq.n	8011706 <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 80116ea:	693a      	ldr	r2, [r7, #16]
 80116ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80116f2:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 80116f4:	693b      	ldr	r3, [r7, #16]
 80116f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80116f8:	fbb3 f2f2 	udiv	r2, r3, r2
 80116fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80116fe:	fb01 f202 	mul.w	r2, r1, r2
 8011702:	1a9b      	subs	r3, r3, r2
 8011704:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 8011706:	4b20      	ldr	r3, [pc, #128]	; (8011788 <_LCD_Write_Frame+0x15c>)
 8011708:	695b      	ldr	r3, [r3, #20]
 801170a:	4a1f      	ldr	r2, [pc, #124]	; (8011788 <_LCD_Write_Frame+0x15c>)
 801170c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011710:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011712:	4b1d      	ldr	r3, [pc, #116]	; (8011788 <_LCD_Write_Frame+0x15c>)
 8011714:	695b      	ldr	r3, [r3, #20]
 8011716:	4a1c      	ldr	r2, [pc, #112]	; (8011788 <_LCD_Write_Frame+0x15c>)
 8011718:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801171c:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 801171e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011720:	2b00      	cmp	r3, #0
 8011722:	d00f      	beq.n	8011744 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8011724:	2300      	movs	r3, #0
 8011726:	627b      	str	r3, [r7, #36]	; 0x24
 8011728:	e008      	b.n	801173c <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 801172a:	6978      	ldr	r0, [r7, #20]
 801172c:	230a      	movs	r3, #10
 801172e:	2200      	movs	r2, #0
 8011730:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011732:	f000 f8c1 	bl	80118b8 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8011736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011738:	3301      	adds	r3, #1
 801173a:	627b      	str	r3, [r7, #36]	; 0x24
 801173c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801173e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011740:	429a      	cmp	r2, r3
 8011742:	d3f2      	bcc.n	801172a <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 8011744:	6978      	ldr	r0, [r7, #20]
 8011746:	230a      	movs	r3, #10
 8011748:	2200      	movs	r2, #0
 801174a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801174c:	f000 f8b4 	bl	80118b8 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8011750:	2300      	movs	r3, #0
 8011752:	623b      	str	r3, [r7, #32]
 8011754:	e008      	b.n	8011768 <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011756:	4b0c      	ldr	r3, [pc, #48]	; (8011788 <_LCD_Write_Frame+0x15c>)
 8011758:	695b      	ldr	r3, [r3, #20]
 801175a:	4a0b      	ldr	r2, [pc, #44]	; (8011788 <_LCD_Write_Frame+0x15c>)
 801175c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011760:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8011762:	6a3b      	ldr	r3, [r7, #32]
 8011764:	3301      	adds	r3, #1
 8011766:	623b      	str	r3, [r7, #32]
 8011768:	6a3b      	ldr	r3, [r7, #32]
 801176a:	2b02      	cmp	r3, #2
 801176c:	ddf3      	ble.n	8011756 <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 801176e:	4b06      	ldr	r3, [pc, #24]	; (8011788 <_LCD_Write_Frame+0x15c>)
 8011770:	695b      	ldr	r3, [r3, #20]
 8011772:	4a05      	ldr	r2, [pc, #20]	; (8011788 <_LCD_Write_Frame+0x15c>)
 8011774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011778:	6153      	str	r3, [r2, #20]
 801177a:	46ad      	mov	sp, r5

}
 801177c:	bf00      	nop
 801177e:	3738      	adds	r7, #56	; 0x38
 8011780:	46bd      	mov	sp, r7
 8011782:	bdb0      	pop	{r4, r5, r7, pc}
 8011784:	20000ec4 	.word	0x20000ec4
 8011788:	48000400 	.word	0x48000400

0801178c <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b084      	sub	sp, #16
 8011790:	af00      	add	r7, sp, #0
 8011792:	4603      	mov	r3, r0
 8011794:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011796:	4b15      	ldr	r3, [pc, #84]	; (80117ec <_LCD_SendCommand+0x60>)
 8011798:	695b      	ldr	r3, [r3, #20]
 801179a:	4a14      	ldr	r2, [pc, #80]	; (80117ec <_LCD_SendCommand+0x60>)
 801179c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80117a0:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 80117a2:	4b12      	ldr	r3, [pc, #72]	; (80117ec <_LCD_SendCommand+0x60>)
 80117a4:	695b      	ldr	r3, [r3, #20]
 80117a6:	4a11      	ldr	r2, [pc, #68]	; (80117ec <_LCD_SendCommand+0x60>)
 80117a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80117ac:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 80117ae:	79fb      	ldrb	r3, [r7, #7]
 80117b0:	2200      	movs	r2, #0
 80117b2:	2100      	movs	r1, #0
 80117b4:	4618      	mov	r0, r3
 80117b6:	f000 f84d 	bl	8011854 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80117ba:	2300      	movs	r3, #0
 80117bc:	60fb      	str	r3, [r7, #12]
 80117be:	e008      	b.n	80117d2 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 80117c0:	4b0a      	ldr	r3, [pc, #40]	; (80117ec <_LCD_SendCommand+0x60>)
 80117c2:	695b      	ldr	r3, [r3, #20]
 80117c4:	4a09      	ldr	r2, [pc, #36]	; (80117ec <_LCD_SendCommand+0x60>)
 80117c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80117ca:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	3301      	adds	r3, #1
 80117d0:	60fb      	str	r3, [r7, #12]
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	2b02      	cmp	r3, #2
 80117d6:	ddf3      	ble.n	80117c0 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 80117d8:	4b04      	ldr	r3, [pc, #16]	; (80117ec <_LCD_SendCommand+0x60>)
 80117da:	695b      	ldr	r3, [r3, #20]
 80117dc:	4a03      	ldr	r2, [pc, #12]	; (80117ec <_LCD_SendCommand+0x60>)
 80117de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80117e2:	6153      	str	r3, [r2, #20]
}
 80117e4:	bf00      	nop
 80117e6:	3710      	adds	r7, #16
 80117e8:	46bd      	mov	sp, r7
 80117ea:	bd80      	pop	{r7, pc}
 80117ec:	48000400 	.word	0x48000400

080117f0 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b084      	sub	sp, #16
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	4603      	mov	r3, r0
 80117f8:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 80117fa:	4b15      	ldr	r3, [pc, #84]	; (8011850 <_LCD_SendData+0x60>)
 80117fc:	695b      	ldr	r3, [r3, #20]
 80117fe:	4a14      	ldr	r2, [pc, #80]	; (8011850 <_LCD_SendData+0x60>)
 8011800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011804:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011806:	4b12      	ldr	r3, [pc, #72]	; (8011850 <_LCD_SendData+0x60>)
 8011808:	695b      	ldr	r3, [r3, #20]
 801180a:	4a11      	ldr	r2, [pc, #68]	; (8011850 <_LCD_SendData+0x60>)
 801180c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011810:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 8011812:	79fb      	ldrb	r3, [r7, #7]
 8011814:	2200      	movs	r2, #0
 8011816:	2100      	movs	r1, #0
 8011818:	4618      	mov	r0, r3
 801181a:	f000 f81b 	bl	8011854 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 801181e:	2300      	movs	r3, #0
 8011820:	60fb      	str	r3, [r7, #12]
 8011822:	e008      	b.n	8011836 <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 8011824:	4b0a      	ldr	r3, [pc, #40]	; (8011850 <_LCD_SendData+0x60>)
 8011826:	695b      	ldr	r3, [r3, #20]
 8011828:	4a09      	ldr	r2, [pc, #36]	; (8011850 <_LCD_SendData+0x60>)
 801182a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801182e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	3301      	adds	r3, #1
 8011834:	60fb      	str	r3, [r7, #12]
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	2b02      	cmp	r3, #2
 801183a:	ddf3      	ble.n	8011824 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 801183c:	4b04      	ldr	r3, [pc, #16]	; (8011850 <_LCD_SendData+0x60>)
 801183e:	695b      	ldr	r3, [r3, #20]
 8011840:	4a03      	ldr	r2, [pc, #12]	; (8011850 <_LCD_SendData+0x60>)
 8011842:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011846:	6153      	str	r3, [r2, #20]
}
 8011848:	bf00      	nop
 801184a:	3710      	adds	r7, #16
 801184c:	46bd      	mov	sp, r7
 801184e:	bd80      	pop	{r7, pc}
 8011850:	48000400 	.word	0x48000400

08011854 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 8011854:	b480      	push	{r7}
 8011856:	b085      	sub	sp, #20
 8011858:	af00      	add	r7, sp, #0
 801185a:	4603      	mov	r3, r0
 801185c:	71fb      	strb	r3, [r7, #7]
 801185e:	460b      	mov	r3, r1
 8011860:	71bb      	strb	r3, [r7, #6]
 8011862:	4613      	mov	r3, r2
 8011864:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 8011866:	2300      	movs	r3, #0
 8011868:	60fb      	str	r3, [r7, #12]
 801186a:	e003      	b.n	8011874 <_SPI_SendByte+0x20>
   		asm("nop");
 801186c:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	3301      	adds	r3, #1
 8011872:	60fb      	str	r3, [r7, #12]
 8011874:	79bb      	ldrb	r3, [r7, #6]
 8011876:	68fa      	ldr	r2, [r7, #12]
 8011878:	429a      	cmp	r2, r3
 801187a:	dbf7      	blt.n	801186c <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 801187c:	4b0c      	ldr	r3, [pc, #48]	; (80118b0 <_SPI_SendByte+0x5c>)
 801187e:	689b      	ldr	r3, [r3, #8]
 8011880:	f003 0302 	and.w	r3, r3, #2
 8011884:	2b02      	cmp	r3, #2
 8011886:	d102      	bne.n	801188e <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 8011888:	4a0a      	ldr	r2, [pc, #40]	; (80118b4 <_SPI_SendByte+0x60>)
 801188a:	79fb      	ldrb	r3, [r7, #7]
 801188c:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 801188e:	2300      	movs	r3, #0
 8011890:	60bb      	str	r3, [r7, #8]
 8011892:	e003      	b.n	801189c <_SPI_SendByte+0x48>
   		asm("nop");
 8011894:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 8011896:	68bb      	ldr	r3, [r7, #8]
 8011898:	3301      	adds	r3, #1
 801189a:	60bb      	str	r3, [r7, #8]
 801189c:	797b      	ldrb	r3, [r7, #5]
 801189e:	68ba      	ldr	r2, [r7, #8]
 80118a0:	429a      	cmp	r2, r3
 80118a2:	dbf7      	blt.n	8011894 <_SPI_SendByte+0x40>

#endif

}
 80118a4:	bf00      	nop
 80118a6:	3714      	adds	r7, #20
 80118a8:	46bd      	mov	sp, r7
 80118aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ae:	4770      	bx	lr
 80118b0:	40003c00 	.word	0x40003c00
 80118b4:	40003c0c 	.word	0x40003c0c

080118b8 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 80118b8:	b480      	push	{r7}
 80118ba:	b089      	sub	sp, #36	; 0x24
 80118bc:	af00      	add	r7, sp, #0
 80118be:	60f8      	str	r0, [r7, #12]
 80118c0:	60b9      	str	r1, [r7, #8]
 80118c2:	4611      	mov	r1, r2
 80118c4:	461a      	mov	r2, r3
 80118c6:	460b      	mov	r3, r1
 80118c8:	71fb      	strb	r3, [r7, #7]
 80118ca:	4613      	mov	r3, r2
 80118cc:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 80118ce:	2300      	movs	r3, #0
 80118d0:	61fb      	str	r3, [r7, #28]
 80118d2:	e003      	b.n	80118dc <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 80118d4:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 80118d6:	69fb      	ldr	r3, [r7, #28]
 80118d8:	3301      	adds	r3, #1
 80118da:	61fb      	str	r3, [r7, #28]
 80118dc:	79fb      	ldrb	r3, [r7, #7]
 80118de:	69fa      	ldr	r2, [r7, #28]
 80118e0:	429a      	cmp	r2, r3
 80118e2:	dbf7      	blt.n	80118d4 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 80118e8:	e01d      	b.n	8011926 <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 80118ea:	4b1c      	ldr	r3, [pc, #112]	; (801195c <_SPI_SendByteMultiByte+0xa4>)
 80118ec:	689b      	ldr	r3, [r3, #8]
 80118ee:	f003 0302 	and.w	r3, r3, #2
 80118f2:	2b02      	cmp	r3, #2
 80118f4:	d117      	bne.n	8011926 <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 80118f6:	68bb      	ldr	r3, [r7, #8]
 80118f8:	2b01      	cmp	r3, #1
 80118fa:	d90a      	bls.n	8011912 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 80118fc:	69bb      	ldr	r3, [r7, #24]
 80118fe:	881a      	ldrh	r2, [r3, #0]
 8011900:	4b16      	ldr	r3, [pc, #88]	; (801195c <_SPI_SendByteMultiByte+0xa4>)
 8011902:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 8011904:	69bb      	ldr	r3, [r7, #24]
 8011906:	3302      	adds	r3, #2
 8011908:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 801190a:	68bb      	ldr	r3, [r7, #8]
 801190c:	3b02      	subs	r3, #2
 801190e:	60bb      	str	r3, [r7, #8]
 8011910:	e009      	b.n	8011926 <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 8011912:	4a13      	ldr	r2, [pc, #76]	; (8011960 <_SPI_SendByteMultiByte+0xa8>)
 8011914:	69bb      	ldr	r3, [r7, #24]
 8011916:	781b      	ldrb	r3, [r3, #0]
 8011918:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 801191a:	69bb      	ldr	r3, [r7, #24]
 801191c:	3301      	adds	r3, #1
 801191e:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 8011920:	68bb      	ldr	r3, [r7, #8]
 8011922:	3b01      	subs	r3, #1
 8011924:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 8011926:	68bb      	ldr	r3, [r7, #8]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d1de      	bne.n	80118ea <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 801192c:	4b0b      	ldr	r3, [pc, #44]	; (801195c <_SPI_SendByteMultiByte+0xa4>)
 801192e:	689b      	ldr	r3, [r3, #8]
 8011930:	4a0a      	ldr	r2, [pc, #40]	; (801195c <_SPI_SendByteMultiByte+0xa4>)
 8011932:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011936:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 8011938:	2300      	movs	r3, #0
 801193a:	617b      	str	r3, [r7, #20]
 801193c:	e003      	b.n	8011946 <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 801193e:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 8011940:	697b      	ldr	r3, [r7, #20]
 8011942:	3301      	adds	r3, #1
 8011944:	617b      	str	r3, [r7, #20]
 8011946:	79bb      	ldrb	r3, [r7, #6]
 8011948:	697a      	ldr	r2, [r7, #20]
 801194a:	429a      	cmp	r2, r3
 801194c:	dbf7      	blt.n	801193e <_SPI_SendByteMultiByte+0x86>

#endif

}
 801194e:	bf00      	nop
 8011950:	3724      	adds	r7, #36	; 0x24
 8011952:	46bd      	mov	sp, r7
 8011954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011958:	4770      	bx	lr
 801195a:	bf00      	nop
 801195c:	40003c00 	.word	0x40003c00
 8011960:	40003c0c 	.word	0x40003c0c

08011964 <__errno>:
 8011964:	4b01      	ldr	r3, [pc, #4]	; (801196c <__errno+0x8>)
 8011966:	6818      	ldr	r0, [r3, #0]
 8011968:	4770      	bx	lr
 801196a:	bf00      	nop
 801196c:	20001eb8 	.word	0x20001eb8

08011970 <__libc_init_array>:
 8011970:	b570      	push	{r4, r5, r6, lr}
 8011972:	4e0d      	ldr	r6, [pc, #52]	; (80119a8 <__libc_init_array+0x38>)
 8011974:	4c0d      	ldr	r4, [pc, #52]	; (80119ac <__libc_init_array+0x3c>)
 8011976:	1ba4      	subs	r4, r4, r6
 8011978:	10a4      	asrs	r4, r4, #2
 801197a:	2500      	movs	r5, #0
 801197c:	42a5      	cmp	r5, r4
 801197e:	d109      	bne.n	8011994 <__libc_init_array+0x24>
 8011980:	4e0b      	ldr	r6, [pc, #44]	; (80119b0 <__libc_init_array+0x40>)
 8011982:	4c0c      	ldr	r4, [pc, #48]	; (80119b4 <__libc_init_array+0x44>)
 8011984:	f004 f89e 	bl	8015ac4 <_init>
 8011988:	1ba4      	subs	r4, r4, r6
 801198a:	10a4      	asrs	r4, r4, #2
 801198c:	2500      	movs	r5, #0
 801198e:	42a5      	cmp	r5, r4
 8011990:	d105      	bne.n	801199e <__libc_init_array+0x2e>
 8011992:	bd70      	pop	{r4, r5, r6, pc}
 8011994:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011998:	4798      	blx	r3
 801199a:	3501      	adds	r5, #1
 801199c:	e7ee      	b.n	801197c <__libc_init_array+0xc>
 801199e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80119a2:	4798      	blx	r3
 80119a4:	3501      	adds	r5, #1
 80119a6:	e7f2      	b.n	801198e <__libc_init_array+0x1e>
 80119a8:	08016f40 	.word	0x08016f40
 80119ac:	08016f40 	.word	0x08016f40
 80119b0:	08016f40 	.word	0x08016f40
 80119b4:	08016f44 	.word	0x08016f44

080119b8 <memset>:
 80119b8:	4402      	add	r2, r0
 80119ba:	4603      	mov	r3, r0
 80119bc:	4293      	cmp	r3, r2
 80119be:	d100      	bne.n	80119c2 <memset+0xa>
 80119c0:	4770      	bx	lr
 80119c2:	f803 1b01 	strb.w	r1, [r3], #1
 80119c6:	e7f9      	b.n	80119bc <memset+0x4>

080119c8 <__cvt>:
 80119c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80119cc:	ec55 4b10 	vmov	r4, r5, d0
 80119d0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80119d2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80119d6:	2d00      	cmp	r5, #0
 80119d8:	460e      	mov	r6, r1
 80119da:	4691      	mov	r9, r2
 80119dc:	4619      	mov	r1, r3
 80119de:	bfb8      	it	lt
 80119e0:	4622      	movlt	r2, r4
 80119e2:	462b      	mov	r3, r5
 80119e4:	f027 0720 	bic.w	r7, r7, #32
 80119e8:	bfbb      	ittet	lt
 80119ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80119ee:	461d      	movlt	r5, r3
 80119f0:	2300      	movge	r3, #0
 80119f2:	232d      	movlt	r3, #45	; 0x2d
 80119f4:	bfb8      	it	lt
 80119f6:	4614      	movlt	r4, r2
 80119f8:	2f46      	cmp	r7, #70	; 0x46
 80119fa:	700b      	strb	r3, [r1, #0]
 80119fc:	d004      	beq.n	8011a08 <__cvt+0x40>
 80119fe:	2f45      	cmp	r7, #69	; 0x45
 8011a00:	d100      	bne.n	8011a04 <__cvt+0x3c>
 8011a02:	3601      	adds	r6, #1
 8011a04:	2102      	movs	r1, #2
 8011a06:	e000      	b.n	8011a0a <__cvt+0x42>
 8011a08:	2103      	movs	r1, #3
 8011a0a:	ab03      	add	r3, sp, #12
 8011a0c:	9301      	str	r3, [sp, #4]
 8011a0e:	ab02      	add	r3, sp, #8
 8011a10:	9300      	str	r3, [sp, #0]
 8011a12:	4632      	mov	r2, r6
 8011a14:	4653      	mov	r3, sl
 8011a16:	ec45 4b10 	vmov	d0, r4, r5
 8011a1a:	f000 fe3d 	bl	8012698 <_dtoa_r>
 8011a1e:	2f47      	cmp	r7, #71	; 0x47
 8011a20:	4680      	mov	r8, r0
 8011a22:	d102      	bne.n	8011a2a <__cvt+0x62>
 8011a24:	f019 0f01 	tst.w	r9, #1
 8011a28:	d026      	beq.n	8011a78 <__cvt+0xb0>
 8011a2a:	2f46      	cmp	r7, #70	; 0x46
 8011a2c:	eb08 0906 	add.w	r9, r8, r6
 8011a30:	d111      	bne.n	8011a56 <__cvt+0x8e>
 8011a32:	f898 3000 	ldrb.w	r3, [r8]
 8011a36:	2b30      	cmp	r3, #48	; 0x30
 8011a38:	d10a      	bne.n	8011a50 <__cvt+0x88>
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	4620      	mov	r0, r4
 8011a40:	4629      	mov	r1, r5
 8011a42:	f7ef f869 	bl	8000b18 <__aeabi_dcmpeq>
 8011a46:	b918      	cbnz	r0, 8011a50 <__cvt+0x88>
 8011a48:	f1c6 0601 	rsb	r6, r6, #1
 8011a4c:	f8ca 6000 	str.w	r6, [sl]
 8011a50:	f8da 3000 	ldr.w	r3, [sl]
 8011a54:	4499      	add	r9, r3
 8011a56:	2200      	movs	r2, #0
 8011a58:	2300      	movs	r3, #0
 8011a5a:	4620      	mov	r0, r4
 8011a5c:	4629      	mov	r1, r5
 8011a5e:	f7ef f85b 	bl	8000b18 <__aeabi_dcmpeq>
 8011a62:	b938      	cbnz	r0, 8011a74 <__cvt+0xac>
 8011a64:	2230      	movs	r2, #48	; 0x30
 8011a66:	9b03      	ldr	r3, [sp, #12]
 8011a68:	454b      	cmp	r3, r9
 8011a6a:	d205      	bcs.n	8011a78 <__cvt+0xb0>
 8011a6c:	1c59      	adds	r1, r3, #1
 8011a6e:	9103      	str	r1, [sp, #12]
 8011a70:	701a      	strb	r2, [r3, #0]
 8011a72:	e7f8      	b.n	8011a66 <__cvt+0x9e>
 8011a74:	f8cd 900c 	str.w	r9, [sp, #12]
 8011a78:	9b03      	ldr	r3, [sp, #12]
 8011a7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011a7c:	eba3 0308 	sub.w	r3, r3, r8
 8011a80:	4640      	mov	r0, r8
 8011a82:	6013      	str	r3, [r2, #0]
 8011a84:	b004      	add	sp, #16
 8011a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011a8a <__exponent>:
 8011a8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011a8c:	2900      	cmp	r1, #0
 8011a8e:	4604      	mov	r4, r0
 8011a90:	bfba      	itte	lt
 8011a92:	4249      	neglt	r1, r1
 8011a94:	232d      	movlt	r3, #45	; 0x2d
 8011a96:	232b      	movge	r3, #43	; 0x2b
 8011a98:	2909      	cmp	r1, #9
 8011a9a:	f804 2b02 	strb.w	r2, [r4], #2
 8011a9e:	7043      	strb	r3, [r0, #1]
 8011aa0:	dd20      	ble.n	8011ae4 <__exponent+0x5a>
 8011aa2:	f10d 0307 	add.w	r3, sp, #7
 8011aa6:	461f      	mov	r7, r3
 8011aa8:	260a      	movs	r6, #10
 8011aaa:	fb91 f5f6 	sdiv	r5, r1, r6
 8011aae:	fb06 1115 	mls	r1, r6, r5, r1
 8011ab2:	3130      	adds	r1, #48	; 0x30
 8011ab4:	2d09      	cmp	r5, #9
 8011ab6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011aba:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8011abe:	4629      	mov	r1, r5
 8011ac0:	dc09      	bgt.n	8011ad6 <__exponent+0x4c>
 8011ac2:	3130      	adds	r1, #48	; 0x30
 8011ac4:	3b02      	subs	r3, #2
 8011ac6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011aca:	42bb      	cmp	r3, r7
 8011acc:	4622      	mov	r2, r4
 8011ace:	d304      	bcc.n	8011ada <__exponent+0x50>
 8011ad0:	1a10      	subs	r0, r2, r0
 8011ad2:	b003      	add	sp, #12
 8011ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ad6:	4613      	mov	r3, r2
 8011ad8:	e7e7      	b.n	8011aaa <__exponent+0x20>
 8011ada:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ade:	f804 2b01 	strb.w	r2, [r4], #1
 8011ae2:	e7f2      	b.n	8011aca <__exponent+0x40>
 8011ae4:	2330      	movs	r3, #48	; 0x30
 8011ae6:	4419      	add	r1, r3
 8011ae8:	7083      	strb	r3, [r0, #2]
 8011aea:	1d02      	adds	r2, r0, #4
 8011aec:	70c1      	strb	r1, [r0, #3]
 8011aee:	e7ef      	b.n	8011ad0 <__exponent+0x46>

08011af0 <_printf_float>:
 8011af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011af4:	b08d      	sub	sp, #52	; 0x34
 8011af6:	460c      	mov	r4, r1
 8011af8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8011afc:	4616      	mov	r6, r2
 8011afe:	461f      	mov	r7, r3
 8011b00:	4605      	mov	r5, r0
 8011b02:	f001 fcfb 	bl	80134fc <_localeconv_r>
 8011b06:	6803      	ldr	r3, [r0, #0]
 8011b08:	9304      	str	r3, [sp, #16]
 8011b0a:	4618      	mov	r0, r3
 8011b0c:	f7ee fb88 	bl	8000220 <strlen>
 8011b10:	2300      	movs	r3, #0
 8011b12:	930a      	str	r3, [sp, #40]	; 0x28
 8011b14:	f8d8 3000 	ldr.w	r3, [r8]
 8011b18:	9005      	str	r0, [sp, #20]
 8011b1a:	3307      	adds	r3, #7
 8011b1c:	f023 0307 	bic.w	r3, r3, #7
 8011b20:	f103 0208 	add.w	r2, r3, #8
 8011b24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011b28:	f8d4 b000 	ldr.w	fp, [r4]
 8011b2c:	f8c8 2000 	str.w	r2, [r8]
 8011b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b34:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011b38:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011b3c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011b40:	9307      	str	r3, [sp, #28]
 8011b42:	f8cd 8018 	str.w	r8, [sp, #24]
 8011b46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011b4a:	4ba7      	ldr	r3, [pc, #668]	; (8011de8 <_printf_float+0x2f8>)
 8011b4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011b50:	f7ef f814 	bl	8000b7c <__aeabi_dcmpun>
 8011b54:	bb70      	cbnz	r0, 8011bb4 <_printf_float+0xc4>
 8011b56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011b5a:	4ba3      	ldr	r3, [pc, #652]	; (8011de8 <_printf_float+0x2f8>)
 8011b5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011b60:	f7ee ffee 	bl	8000b40 <__aeabi_dcmple>
 8011b64:	bb30      	cbnz	r0, 8011bb4 <_printf_float+0xc4>
 8011b66:	2200      	movs	r2, #0
 8011b68:	2300      	movs	r3, #0
 8011b6a:	4640      	mov	r0, r8
 8011b6c:	4649      	mov	r1, r9
 8011b6e:	f7ee ffdd 	bl	8000b2c <__aeabi_dcmplt>
 8011b72:	b110      	cbz	r0, 8011b7a <_printf_float+0x8a>
 8011b74:	232d      	movs	r3, #45	; 0x2d
 8011b76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011b7a:	4a9c      	ldr	r2, [pc, #624]	; (8011dec <_printf_float+0x2fc>)
 8011b7c:	4b9c      	ldr	r3, [pc, #624]	; (8011df0 <_printf_float+0x300>)
 8011b7e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011b82:	bf8c      	ite	hi
 8011b84:	4690      	movhi	r8, r2
 8011b86:	4698      	movls	r8, r3
 8011b88:	2303      	movs	r3, #3
 8011b8a:	f02b 0204 	bic.w	r2, fp, #4
 8011b8e:	6123      	str	r3, [r4, #16]
 8011b90:	6022      	str	r2, [r4, #0]
 8011b92:	f04f 0900 	mov.w	r9, #0
 8011b96:	9700      	str	r7, [sp, #0]
 8011b98:	4633      	mov	r3, r6
 8011b9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8011b9c:	4621      	mov	r1, r4
 8011b9e:	4628      	mov	r0, r5
 8011ba0:	f000 f9e6 	bl	8011f70 <_printf_common>
 8011ba4:	3001      	adds	r0, #1
 8011ba6:	f040 808d 	bne.w	8011cc4 <_printf_float+0x1d4>
 8011baa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011bae:	b00d      	add	sp, #52	; 0x34
 8011bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bb4:	4642      	mov	r2, r8
 8011bb6:	464b      	mov	r3, r9
 8011bb8:	4640      	mov	r0, r8
 8011bba:	4649      	mov	r1, r9
 8011bbc:	f7ee ffde 	bl	8000b7c <__aeabi_dcmpun>
 8011bc0:	b110      	cbz	r0, 8011bc8 <_printf_float+0xd8>
 8011bc2:	4a8c      	ldr	r2, [pc, #560]	; (8011df4 <_printf_float+0x304>)
 8011bc4:	4b8c      	ldr	r3, [pc, #560]	; (8011df8 <_printf_float+0x308>)
 8011bc6:	e7da      	b.n	8011b7e <_printf_float+0x8e>
 8011bc8:	6861      	ldr	r1, [r4, #4]
 8011bca:	1c4b      	adds	r3, r1, #1
 8011bcc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8011bd0:	a80a      	add	r0, sp, #40	; 0x28
 8011bd2:	d13e      	bne.n	8011c52 <_printf_float+0x162>
 8011bd4:	2306      	movs	r3, #6
 8011bd6:	6063      	str	r3, [r4, #4]
 8011bd8:	2300      	movs	r3, #0
 8011bda:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011bde:	ab09      	add	r3, sp, #36	; 0x24
 8011be0:	9300      	str	r3, [sp, #0]
 8011be2:	ec49 8b10 	vmov	d0, r8, r9
 8011be6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011bea:	6022      	str	r2, [r4, #0]
 8011bec:	f8cd a004 	str.w	sl, [sp, #4]
 8011bf0:	6861      	ldr	r1, [r4, #4]
 8011bf2:	4628      	mov	r0, r5
 8011bf4:	f7ff fee8 	bl	80119c8 <__cvt>
 8011bf8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8011bfc:	2b47      	cmp	r3, #71	; 0x47
 8011bfe:	4680      	mov	r8, r0
 8011c00:	d109      	bne.n	8011c16 <_printf_float+0x126>
 8011c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c04:	1cd8      	adds	r0, r3, #3
 8011c06:	db02      	blt.n	8011c0e <_printf_float+0x11e>
 8011c08:	6862      	ldr	r2, [r4, #4]
 8011c0a:	4293      	cmp	r3, r2
 8011c0c:	dd47      	ble.n	8011c9e <_printf_float+0x1ae>
 8011c0e:	f1aa 0a02 	sub.w	sl, sl, #2
 8011c12:	fa5f fa8a 	uxtb.w	sl, sl
 8011c16:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011c1a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011c1c:	d824      	bhi.n	8011c68 <_printf_float+0x178>
 8011c1e:	3901      	subs	r1, #1
 8011c20:	4652      	mov	r2, sl
 8011c22:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011c26:	9109      	str	r1, [sp, #36]	; 0x24
 8011c28:	f7ff ff2f 	bl	8011a8a <__exponent>
 8011c2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c2e:	1813      	adds	r3, r2, r0
 8011c30:	2a01      	cmp	r2, #1
 8011c32:	4681      	mov	r9, r0
 8011c34:	6123      	str	r3, [r4, #16]
 8011c36:	dc02      	bgt.n	8011c3e <_printf_float+0x14e>
 8011c38:	6822      	ldr	r2, [r4, #0]
 8011c3a:	07d1      	lsls	r1, r2, #31
 8011c3c:	d501      	bpl.n	8011c42 <_printf_float+0x152>
 8011c3e:	3301      	adds	r3, #1
 8011c40:	6123      	str	r3, [r4, #16]
 8011c42:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d0a5      	beq.n	8011b96 <_printf_float+0xa6>
 8011c4a:	232d      	movs	r3, #45	; 0x2d
 8011c4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c50:	e7a1      	b.n	8011b96 <_printf_float+0xa6>
 8011c52:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8011c56:	f000 8177 	beq.w	8011f48 <_printf_float+0x458>
 8011c5a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011c5e:	d1bb      	bne.n	8011bd8 <_printf_float+0xe8>
 8011c60:	2900      	cmp	r1, #0
 8011c62:	d1b9      	bne.n	8011bd8 <_printf_float+0xe8>
 8011c64:	2301      	movs	r3, #1
 8011c66:	e7b6      	b.n	8011bd6 <_printf_float+0xe6>
 8011c68:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8011c6c:	d119      	bne.n	8011ca2 <_printf_float+0x1b2>
 8011c6e:	2900      	cmp	r1, #0
 8011c70:	6863      	ldr	r3, [r4, #4]
 8011c72:	dd0c      	ble.n	8011c8e <_printf_float+0x19e>
 8011c74:	6121      	str	r1, [r4, #16]
 8011c76:	b913      	cbnz	r3, 8011c7e <_printf_float+0x18e>
 8011c78:	6822      	ldr	r2, [r4, #0]
 8011c7a:	07d2      	lsls	r2, r2, #31
 8011c7c:	d502      	bpl.n	8011c84 <_printf_float+0x194>
 8011c7e:	3301      	adds	r3, #1
 8011c80:	440b      	add	r3, r1
 8011c82:	6123      	str	r3, [r4, #16]
 8011c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c86:	65a3      	str	r3, [r4, #88]	; 0x58
 8011c88:	f04f 0900 	mov.w	r9, #0
 8011c8c:	e7d9      	b.n	8011c42 <_printf_float+0x152>
 8011c8e:	b913      	cbnz	r3, 8011c96 <_printf_float+0x1a6>
 8011c90:	6822      	ldr	r2, [r4, #0]
 8011c92:	07d0      	lsls	r0, r2, #31
 8011c94:	d501      	bpl.n	8011c9a <_printf_float+0x1aa>
 8011c96:	3302      	adds	r3, #2
 8011c98:	e7f3      	b.n	8011c82 <_printf_float+0x192>
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	e7f1      	b.n	8011c82 <_printf_float+0x192>
 8011c9e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8011ca2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011ca6:	4293      	cmp	r3, r2
 8011ca8:	db05      	blt.n	8011cb6 <_printf_float+0x1c6>
 8011caa:	6822      	ldr	r2, [r4, #0]
 8011cac:	6123      	str	r3, [r4, #16]
 8011cae:	07d1      	lsls	r1, r2, #31
 8011cb0:	d5e8      	bpl.n	8011c84 <_printf_float+0x194>
 8011cb2:	3301      	adds	r3, #1
 8011cb4:	e7e5      	b.n	8011c82 <_printf_float+0x192>
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	bfd4      	ite	le
 8011cba:	f1c3 0302 	rsble	r3, r3, #2
 8011cbe:	2301      	movgt	r3, #1
 8011cc0:	4413      	add	r3, r2
 8011cc2:	e7de      	b.n	8011c82 <_printf_float+0x192>
 8011cc4:	6823      	ldr	r3, [r4, #0]
 8011cc6:	055a      	lsls	r2, r3, #21
 8011cc8:	d407      	bmi.n	8011cda <_printf_float+0x1ea>
 8011cca:	6923      	ldr	r3, [r4, #16]
 8011ccc:	4642      	mov	r2, r8
 8011cce:	4631      	mov	r1, r6
 8011cd0:	4628      	mov	r0, r5
 8011cd2:	47b8      	blx	r7
 8011cd4:	3001      	adds	r0, #1
 8011cd6:	d12b      	bne.n	8011d30 <_printf_float+0x240>
 8011cd8:	e767      	b.n	8011baa <_printf_float+0xba>
 8011cda:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011cde:	f240 80dc 	bls.w	8011e9a <_printf_float+0x3aa>
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011cea:	f7ee ff15 	bl	8000b18 <__aeabi_dcmpeq>
 8011cee:	2800      	cmp	r0, #0
 8011cf0:	d033      	beq.n	8011d5a <_printf_float+0x26a>
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	4a41      	ldr	r2, [pc, #260]	; (8011dfc <_printf_float+0x30c>)
 8011cf6:	4631      	mov	r1, r6
 8011cf8:	4628      	mov	r0, r5
 8011cfa:	47b8      	blx	r7
 8011cfc:	3001      	adds	r0, #1
 8011cfe:	f43f af54 	beq.w	8011baa <_printf_float+0xba>
 8011d02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011d06:	429a      	cmp	r2, r3
 8011d08:	db02      	blt.n	8011d10 <_printf_float+0x220>
 8011d0a:	6823      	ldr	r3, [r4, #0]
 8011d0c:	07d8      	lsls	r0, r3, #31
 8011d0e:	d50f      	bpl.n	8011d30 <_printf_float+0x240>
 8011d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d14:	4631      	mov	r1, r6
 8011d16:	4628      	mov	r0, r5
 8011d18:	47b8      	blx	r7
 8011d1a:	3001      	adds	r0, #1
 8011d1c:	f43f af45 	beq.w	8011baa <_printf_float+0xba>
 8011d20:	f04f 0800 	mov.w	r8, #0
 8011d24:	f104 091a 	add.w	r9, r4, #26
 8011d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d2a:	3b01      	subs	r3, #1
 8011d2c:	4543      	cmp	r3, r8
 8011d2e:	dc09      	bgt.n	8011d44 <_printf_float+0x254>
 8011d30:	6823      	ldr	r3, [r4, #0]
 8011d32:	079b      	lsls	r3, r3, #30
 8011d34:	f100 8103 	bmi.w	8011f3e <_printf_float+0x44e>
 8011d38:	68e0      	ldr	r0, [r4, #12]
 8011d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011d3c:	4298      	cmp	r0, r3
 8011d3e:	bfb8      	it	lt
 8011d40:	4618      	movlt	r0, r3
 8011d42:	e734      	b.n	8011bae <_printf_float+0xbe>
 8011d44:	2301      	movs	r3, #1
 8011d46:	464a      	mov	r2, r9
 8011d48:	4631      	mov	r1, r6
 8011d4a:	4628      	mov	r0, r5
 8011d4c:	47b8      	blx	r7
 8011d4e:	3001      	adds	r0, #1
 8011d50:	f43f af2b 	beq.w	8011baa <_printf_float+0xba>
 8011d54:	f108 0801 	add.w	r8, r8, #1
 8011d58:	e7e6      	b.n	8011d28 <_printf_float+0x238>
 8011d5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	dc2b      	bgt.n	8011db8 <_printf_float+0x2c8>
 8011d60:	2301      	movs	r3, #1
 8011d62:	4a26      	ldr	r2, [pc, #152]	; (8011dfc <_printf_float+0x30c>)
 8011d64:	4631      	mov	r1, r6
 8011d66:	4628      	mov	r0, r5
 8011d68:	47b8      	blx	r7
 8011d6a:	3001      	adds	r0, #1
 8011d6c:	f43f af1d 	beq.w	8011baa <_printf_float+0xba>
 8011d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d72:	b923      	cbnz	r3, 8011d7e <_printf_float+0x28e>
 8011d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d76:	b913      	cbnz	r3, 8011d7e <_printf_float+0x28e>
 8011d78:	6823      	ldr	r3, [r4, #0]
 8011d7a:	07d9      	lsls	r1, r3, #31
 8011d7c:	d5d8      	bpl.n	8011d30 <_printf_float+0x240>
 8011d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d82:	4631      	mov	r1, r6
 8011d84:	4628      	mov	r0, r5
 8011d86:	47b8      	blx	r7
 8011d88:	3001      	adds	r0, #1
 8011d8a:	f43f af0e 	beq.w	8011baa <_printf_float+0xba>
 8011d8e:	f04f 0900 	mov.w	r9, #0
 8011d92:	f104 0a1a 	add.w	sl, r4, #26
 8011d96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d98:	425b      	negs	r3, r3
 8011d9a:	454b      	cmp	r3, r9
 8011d9c:	dc01      	bgt.n	8011da2 <_printf_float+0x2b2>
 8011d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011da0:	e794      	b.n	8011ccc <_printf_float+0x1dc>
 8011da2:	2301      	movs	r3, #1
 8011da4:	4652      	mov	r2, sl
 8011da6:	4631      	mov	r1, r6
 8011da8:	4628      	mov	r0, r5
 8011daa:	47b8      	blx	r7
 8011dac:	3001      	adds	r0, #1
 8011dae:	f43f aefc 	beq.w	8011baa <_printf_float+0xba>
 8011db2:	f109 0901 	add.w	r9, r9, #1
 8011db6:	e7ee      	b.n	8011d96 <_printf_float+0x2a6>
 8011db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011dba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011dbc:	429a      	cmp	r2, r3
 8011dbe:	bfa8      	it	ge
 8011dc0:	461a      	movge	r2, r3
 8011dc2:	2a00      	cmp	r2, #0
 8011dc4:	4691      	mov	r9, r2
 8011dc6:	dd07      	ble.n	8011dd8 <_printf_float+0x2e8>
 8011dc8:	4613      	mov	r3, r2
 8011dca:	4631      	mov	r1, r6
 8011dcc:	4642      	mov	r2, r8
 8011dce:	4628      	mov	r0, r5
 8011dd0:	47b8      	blx	r7
 8011dd2:	3001      	adds	r0, #1
 8011dd4:	f43f aee9 	beq.w	8011baa <_printf_float+0xba>
 8011dd8:	f104 031a 	add.w	r3, r4, #26
 8011ddc:	f04f 0b00 	mov.w	fp, #0
 8011de0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011de4:	9306      	str	r3, [sp, #24]
 8011de6:	e015      	b.n	8011e14 <_printf_float+0x324>
 8011de8:	7fefffff 	.word	0x7fefffff
 8011dec:	08016c3c 	.word	0x08016c3c
 8011df0:	08016c38 	.word	0x08016c38
 8011df4:	08016c44 	.word	0x08016c44
 8011df8:	08016c40 	.word	0x08016c40
 8011dfc:	08016ef4 	.word	0x08016ef4
 8011e00:	2301      	movs	r3, #1
 8011e02:	9a06      	ldr	r2, [sp, #24]
 8011e04:	4631      	mov	r1, r6
 8011e06:	4628      	mov	r0, r5
 8011e08:	47b8      	blx	r7
 8011e0a:	3001      	adds	r0, #1
 8011e0c:	f43f aecd 	beq.w	8011baa <_printf_float+0xba>
 8011e10:	f10b 0b01 	add.w	fp, fp, #1
 8011e14:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011e18:	ebaa 0309 	sub.w	r3, sl, r9
 8011e1c:	455b      	cmp	r3, fp
 8011e1e:	dcef      	bgt.n	8011e00 <_printf_float+0x310>
 8011e20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011e24:	429a      	cmp	r2, r3
 8011e26:	44d0      	add	r8, sl
 8011e28:	db15      	blt.n	8011e56 <_printf_float+0x366>
 8011e2a:	6823      	ldr	r3, [r4, #0]
 8011e2c:	07da      	lsls	r2, r3, #31
 8011e2e:	d412      	bmi.n	8011e56 <_printf_float+0x366>
 8011e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011e34:	eba3 020a 	sub.w	r2, r3, sl
 8011e38:	eba3 0a01 	sub.w	sl, r3, r1
 8011e3c:	4592      	cmp	sl, r2
 8011e3e:	bfa8      	it	ge
 8011e40:	4692      	movge	sl, r2
 8011e42:	f1ba 0f00 	cmp.w	sl, #0
 8011e46:	dc0e      	bgt.n	8011e66 <_printf_float+0x376>
 8011e48:	f04f 0800 	mov.w	r8, #0
 8011e4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011e50:	f104 091a 	add.w	r9, r4, #26
 8011e54:	e019      	b.n	8011e8a <_printf_float+0x39a>
 8011e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e5a:	4631      	mov	r1, r6
 8011e5c:	4628      	mov	r0, r5
 8011e5e:	47b8      	blx	r7
 8011e60:	3001      	adds	r0, #1
 8011e62:	d1e5      	bne.n	8011e30 <_printf_float+0x340>
 8011e64:	e6a1      	b.n	8011baa <_printf_float+0xba>
 8011e66:	4653      	mov	r3, sl
 8011e68:	4642      	mov	r2, r8
 8011e6a:	4631      	mov	r1, r6
 8011e6c:	4628      	mov	r0, r5
 8011e6e:	47b8      	blx	r7
 8011e70:	3001      	adds	r0, #1
 8011e72:	d1e9      	bne.n	8011e48 <_printf_float+0x358>
 8011e74:	e699      	b.n	8011baa <_printf_float+0xba>
 8011e76:	2301      	movs	r3, #1
 8011e78:	464a      	mov	r2, r9
 8011e7a:	4631      	mov	r1, r6
 8011e7c:	4628      	mov	r0, r5
 8011e7e:	47b8      	blx	r7
 8011e80:	3001      	adds	r0, #1
 8011e82:	f43f ae92 	beq.w	8011baa <_printf_float+0xba>
 8011e86:	f108 0801 	add.w	r8, r8, #1
 8011e8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011e8e:	1a9b      	subs	r3, r3, r2
 8011e90:	eba3 030a 	sub.w	r3, r3, sl
 8011e94:	4543      	cmp	r3, r8
 8011e96:	dcee      	bgt.n	8011e76 <_printf_float+0x386>
 8011e98:	e74a      	b.n	8011d30 <_printf_float+0x240>
 8011e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011e9c:	2a01      	cmp	r2, #1
 8011e9e:	dc01      	bgt.n	8011ea4 <_printf_float+0x3b4>
 8011ea0:	07db      	lsls	r3, r3, #31
 8011ea2:	d53a      	bpl.n	8011f1a <_printf_float+0x42a>
 8011ea4:	2301      	movs	r3, #1
 8011ea6:	4642      	mov	r2, r8
 8011ea8:	4631      	mov	r1, r6
 8011eaa:	4628      	mov	r0, r5
 8011eac:	47b8      	blx	r7
 8011eae:	3001      	adds	r0, #1
 8011eb0:	f43f ae7b 	beq.w	8011baa <_printf_float+0xba>
 8011eb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011eb8:	4631      	mov	r1, r6
 8011eba:	4628      	mov	r0, r5
 8011ebc:	47b8      	blx	r7
 8011ebe:	3001      	adds	r0, #1
 8011ec0:	f108 0801 	add.w	r8, r8, #1
 8011ec4:	f43f ae71 	beq.w	8011baa <_printf_float+0xba>
 8011ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011eca:	2200      	movs	r2, #0
 8011ecc:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8011ed0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	f7ee fe1f 	bl	8000b18 <__aeabi_dcmpeq>
 8011eda:	b9c8      	cbnz	r0, 8011f10 <_printf_float+0x420>
 8011edc:	4653      	mov	r3, sl
 8011ede:	4642      	mov	r2, r8
 8011ee0:	4631      	mov	r1, r6
 8011ee2:	4628      	mov	r0, r5
 8011ee4:	47b8      	blx	r7
 8011ee6:	3001      	adds	r0, #1
 8011ee8:	d10e      	bne.n	8011f08 <_printf_float+0x418>
 8011eea:	e65e      	b.n	8011baa <_printf_float+0xba>
 8011eec:	2301      	movs	r3, #1
 8011eee:	4652      	mov	r2, sl
 8011ef0:	4631      	mov	r1, r6
 8011ef2:	4628      	mov	r0, r5
 8011ef4:	47b8      	blx	r7
 8011ef6:	3001      	adds	r0, #1
 8011ef8:	f43f ae57 	beq.w	8011baa <_printf_float+0xba>
 8011efc:	f108 0801 	add.w	r8, r8, #1
 8011f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f02:	3b01      	subs	r3, #1
 8011f04:	4543      	cmp	r3, r8
 8011f06:	dcf1      	bgt.n	8011eec <_printf_float+0x3fc>
 8011f08:	464b      	mov	r3, r9
 8011f0a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011f0e:	e6de      	b.n	8011cce <_printf_float+0x1de>
 8011f10:	f04f 0800 	mov.w	r8, #0
 8011f14:	f104 0a1a 	add.w	sl, r4, #26
 8011f18:	e7f2      	b.n	8011f00 <_printf_float+0x410>
 8011f1a:	2301      	movs	r3, #1
 8011f1c:	e7df      	b.n	8011ede <_printf_float+0x3ee>
 8011f1e:	2301      	movs	r3, #1
 8011f20:	464a      	mov	r2, r9
 8011f22:	4631      	mov	r1, r6
 8011f24:	4628      	mov	r0, r5
 8011f26:	47b8      	blx	r7
 8011f28:	3001      	adds	r0, #1
 8011f2a:	f43f ae3e 	beq.w	8011baa <_printf_float+0xba>
 8011f2e:	f108 0801 	add.w	r8, r8, #1
 8011f32:	68e3      	ldr	r3, [r4, #12]
 8011f34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011f36:	1a9b      	subs	r3, r3, r2
 8011f38:	4543      	cmp	r3, r8
 8011f3a:	dcf0      	bgt.n	8011f1e <_printf_float+0x42e>
 8011f3c:	e6fc      	b.n	8011d38 <_printf_float+0x248>
 8011f3e:	f04f 0800 	mov.w	r8, #0
 8011f42:	f104 0919 	add.w	r9, r4, #25
 8011f46:	e7f4      	b.n	8011f32 <_printf_float+0x442>
 8011f48:	2900      	cmp	r1, #0
 8011f4a:	f43f ae8b 	beq.w	8011c64 <_printf_float+0x174>
 8011f4e:	2300      	movs	r3, #0
 8011f50:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011f54:	ab09      	add	r3, sp, #36	; 0x24
 8011f56:	9300      	str	r3, [sp, #0]
 8011f58:	ec49 8b10 	vmov	d0, r8, r9
 8011f5c:	6022      	str	r2, [r4, #0]
 8011f5e:	f8cd a004 	str.w	sl, [sp, #4]
 8011f62:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011f66:	4628      	mov	r0, r5
 8011f68:	f7ff fd2e 	bl	80119c8 <__cvt>
 8011f6c:	4680      	mov	r8, r0
 8011f6e:	e648      	b.n	8011c02 <_printf_float+0x112>

08011f70 <_printf_common>:
 8011f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f74:	4691      	mov	r9, r2
 8011f76:	461f      	mov	r7, r3
 8011f78:	688a      	ldr	r2, [r1, #8]
 8011f7a:	690b      	ldr	r3, [r1, #16]
 8011f7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011f80:	4293      	cmp	r3, r2
 8011f82:	bfb8      	it	lt
 8011f84:	4613      	movlt	r3, r2
 8011f86:	f8c9 3000 	str.w	r3, [r9]
 8011f8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011f8e:	4606      	mov	r6, r0
 8011f90:	460c      	mov	r4, r1
 8011f92:	b112      	cbz	r2, 8011f9a <_printf_common+0x2a>
 8011f94:	3301      	adds	r3, #1
 8011f96:	f8c9 3000 	str.w	r3, [r9]
 8011f9a:	6823      	ldr	r3, [r4, #0]
 8011f9c:	0699      	lsls	r1, r3, #26
 8011f9e:	bf42      	ittt	mi
 8011fa0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011fa4:	3302      	addmi	r3, #2
 8011fa6:	f8c9 3000 	strmi.w	r3, [r9]
 8011faa:	6825      	ldr	r5, [r4, #0]
 8011fac:	f015 0506 	ands.w	r5, r5, #6
 8011fb0:	d107      	bne.n	8011fc2 <_printf_common+0x52>
 8011fb2:	f104 0a19 	add.w	sl, r4, #25
 8011fb6:	68e3      	ldr	r3, [r4, #12]
 8011fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8011fbc:	1a9b      	subs	r3, r3, r2
 8011fbe:	42ab      	cmp	r3, r5
 8011fc0:	dc28      	bgt.n	8012014 <_printf_common+0xa4>
 8011fc2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011fc6:	6822      	ldr	r2, [r4, #0]
 8011fc8:	3300      	adds	r3, #0
 8011fca:	bf18      	it	ne
 8011fcc:	2301      	movne	r3, #1
 8011fce:	0692      	lsls	r2, r2, #26
 8011fd0:	d42d      	bmi.n	801202e <_printf_common+0xbe>
 8011fd2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011fd6:	4639      	mov	r1, r7
 8011fd8:	4630      	mov	r0, r6
 8011fda:	47c0      	blx	r8
 8011fdc:	3001      	adds	r0, #1
 8011fde:	d020      	beq.n	8012022 <_printf_common+0xb2>
 8011fe0:	6823      	ldr	r3, [r4, #0]
 8011fe2:	68e5      	ldr	r5, [r4, #12]
 8011fe4:	f8d9 2000 	ldr.w	r2, [r9]
 8011fe8:	f003 0306 	and.w	r3, r3, #6
 8011fec:	2b04      	cmp	r3, #4
 8011fee:	bf08      	it	eq
 8011ff0:	1aad      	subeq	r5, r5, r2
 8011ff2:	68a3      	ldr	r3, [r4, #8]
 8011ff4:	6922      	ldr	r2, [r4, #16]
 8011ff6:	bf0c      	ite	eq
 8011ff8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011ffc:	2500      	movne	r5, #0
 8011ffe:	4293      	cmp	r3, r2
 8012000:	bfc4      	itt	gt
 8012002:	1a9b      	subgt	r3, r3, r2
 8012004:	18ed      	addgt	r5, r5, r3
 8012006:	f04f 0900 	mov.w	r9, #0
 801200a:	341a      	adds	r4, #26
 801200c:	454d      	cmp	r5, r9
 801200e:	d11a      	bne.n	8012046 <_printf_common+0xd6>
 8012010:	2000      	movs	r0, #0
 8012012:	e008      	b.n	8012026 <_printf_common+0xb6>
 8012014:	2301      	movs	r3, #1
 8012016:	4652      	mov	r2, sl
 8012018:	4639      	mov	r1, r7
 801201a:	4630      	mov	r0, r6
 801201c:	47c0      	blx	r8
 801201e:	3001      	adds	r0, #1
 8012020:	d103      	bne.n	801202a <_printf_common+0xba>
 8012022:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801202a:	3501      	adds	r5, #1
 801202c:	e7c3      	b.n	8011fb6 <_printf_common+0x46>
 801202e:	18e1      	adds	r1, r4, r3
 8012030:	1c5a      	adds	r2, r3, #1
 8012032:	2030      	movs	r0, #48	; 0x30
 8012034:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012038:	4422      	add	r2, r4
 801203a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801203e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012042:	3302      	adds	r3, #2
 8012044:	e7c5      	b.n	8011fd2 <_printf_common+0x62>
 8012046:	2301      	movs	r3, #1
 8012048:	4622      	mov	r2, r4
 801204a:	4639      	mov	r1, r7
 801204c:	4630      	mov	r0, r6
 801204e:	47c0      	blx	r8
 8012050:	3001      	adds	r0, #1
 8012052:	d0e6      	beq.n	8012022 <_printf_common+0xb2>
 8012054:	f109 0901 	add.w	r9, r9, #1
 8012058:	e7d8      	b.n	801200c <_printf_common+0x9c>
	...

0801205c <_printf_i>:
 801205c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012060:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012064:	460c      	mov	r4, r1
 8012066:	7e09      	ldrb	r1, [r1, #24]
 8012068:	b085      	sub	sp, #20
 801206a:	296e      	cmp	r1, #110	; 0x6e
 801206c:	4617      	mov	r7, r2
 801206e:	4606      	mov	r6, r0
 8012070:	4698      	mov	r8, r3
 8012072:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012074:	f000 80b3 	beq.w	80121de <_printf_i+0x182>
 8012078:	d822      	bhi.n	80120c0 <_printf_i+0x64>
 801207a:	2963      	cmp	r1, #99	; 0x63
 801207c:	d036      	beq.n	80120ec <_printf_i+0x90>
 801207e:	d80a      	bhi.n	8012096 <_printf_i+0x3a>
 8012080:	2900      	cmp	r1, #0
 8012082:	f000 80b9 	beq.w	80121f8 <_printf_i+0x19c>
 8012086:	2958      	cmp	r1, #88	; 0x58
 8012088:	f000 8083 	beq.w	8012192 <_printf_i+0x136>
 801208c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012090:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012094:	e032      	b.n	80120fc <_printf_i+0xa0>
 8012096:	2964      	cmp	r1, #100	; 0x64
 8012098:	d001      	beq.n	801209e <_printf_i+0x42>
 801209a:	2969      	cmp	r1, #105	; 0x69
 801209c:	d1f6      	bne.n	801208c <_printf_i+0x30>
 801209e:	6820      	ldr	r0, [r4, #0]
 80120a0:	6813      	ldr	r3, [r2, #0]
 80120a2:	0605      	lsls	r5, r0, #24
 80120a4:	f103 0104 	add.w	r1, r3, #4
 80120a8:	d52a      	bpl.n	8012100 <_printf_i+0xa4>
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	6011      	str	r1, [r2, #0]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	da03      	bge.n	80120ba <_printf_i+0x5e>
 80120b2:	222d      	movs	r2, #45	; 0x2d
 80120b4:	425b      	negs	r3, r3
 80120b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80120ba:	486f      	ldr	r0, [pc, #444]	; (8012278 <_printf_i+0x21c>)
 80120bc:	220a      	movs	r2, #10
 80120be:	e039      	b.n	8012134 <_printf_i+0xd8>
 80120c0:	2973      	cmp	r1, #115	; 0x73
 80120c2:	f000 809d 	beq.w	8012200 <_printf_i+0x1a4>
 80120c6:	d808      	bhi.n	80120da <_printf_i+0x7e>
 80120c8:	296f      	cmp	r1, #111	; 0x6f
 80120ca:	d020      	beq.n	801210e <_printf_i+0xb2>
 80120cc:	2970      	cmp	r1, #112	; 0x70
 80120ce:	d1dd      	bne.n	801208c <_printf_i+0x30>
 80120d0:	6823      	ldr	r3, [r4, #0]
 80120d2:	f043 0320 	orr.w	r3, r3, #32
 80120d6:	6023      	str	r3, [r4, #0]
 80120d8:	e003      	b.n	80120e2 <_printf_i+0x86>
 80120da:	2975      	cmp	r1, #117	; 0x75
 80120dc:	d017      	beq.n	801210e <_printf_i+0xb2>
 80120de:	2978      	cmp	r1, #120	; 0x78
 80120e0:	d1d4      	bne.n	801208c <_printf_i+0x30>
 80120e2:	2378      	movs	r3, #120	; 0x78
 80120e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80120e8:	4864      	ldr	r0, [pc, #400]	; (801227c <_printf_i+0x220>)
 80120ea:	e055      	b.n	8012198 <_printf_i+0x13c>
 80120ec:	6813      	ldr	r3, [r2, #0]
 80120ee:	1d19      	adds	r1, r3, #4
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	6011      	str	r1, [r2, #0]
 80120f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80120f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80120fc:	2301      	movs	r3, #1
 80120fe:	e08c      	b.n	801221a <_printf_i+0x1be>
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	6011      	str	r1, [r2, #0]
 8012104:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012108:	bf18      	it	ne
 801210a:	b21b      	sxthne	r3, r3
 801210c:	e7cf      	b.n	80120ae <_printf_i+0x52>
 801210e:	6813      	ldr	r3, [r2, #0]
 8012110:	6825      	ldr	r5, [r4, #0]
 8012112:	1d18      	adds	r0, r3, #4
 8012114:	6010      	str	r0, [r2, #0]
 8012116:	0628      	lsls	r0, r5, #24
 8012118:	d501      	bpl.n	801211e <_printf_i+0xc2>
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	e002      	b.n	8012124 <_printf_i+0xc8>
 801211e:	0668      	lsls	r0, r5, #25
 8012120:	d5fb      	bpl.n	801211a <_printf_i+0xbe>
 8012122:	881b      	ldrh	r3, [r3, #0]
 8012124:	4854      	ldr	r0, [pc, #336]	; (8012278 <_printf_i+0x21c>)
 8012126:	296f      	cmp	r1, #111	; 0x6f
 8012128:	bf14      	ite	ne
 801212a:	220a      	movne	r2, #10
 801212c:	2208      	moveq	r2, #8
 801212e:	2100      	movs	r1, #0
 8012130:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012134:	6865      	ldr	r5, [r4, #4]
 8012136:	60a5      	str	r5, [r4, #8]
 8012138:	2d00      	cmp	r5, #0
 801213a:	f2c0 8095 	blt.w	8012268 <_printf_i+0x20c>
 801213e:	6821      	ldr	r1, [r4, #0]
 8012140:	f021 0104 	bic.w	r1, r1, #4
 8012144:	6021      	str	r1, [r4, #0]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d13d      	bne.n	80121c6 <_printf_i+0x16a>
 801214a:	2d00      	cmp	r5, #0
 801214c:	f040 808e 	bne.w	801226c <_printf_i+0x210>
 8012150:	4665      	mov	r5, ip
 8012152:	2a08      	cmp	r2, #8
 8012154:	d10b      	bne.n	801216e <_printf_i+0x112>
 8012156:	6823      	ldr	r3, [r4, #0]
 8012158:	07db      	lsls	r3, r3, #31
 801215a:	d508      	bpl.n	801216e <_printf_i+0x112>
 801215c:	6923      	ldr	r3, [r4, #16]
 801215e:	6862      	ldr	r2, [r4, #4]
 8012160:	429a      	cmp	r2, r3
 8012162:	bfde      	ittt	le
 8012164:	2330      	movle	r3, #48	; 0x30
 8012166:	f805 3c01 	strble.w	r3, [r5, #-1]
 801216a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801216e:	ebac 0305 	sub.w	r3, ip, r5
 8012172:	6123      	str	r3, [r4, #16]
 8012174:	f8cd 8000 	str.w	r8, [sp]
 8012178:	463b      	mov	r3, r7
 801217a:	aa03      	add	r2, sp, #12
 801217c:	4621      	mov	r1, r4
 801217e:	4630      	mov	r0, r6
 8012180:	f7ff fef6 	bl	8011f70 <_printf_common>
 8012184:	3001      	adds	r0, #1
 8012186:	d14d      	bne.n	8012224 <_printf_i+0x1c8>
 8012188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801218c:	b005      	add	sp, #20
 801218e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012192:	4839      	ldr	r0, [pc, #228]	; (8012278 <_printf_i+0x21c>)
 8012194:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012198:	6813      	ldr	r3, [r2, #0]
 801219a:	6821      	ldr	r1, [r4, #0]
 801219c:	1d1d      	adds	r5, r3, #4
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	6015      	str	r5, [r2, #0]
 80121a2:	060a      	lsls	r2, r1, #24
 80121a4:	d50b      	bpl.n	80121be <_printf_i+0x162>
 80121a6:	07ca      	lsls	r2, r1, #31
 80121a8:	bf44      	itt	mi
 80121aa:	f041 0120 	orrmi.w	r1, r1, #32
 80121ae:	6021      	strmi	r1, [r4, #0]
 80121b0:	b91b      	cbnz	r3, 80121ba <_printf_i+0x15e>
 80121b2:	6822      	ldr	r2, [r4, #0]
 80121b4:	f022 0220 	bic.w	r2, r2, #32
 80121b8:	6022      	str	r2, [r4, #0]
 80121ba:	2210      	movs	r2, #16
 80121bc:	e7b7      	b.n	801212e <_printf_i+0xd2>
 80121be:	064d      	lsls	r5, r1, #25
 80121c0:	bf48      	it	mi
 80121c2:	b29b      	uxthmi	r3, r3
 80121c4:	e7ef      	b.n	80121a6 <_printf_i+0x14a>
 80121c6:	4665      	mov	r5, ip
 80121c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80121cc:	fb02 3311 	mls	r3, r2, r1, r3
 80121d0:	5cc3      	ldrb	r3, [r0, r3]
 80121d2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80121d6:	460b      	mov	r3, r1
 80121d8:	2900      	cmp	r1, #0
 80121da:	d1f5      	bne.n	80121c8 <_printf_i+0x16c>
 80121dc:	e7b9      	b.n	8012152 <_printf_i+0xf6>
 80121de:	6813      	ldr	r3, [r2, #0]
 80121e0:	6825      	ldr	r5, [r4, #0]
 80121e2:	6961      	ldr	r1, [r4, #20]
 80121e4:	1d18      	adds	r0, r3, #4
 80121e6:	6010      	str	r0, [r2, #0]
 80121e8:	0628      	lsls	r0, r5, #24
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	d501      	bpl.n	80121f2 <_printf_i+0x196>
 80121ee:	6019      	str	r1, [r3, #0]
 80121f0:	e002      	b.n	80121f8 <_printf_i+0x19c>
 80121f2:	066a      	lsls	r2, r5, #25
 80121f4:	d5fb      	bpl.n	80121ee <_printf_i+0x192>
 80121f6:	8019      	strh	r1, [r3, #0]
 80121f8:	2300      	movs	r3, #0
 80121fa:	6123      	str	r3, [r4, #16]
 80121fc:	4665      	mov	r5, ip
 80121fe:	e7b9      	b.n	8012174 <_printf_i+0x118>
 8012200:	6813      	ldr	r3, [r2, #0]
 8012202:	1d19      	adds	r1, r3, #4
 8012204:	6011      	str	r1, [r2, #0]
 8012206:	681d      	ldr	r5, [r3, #0]
 8012208:	6862      	ldr	r2, [r4, #4]
 801220a:	2100      	movs	r1, #0
 801220c:	4628      	mov	r0, r5
 801220e:	f7ee f80f 	bl	8000230 <memchr>
 8012212:	b108      	cbz	r0, 8012218 <_printf_i+0x1bc>
 8012214:	1b40      	subs	r0, r0, r5
 8012216:	6060      	str	r0, [r4, #4]
 8012218:	6863      	ldr	r3, [r4, #4]
 801221a:	6123      	str	r3, [r4, #16]
 801221c:	2300      	movs	r3, #0
 801221e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012222:	e7a7      	b.n	8012174 <_printf_i+0x118>
 8012224:	6923      	ldr	r3, [r4, #16]
 8012226:	462a      	mov	r2, r5
 8012228:	4639      	mov	r1, r7
 801222a:	4630      	mov	r0, r6
 801222c:	47c0      	blx	r8
 801222e:	3001      	adds	r0, #1
 8012230:	d0aa      	beq.n	8012188 <_printf_i+0x12c>
 8012232:	6823      	ldr	r3, [r4, #0]
 8012234:	079b      	lsls	r3, r3, #30
 8012236:	d413      	bmi.n	8012260 <_printf_i+0x204>
 8012238:	68e0      	ldr	r0, [r4, #12]
 801223a:	9b03      	ldr	r3, [sp, #12]
 801223c:	4298      	cmp	r0, r3
 801223e:	bfb8      	it	lt
 8012240:	4618      	movlt	r0, r3
 8012242:	e7a3      	b.n	801218c <_printf_i+0x130>
 8012244:	2301      	movs	r3, #1
 8012246:	464a      	mov	r2, r9
 8012248:	4639      	mov	r1, r7
 801224a:	4630      	mov	r0, r6
 801224c:	47c0      	blx	r8
 801224e:	3001      	adds	r0, #1
 8012250:	d09a      	beq.n	8012188 <_printf_i+0x12c>
 8012252:	3501      	adds	r5, #1
 8012254:	68e3      	ldr	r3, [r4, #12]
 8012256:	9a03      	ldr	r2, [sp, #12]
 8012258:	1a9b      	subs	r3, r3, r2
 801225a:	42ab      	cmp	r3, r5
 801225c:	dcf2      	bgt.n	8012244 <_printf_i+0x1e8>
 801225e:	e7eb      	b.n	8012238 <_printf_i+0x1dc>
 8012260:	2500      	movs	r5, #0
 8012262:	f104 0919 	add.w	r9, r4, #25
 8012266:	e7f5      	b.n	8012254 <_printf_i+0x1f8>
 8012268:	2b00      	cmp	r3, #0
 801226a:	d1ac      	bne.n	80121c6 <_printf_i+0x16a>
 801226c:	7803      	ldrb	r3, [r0, #0]
 801226e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012272:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012276:	e76c      	b.n	8012152 <_printf_i+0xf6>
 8012278:	08016c48 	.word	0x08016c48
 801227c:	08016c59 	.word	0x08016c59

08012280 <iprintf>:
 8012280:	b40f      	push	{r0, r1, r2, r3}
 8012282:	4b0a      	ldr	r3, [pc, #40]	; (80122ac <iprintf+0x2c>)
 8012284:	b513      	push	{r0, r1, r4, lr}
 8012286:	681c      	ldr	r4, [r3, #0]
 8012288:	b124      	cbz	r4, 8012294 <iprintf+0x14>
 801228a:	69a3      	ldr	r3, [r4, #24]
 801228c:	b913      	cbnz	r3, 8012294 <iprintf+0x14>
 801228e:	4620      	mov	r0, r4
 8012290:	f001 f8aa 	bl	80133e8 <__sinit>
 8012294:	ab05      	add	r3, sp, #20
 8012296:	9a04      	ldr	r2, [sp, #16]
 8012298:	68a1      	ldr	r1, [r4, #8]
 801229a:	9301      	str	r3, [sp, #4]
 801229c:	4620      	mov	r0, r4
 801229e:	f001 febf 	bl	8014020 <_vfiprintf_r>
 80122a2:	b002      	add	sp, #8
 80122a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122a8:	b004      	add	sp, #16
 80122aa:	4770      	bx	lr
 80122ac:	20001eb8 	.word	0x20001eb8

080122b0 <_puts_r>:
 80122b0:	b570      	push	{r4, r5, r6, lr}
 80122b2:	460e      	mov	r6, r1
 80122b4:	4605      	mov	r5, r0
 80122b6:	b118      	cbz	r0, 80122c0 <_puts_r+0x10>
 80122b8:	6983      	ldr	r3, [r0, #24]
 80122ba:	b90b      	cbnz	r3, 80122c0 <_puts_r+0x10>
 80122bc:	f001 f894 	bl	80133e8 <__sinit>
 80122c0:	69ab      	ldr	r3, [r5, #24]
 80122c2:	68ac      	ldr	r4, [r5, #8]
 80122c4:	b913      	cbnz	r3, 80122cc <_puts_r+0x1c>
 80122c6:	4628      	mov	r0, r5
 80122c8:	f001 f88e 	bl	80133e8 <__sinit>
 80122cc:	4b23      	ldr	r3, [pc, #140]	; (801235c <_puts_r+0xac>)
 80122ce:	429c      	cmp	r4, r3
 80122d0:	d117      	bne.n	8012302 <_puts_r+0x52>
 80122d2:	686c      	ldr	r4, [r5, #4]
 80122d4:	89a3      	ldrh	r3, [r4, #12]
 80122d6:	071b      	lsls	r3, r3, #28
 80122d8:	d51d      	bpl.n	8012316 <_puts_r+0x66>
 80122da:	6923      	ldr	r3, [r4, #16]
 80122dc:	b1db      	cbz	r3, 8012316 <_puts_r+0x66>
 80122de:	3e01      	subs	r6, #1
 80122e0:	68a3      	ldr	r3, [r4, #8]
 80122e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80122e6:	3b01      	subs	r3, #1
 80122e8:	60a3      	str	r3, [r4, #8]
 80122ea:	b9e9      	cbnz	r1, 8012328 <_puts_r+0x78>
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	da2e      	bge.n	801234e <_puts_r+0x9e>
 80122f0:	4622      	mov	r2, r4
 80122f2:	210a      	movs	r1, #10
 80122f4:	4628      	mov	r0, r5
 80122f6:	f000 f883 	bl	8012400 <__swbuf_r>
 80122fa:	3001      	adds	r0, #1
 80122fc:	d011      	beq.n	8012322 <_puts_r+0x72>
 80122fe:	200a      	movs	r0, #10
 8012300:	e011      	b.n	8012326 <_puts_r+0x76>
 8012302:	4b17      	ldr	r3, [pc, #92]	; (8012360 <_puts_r+0xb0>)
 8012304:	429c      	cmp	r4, r3
 8012306:	d101      	bne.n	801230c <_puts_r+0x5c>
 8012308:	68ac      	ldr	r4, [r5, #8]
 801230a:	e7e3      	b.n	80122d4 <_puts_r+0x24>
 801230c:	4b15      	ldr	r3, [pc, #84]	; (8012364 <_puts_r+0xb4>)
 801230e:	429c      	cmp	r4, r3
 8012310:	bf08      	it	eq
 8012312:	68ec      	ldreq	r4, [r5, #12]
 8012314:	e7de      	b.n	80122d4 <_puts_r+0x24>
 8012316:	4621      	mov	r1, r4
 8012318:	4628      	mov	r0, r5
 801231a:	f000 f8c3 	bl	80124a4 <__swsetup_r>
 801231e:	2800      	cmp	r0, #0
 8012320:	d0dd      	beq.n	80122de <_puts_r+0x2e>
 8012322:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012326:	bd70      	pop	{r4, r5, r6, pc}
 8012328:	2b00      	cmp	r3, #0
 801232a:	da04      	bge.n	8012336 <_puts_r+0x86>
 801232c:	69a2      	ldr	r2, [r4, #24]
 801232e:	429a      	cmp	r2, r3
 8012330:	dc06      	bgt.n	8012340 <_puts_r+0x90>
 8012332:	290a      	cmp	r1, #10
 8012334:	d004      	beq.n	8012340 <_puts_r+0x90>
 8012336:	6823      	ldr	r3, [r4, #0]
 8012338:	1c5a      	adds	r2, r3, #1
 801233a:	6022      	str	r2, [r4, #0]
 801233c:	7019      	strb	r1, [r3, #0]
 801233e:	e7cf      	b.n	80122e0 <_puts_r+0x30>
 8012340:	4622      	mov	r2, r4
 8012342:	4628      	mov	r0, r5
 8012344:	f000 f85c 	bl	8012400 <__swbuf_r>
 8012348:	3001      	adds	r0, #1
 801234a:	d1c9      	bne.n	80122e0 <_puts_r+0x30>
 801234c:	e7e9      	b.n	8012322 <_puts_r+0x72>
 801234e:	6823      	ldr	r3, [r4, #0]
 8012350:	200a      	movs	r0, #10
 8012352:	1c5a      	adds	r2, r3, #1
 8012354:	6022      	str	r2, [r4, #0]
 8012356:	7018      	strb	r0, [r3, #0]
 8012358:	e7e5      	b.n	8012326 <_puts_r+0x76>
 801235a:	bf00      	nop
 801235c:	08016c98 	.word	0x08016c98
 8012360:	08016cb8 	.word	0x08016cb8
 8012364:	08016c78 	.word	0x08016c78

08012368 <puts>:
 8012368:	4b02      	ldr	r3, [pc, #8]	; (8012374 <puts+0xc>)
 801236a:	4601      	mov	r1, r0
 801236c:	6818      	ldr	r0, [r3, #0]
 801236e:	f7ff bf9f 	b.w	80122b0 <_puts_r>
 8012372:	bf00      	nop
 8012374:	20001eb8 	.word	0x20001eb8

08012378 <sniprintf>:
 8012378:	b40c      	push	{r2, r3}
 801237a:	b530      	push	{r4, r5, lr}
 801237c:	4b17      	ldr	r3, [pc, #92]	; (80123dc <sniprintf+0x64>)
 801237e:	1e0c      	subs	r4, r1, #0
 8012380:	b09d      	sub	sp, #116	; 0x74
 8012382:	681d      	ldr	r5, [r3, #0]
 8012384:	da08      	bge.n	8012398 <sniprintf+0x20>
 8012386:	238b      	movs	r3, #139	; 0x8b
 8012388:	602b      	str	r3, [r5, #0]
 801238a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801238e:	b01d      	add	sp, #116	; 0x74
 8012390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012394:	b002      	add	sp, #8
 8012396:	4770      	bx	lr
 8012398:	f44f 7302 	mov.w	r3, #520	; 0x208
 801239c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80123a0:	bf14      	ite	ne
 80123a2:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80123a6:	4623      	moveq	r3, r4
 80123a8:	9304      	str	r3, [sp, #16]
 80123aa:	9307      	str	r3, [sp, #28]
 80123ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80123b0:	9002      	str	r0, [sp, #8]
 80123b2:	9006      	str	r0, [sp, #24]
 80123b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80123b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80123ba:	ab21      	add	r3, sp, #132	; 0x84
 80123bc:	a902      	add	r1, sp, #8
 80123be:	4628      	mov	r0, r5
 80123c0:	9301      	str	r3, [sp, #4]
 80123c2:	f001 fd0b 	bl	8013ddc <_svfiprintf_r>
 80123c6:	1c43      	adds	r3, r0, #1
 80123c8:	bfbc      	itt	lt
 80123ca:	238b      	movlt	r3, #139	; 0x8b
 80123cc:	602b      	strlt	r3, [r5, #0]
 80123ce:	2c00      	cmp	r4, #0
 80123d0:	d0dd      	beq.n	801238e <sniprintf+0x16>
 80123d2:	9b02      	ldr	r3, [sp, #8]
 80123d4:	2200      	movs	r2, #0
 80123d6:	701a      	strb	r2, [r3, #0]
 80123d8:	e7d9      	b.n	801238e <sniprintf+0x16>
 80123da:	bf00      	nop
 80123dc:	20001eb8 	.word	0x20001eb8

080123e0 <strcat>:
 80123e0:	b510      	push	{r4, lr}
 80123e2:	4603      	mov	r3, r0
 80123e4:	781a      	ldrb	r2, [r3, #0]
 80123e6:	1c5c      	adds	r4, r3, #1
 80123e8:	b93a      	cbnz	r2, 80123fa <strcat+0x1a>
 80123ea:	3b01      	subs	r3, #1
 80123ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80123f0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80123f4:	2a00      	cmp	r2, #0
 80123f6:	d1f9      	bne.n	80123ec <strcat+0xc>
 80123f8:	bd10      	pop	{r4, pc}
 80123fa:	4623      	mov	r3, r4
 80123fc:	e7f2      	b.n	80123e4 <strcat+0x4>
	...

08012400 <__swbuf_r>:
 8012400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012402:	460e      	mov	r6, r1
 8012404:	4614      	mov	r4, r2
 8012406:	4605      	mov	r5, r0
 8012408:	b118      	cbz	r0, 8012412 <__swbuf_r+0x12>
 801240a:	6983      	ldr	r3, [r0, #24]
 801240c:	b90b      	cbnz	r3, 8012412 <__swbuf_r+0x12>
 801240e:	f000 ffeb 	bl	80133e8 <__sinit>
 8012412:	4b21      	ldr	r3, [pc, #132]	; (8012498 <__swbuf_r+0x98>)
 8012414:	429c      	cmp	r4, r3
 8012416:	d12a      	bne.n	801246e <__swbuf_r+0x6e>
 8012418:	686c      	ldr	r4, [r5, #4]
 801241a:	69a3      	ldr	r3, [r4, #24]
 801241c:	60a3      	str	r3, [r4, #8]
 801241e:	89a3      	ldrh	r3, [r4, #12]
 8012420:	071a      	lsls	r2, r3, #28
 8012422:	d52e      	bpl.n	8012482 <__swbuf_r+0x82>
 8012424:	6923      	ldr	r3, [r4, #16]
 8012426:	b363      	cbz	r3, 8012482 <__swbuf_r+0x82>
 8012428:	6923      	ldr	r3, [r4, #16]
 801242a:	6820      	ldr	r0, [r4, #0]
 801242c:	1ac0      	subs	r0, r0, r3
 801242e:	6963      	ldr	r3, [r4, #20]
 8012430:	b2f6      	uxtb	r6, r6
 8012432:	4283      	cmp	r3, r0
 8012434:	4637      	mov	r7, r6
 8012436:	dc04      	bgt.n	8012442 <__swbuf_r+0x42>
 8012438:	4621      	mov	r1, r4
 801243a:	4628      	mov	r0, r5
 801243c:	f000 ff6a 	bl	8013314 <_fflush_r>
 8012440:	bb28      	cbnz	r0, 801248e <__swbuf_r+0x8e>
 8012442:	68a3      	ldr	r3, [r4, #8]
 8012444:	3b01      	subs	r3, #1
 8012446:	60a3      	str	r3, [r4, #8]
 8012448:	6823      	ldr	r3, [r4, #0]
 801244a:	1c5a      	adds	r2, r3, #1
 801244c:	6022      	str	r2, [r4, #0]
 801244e:	701e      	strb	r6, [r3, #0]
 8012450:	6963      	ldr	r3, [r4, #20]
 8012452:	3001      	adds	r0, #1
 8012454:	4283      	cmp	r3, r0
 8012456:	d004      	beq.n	8012462 <__swbuf_r+0x62>
 8012458:	89a3      	ldrh	r3, [r4, #12]
 801245a:	07db      	lsls	r3, r3, #31
 801245c:	d519      	bpl.n	8012492 <__swbuf_r+0x92>
 801245e:	2e0a      	cmp	r6, #10
 8012460:	d117      	bne.n	8012492 <__swbuf_r+0x92>
 8012462:	4621      	mov	r1, r4
 8012464:	4628      	mov	r0, r5
 8012466:	f000 ff55 	bl	8013314 <_fflush_r>
 801246a:	b190      	cbz	r0, 8012492 <__swbuf_r+0x92>
 801246c:	e00f      	b.n	801248e <__swbuf_r+0x8e>
 801246e:	4b0b      	ldr	r3, [pc, #44]	; (801249c <__swbuf_r+0x9c>)
 8012470:	429c      	cmp	r4, r3
 8012472:	d101      	bne.n	8012478 <__swbuf_r+0x78>
 8012474:	68ac      	ldr	r4, [r5, #8]
 8012476:	e7d0      	b.n	801241a <__swbuf_r+0x1a>
 8012478:	4b09      	ldr	r3, [pc, #36]	; (80124a0 <__swbuf_r+0xa0>)
 801247a:	429c      	cmp	r4, r3
 801247c:	bf08      	it	eq
 801247e:	68ec      	ldreq	r4, [r5, #12]
 8012480:	e7cb      	b.n	801241a <__swbuf_r+0x1a>
 8012482:	4621      	mov	r1, r4
 8012484:	4628      	mov	r0, r5
 8012486:	f000 f80d 	bl	80124a4 <__swsetup_r>
 801248a:	2800      	cmp	r0, #0
 801248c:	d0cc      	beq.n	8012428 <__swbuf_r+0x28>
 801248e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012492:	4638      	mov	r0, r7
 8012494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012496:	bf00      	nop
 8012498:	08016c98 	.word	0x08016c98
 801249c:	08016cb8 	.word	0x08016cb8
 80124a0:	08016c78 	.word	0x08016c78

080124a4 <__swsetup_r>:
 80124a4:	4b32      	ldr	r3, [pc, #200]	; (8012570 <__swsetup_r+0xcc>)
 80124a6:	b570      	push	{r4, r5, r6, lr}
 80124a8:	681d      	ldr	r5, [r3, #0]
 80124aa:	4606      	mov	r6, r0
 80124ac:	460c      	mov	r4, r1
 80124ae:	b125      	cbz	r5, 80124ba <__swsetup_r+0x16>
 80124b0:	69ab      	ldr	r3, [r5, #24]
 80124b2:	b913      	cbnz	r3, 80124ba <__swsetup_r+0x16>
 80124b4:	4628      	mov	r0, r5
 80124b6:	f000 ff97 	bl	80133e8 <__sinit>
 80124ba:	4b2e      	ldr	r3, [pc, #184]	; (8012574 <__swsetup_r+0xd0>)
 80124bc:	429c      	cmp	r4, r3
 80124be:	d10f      	bne.n	80124e0 <__swsetup_r+0x3c>
 80124c0:	686c      	ldr	r4, [r5, #4]
 80124c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124c6:	b29a      	uxth	r2, r3
 80124c8:	0715      	lsls	r5, r2, #28
 80124ca:	d42c      	bmi.n	8012526 <__swsetup_r+0x82>
 80124cc:	06d0      	lsls	r0, r2, #27
 80124ce:	d411      	bmi.n	80124f4 <__swsetup_r+0x50>
 80124d0:	2209      	movs	r2, #9
 80124d2:	6032      	str	r2, [r6, #0]
 80124d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80124d8:	81a3      	strh	r3, [r4, #12]
 80124da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80124de:	e03e      	b.n	801255e <__swsetup_r+0xba>
 80124e0:	4b25      	ldr	r3, [pc, #148]	; (8012578 <__swsetup_r+0xd4>)
 80124e2:	429c      	cmp	r4, r3
 80124e4:	d101      	bne.n	80124ea <__swsetup_r+0x46>
 80124e6:	68ac      	ldr	r4, [r5, #8]
 80124e8:	e7eb      	b.n	80124c2 <__swsetup_r+0x1e>
 80124ea:	4b24      	ldr	r3, [pc, #144]	; (801257c <__swsetup_r+0xd8>)
 80124ec:	429c      	cmp	r4, r3
 80124ee:	bf08      	it	eq
 80124f0:	68ec      	ldreq	r4, [r5, #12]
 80124f2:	e7e6      	b.n	80124c2 <__swsetup_r+0x1e>
 80124f4:	0751      	lsls	r1, r2, #29
 80124f6:	d512      	bpl.n	801251e <__swsetup_r+0x7a>
 80124f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80124fa:	b141      	cbz	r1, 801250e <__swsetup_r+0x6a>
 80124fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012500:	4299      	cmp	r1, r3
 8012502:	d002      	beq.n	801250a <__swsetup_r+0x66>
 8012504:	4630      	mov	r0, r6
 8012506:	f001 fb67 	bl	8013bd8 <_free_r>
 801250a:	2300      	movs	r3, #0
 801250c:	6363      	str	r3, [r4, #52]	; 0x34
 801250e:	89a3      	ldrh	r3, [r4, #12]
 8012510:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012514:	81a3      	strh	r3, [r4, #12]
 8012516:	2300      	movs	r3, #0
 8012518:	6063      	str	r3, [r4, #4]
 801251a:	6923      	ldr	r3, [r4, #16]
 801251c:	6023      	str	r3, [r4, #0]
 801251e:	89a3      	ldrh	r3, [r4, #12]
 8012520:	f043 0308 	orr.w	r3, r3, #8
 8012524:	81a3      	strh	r3, [r4, #12]
 8012526:	6923      	ldr	r3, [r4, #16]
 8012528:	b94b      	cbnz	r3, 801253e <__swsetup_r+0x9a>
 801252a:	89a3      	ldrh	r3, [r4, #12]
 801252c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012530:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012534:	d003      	beq.n	801253e <__swsetup_r+0x9a>
 8012536:	4621      	mov	r1, r4
 8012538:	4630      	mov	r0, r6
 801253a:	f001 f811 	bl	8013560 <__smakebuf_r>
 801253e:	89a2      	ldrh	r2, [r4, #12]
 8012540:	f012 0301 	ands.w	r3, r2, #1
 8012544:	d00c      	beq.n	8012560 <__swsetup_r+0xbc>
 8012546:	2300      	movs	r3, #0
 8012548:	60a3      	str	r3, [r4, #8]
 801254a:	6963      	ldr	r3, [r4, #20]
 801254c:	425b      	negs	r3, r3
 801254e:	61a3      	str	r3, [r4, #24]
 8012550:	6923      	ldr	r3, [r4, #16]
 8012552:	b953      	cbnz	r3, 801256a <__swsetup_r+0xc6>
 8012554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012558:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801255c:	d1ba      	bne.n	80124d4 <__swsetup_r+0x30>
 801255e:	bd70      	pop	{r4, r5, r6, pc}
 8012560:	0792      	lsls	r2, r2, #30
 8012562:	bf58      	it	pl
 8012564:	6963      	ldrpl	r3, [r4, #20]
 8012566:	60a3      	str	r3, [r4, #8]
 8012568:	e7f2      	b.n	8012550 <__swsetup_r+0xac>
 801256a:	2000      	movs	r0, #0
 801256c:	e7f7      	b.n	801255e <__swsetup_r+0xba>
 801256e:	bf00      	nop
 8012570:	20001eb8 	.word	0x20001eb8
 8012574:	08016c98 	.word	0x08016c98
 8012578:	08016cb8 	.word	0x08016cb8
 801257c:	08016c78 	.word	0x08016c78

08012580 <quorem>:
 8012580:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012584:	6903      	ldr	r3, [r0, #16]
 8012586:	690c      	ldr	r4, [r1, #16]
 8012588:	42a3      	cmp	r3, r4
 801258a:	4680      	mov	r8, r0
 801258c:	f2c0 8082 	blt.w	8012694 <quorem+0x114>
 8012590:	3c01      	subs	r4, #1
 8012592:	f101 0714 	add.w	r7, r1, #20
 8012596:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801259a:	f100 0614 	add.w	r6, r0, #20
 801259e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80125a2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80125a6:	eb06 030c 	add.w	r3, r6, ip
 80125aa:	3501      	adds	r5, #1
 80125ac:	eb07 090c 	add.w	r9, r7, ip
 80125b0:	9301      	str	r3, [sp, #4]
 80125b2:	fbb0 f5f5 	udiv	r5, r0, r5
 80125b6:	b395      	cbz	r5, 801261e <quorem+0x9e>
 80125b8:	f04f 0a00 	mov.w	sl, #0
 80125bc:	4638      	mov	r0, r7
 80125be:	46b6      	mov	lr, r6
 80125c0:	46d3      	mov	fp, sl
 80125c2:	f850 2b04 	ldr.w	r2, [r0], #4
 80125c6:	b293      	uxth	r3, r2
 80125c8:	fb05 a303 	mla	r3, r5, r3, sl
 80125cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80125d0:	b29b      	uxth	r3, r3
 80125d2:	ebab 0303 	sub.w	r3, fp, r3
 80125d6:	0c12      	lsrs	r2, r2, #16
 80125d8:	f8de b000 	ldr.w	fp, [lr]
 80125dc:	fb05 a202 	mla	r2, r5, r2, sl
 80125e0:	fa13 f38b 	uxtah	r3, r3, fp
 80125e4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80125e8:	fa1f fb82 	uxth.w	fp, r2
 80125ec:	f8de 2000 	ldr.w	r2, [lr]
 80125f0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80125f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80125f8:	b29b      	uxth	r3, r3
 80125fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80125fe:	4581      	cmp	r9, r0
 8012600:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8012604:	f84e 3b04 	str.w	r3, [lr], #4
 8012608:	d2db      	bcs.n	80125c2 <quorem+0x42>
 801260a:	f856 300c 	ldr.w	r3, [r6, ip]
 801260e:	b933      	cbnz	r3, 801261e <quorem+0x9e>
 8012610:	9b01      	ldr	r3, [sp, #4]
 8012612:	3b04      	subs	r3, #4
 8012614:	429e      	cmp	r6, r3
 8012616:	461a      	mov	r2, r3
 8012618:	d330      	bcc.n	801267c <quorem+0xfc>
 801261a:	f8c8 4010 	str.w	r4, [r8, #16]
 801261e:	4640      	mov	r0, r8
 8012620:	f001 fa06 	bl	8013a30 <__mcmp>
 8012624:	2800      	cmp	r0, #0
 8012626:	db25      	blt.n	8012674 <quorem+0xf4>
 8012628:	3501      	adds	r5, #1
 801262a:	4630      	mov	r0, r6
 801262c:	f04f 0c00 	mov.w	ip, #0
 8012630:	f857 2b04 	ldr.w	r2, [r7], #4
 8012634:	f8d0 e000 	ldr.w	lr, [r0]
 8012638:	b293      	uxth	r3, r2
 801263a:	ebac 0303 	sub.w	r3, ip, r3
 801263e:	0c12      	lsrs	r2, r2, #16
 8012640:	fa13 f38e 	uxtah	r3, r3, lr
 8012644:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012648:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801264c:	b29b      	uxth	r3, r3
 801264e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012652:	45b9      	cmp	r9, r7
 8012654:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012658:	f840 3b04 	str.w	r3, [r0], #4
 801265c:	d2e8      	bcs.n	8012630 <quorem+0xb0>
 801265e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8012662:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8012666:	b92a      	cbnz	r2, 8012674 <quorem+0xf4>
 8012668:	3b04      	subs	r3, #4
 801266a:	429e      	cmp	r6, r3
 801266c:	461a      	mov	r2, r3
 801266e:	d30b      	bcc.n	8012688 <quorem+0x108>
 8012670:	f8c8 4010 	str.w	r4, [r8, #16]
 8012674:	4628      	mov	r0, r5
 8012676:	b003      	add	sp, #12
 8012678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801267c:	6812      	ldr	r2, [r2, #0]
 801267e:	3b04      	subs	r3, #4
 8012680:	2a00      	cmp	r2, #0
 8012682:	d1ca      	bne.n	801261a <quorem+0x9a>
 8012684:	3c01      	subs	r4, #1
 8012686:	e7c5      	b.n	8012614 <quorem+0x94>
 8012688:	6812      	ldr	r2, [r2, #0]
 801268a:	3b04      	subs	r3, #4
 801268c:	2a00      	cmp	r2, #0
 801268e:	d1ef      	bne.n	8012670 <quorem+0xf0>
 8012690:	3c01      	subs	r4, #1
 8012692:	e7ea      	b.n	801266a <quorem+0xea>
 8012694:	2000      	movs	r0, #0
 8012696:	e7ee      	b.n	8012676 <quorem+0xf6>

08012698 <_dtoa_r>:
 8012698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801269c:	ec57 6b10 	vmov	r6, r7, d0
 80126a0:	b097      	sub	sp, #92	; 0x5c
 80126a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80126a4:	9106      	str	r1, [sp, #24]
 80126a6:	4604      	mov	r4, r0
 80126a8:	920b      	str	r2, [sp, #44]	; 0x2c
 80126aa:	9312      	str	r3, [sp, #72]	; 0x48
 80126ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80126b0:	e9cd 6700 	strd	r6, r7, [sp]
 80126b4:	b93d      	cbnz	r5, 80126c6 <_dtoa_r+0x2e>
 80126b6:	2010      	movs	r0, #16
 80126b8:	f000 ff92 	bl	80135e0 <malloc>
 80126bc:	6260      	str	r0, [r4, #36]	; 0x24
 80126be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80126c2:	6005      	str	r5, [r0, #0]
 80126c4:	60c5      	str	r5, [r0, #12]
 80126c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80126c8:	6819      	ldr	r1, [r3, #0]
 80126ca:	b151      	cbz	r1, 80126e2 <_dtoa_r+0x4a>
 80126cc:	685a      	ldr	r2, [r3, #4]
 80126ce:	604a      	str	r2, [r1, #4]
 80126d0:	2301      	movs	r3, #1
 80126d2:	4093      	lsls	r3, r2
 80126d4:	608b      	str	r3, [r1, #8]
 80126d6:	4620      	mov	r0, r4
 80126d8:	f000 ffc9 	bl	801366e <_Bfree>
 80126dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80126de:	2200      	movs	r2, #0
 80126e0:	601a      	str	r2, [r3, #0]
 80126e2:	1e3b      	subs	r3, r7, #0
 80126e4:	bfbb      	ittet	lt
 80126e6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80126ea:	9301      	strlt	r3, [sp, #4]
 80126ec:	2300      	movge	r3, #0
 80126ee:	2201      	movlt	r2, #1
 80126f0:	bfac      	ite	ge
 80126f2:	f8c8 3000 	strge.w	r3, [r8]
 80126f6:	f8c8 2000 	strlt.w	r2, [r8]
 80126fa:	4baf      	ldr	r3, [pc, #700]	; (80129b8 <_dtoa_r+0x320>)
 80126fc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012700:	ea33 0308 	bics.w	r3, r3, r8
 8012704:	d114      	bne.n	8012730 <_dtoa_r+0x98>
 8012706:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012708:	f242 730f 	movw	r3, #9999	; 0x270f
 801270c:	6013      	str	r3, [r2, #0]
 801270e:	9b00      	ldr	r3, [sp, #0]
 8012710:	b923      	cbnz	r3, 801271c <_dtoa_r+0x84>
 8012712:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8012716:	2800      	cmp	r0, #0
 8012718:	f000 8542 	beq.w	80131a0 <_dtoa_r+0xb08>
 801271c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801271e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80129cc <_dtoa_r+0x334>
 8012722:	2b00      	cmp	r3, #0
 8012724:	f000 8544 	beq.w	80131b0 <_dtoa_r+0xb18>
 8012728:	f10b 0303 	add.w	r3, fp, #3
 801272c:	f000 bd3e 	b.w	80131ac <_dtoa_r+0xb14>
 8012730:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012734:	2200      	movs	r2, #0
 8012736:	2300      	movs	r3, #0
 8012738:	4630      	mov	r0, r6
 801273a:	4639      	mov	r1, r7
 801273c:	f7ee f9ec 	bl	8000b18 <__aeabi_dcmpeq>
 8012740:	4681      	mov	r9, r0
 8012742:	b168      	cbz	r0, 8012760 <_dtoa_r+0xc8>
 8012744:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012746:	2301      	movs	r3, #1
 8012748:	6013      	str	r3, [r2, #0]
 801274a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801274c:	2b00      	cmp	r3, #0
 801274e:	f000 8524 	beq.w	801319a <_dtoa_r+0xb02>
 8012752:	4b9a      	ldr	r3, [pc, #616]	; (80129bc <_dtoa_r+0x324>)
 8012754:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012756:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 801275a:	6013      	str	r3, [r2, #0]
 801275c:	f000 bd28 	b.w	80131b0 <_dtoa_r+0xb18>
 8012760:	aa14      	add	r2, sp, #80	; 0x50
 8012762:	a915      	add	r1, sp, #84	; 0x54
 8012764:	ec47 6b10 	vmov	d0, r6, r7
 8012768:	4620      	mov	r0, r4
 801276a:	f001 f9d8 	bl	8013b1e <__d2b>
 801276e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012772:	9004      	str	r0, [sp, #16]
 8012774:	2d00      	cmp	r5, #0
 8012776:	d07c      	beq.n	8012872 <_dtoa_r+0x1da>
 8012778:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801277c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012780:	46b2      	mov	sl, r6
 8012782:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8012786:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801278a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801278e:	2200      	movs	r2, #0
 8012790:	4b8b      	ldr	r3, [pc, #556]	; (80129c0 <_dtoa_r+0x328>)
 8012792:	4650      	mov	r0, sl
 8012794:	4659      	mov	r1, fp
 8012796:	f7ed fd9f 	bl	80002d8 <__aeabi_dsub>
 801279a:	a381      	add	r3, pc, #516	; (adr r3, 80129a0 <_dtoa_r+0x308>)
 801279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127a0:	f7ed ff52 	bl	8000648 <__aeabi_dmul>
 80127a4:	a380      	add	r3, pc, #512	; (adr r3, 80129a8 <_dtoa_r+0x310>)
 80127a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127aa:	f7ed fd97 	bl	80002dc <__adddf3>
 80127ae:	4606      	mov	r6, r0
 80127b0:	4628      	mov	r0, r5
 80127b2:	460f      	mov	r7, r1
 80127b4:	f7ed fede 	bl	8000574 <__aeabi_i2d>
 80127b8:	a37d      	add	r3, pc, #500	; (adr r3, 80129b0 <_dtoa_r+0x318>)
 80127ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127be:	f7ed ff43 	bl	8000648 <__aeabi_dmul>
 80127c2:	4602      	mov	r2, r0
 80127c4:	460b      	mov	r3, r1
 80127c6:	4630      	mov	r0, r6
 80127c8:	4639      	mov	r1, r7
 80127ca:	f7ed fd87 	bl	80002dc <__adddf3>
 80127ce:	4606      	mov	r6, r0
 80127d0:	460f      	mov	r7, r1
 80127d2:	f7ee f9e9 	bl	8000ba8 <__aeabi_d2iz>
 80127d6:	2200      	movs	r2, #0
 80127d8:	4682      	mov	sl, r0
 80127da:	2300      	movs	r3, #0
 80127dc:	4630      	mov	r0, r6
 80127de:	4639      	mov	r1, r7
 80127e0:	f7ee f9a4 	bl	8000b2c <__aeabi_dcmplt>
 80127e4:	b148      	cbz	r0, 80127fa <_dtoa_r+0x162>
 80127e6:	4650      	mov	r0, sl
 80127e8:	f7ed fec4 	bl	8000574 <__aeabi_i2d>
 80127ec:	4632      	mov	r2, r6
 80127ee:	463b      	mov	r3, r7
 80127f0:	f7ee f992 	bl	8000b18 <__aeabi_dcmpeq>
 80127f4:	b908      	cbnz	r0, 80127fa <_dtoa_r+0x162>
 80127f6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80127fa:	f1ba 0f16 	cmp.w	sl, #22
 80127fe:	d859      	bhi.n	80128b4 <_dtoa_r+0x21c>
 8012800:	4970      	ldr	r1, [pc, #448]	; (80129c4 <_dtoa_r+0x32c>)
 8012802:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8012806:	e9dd 2300 	ldrd	r2, r3, [sp]
 801280a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801280e:	f7ee f9ab 	bl	8000b68 <__aeabi_dcmpgt>
 8012812:	2800      	cmp	r0, #0
 8012814:	d050      	beq.n	80128b8 <_dtoa_r+0x220>
 8012816:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801281a:	2300      	movs	r3, #0
 801281c:	930f      	str	r3, [sp, #60]	; 0x3c
 801281e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012820:	1b5d      	subs	r5, r3, r5
 8012822:	f1b5 0801 	subs.w	r8, r5, #1
 8012826:	bf49      	itett	mi
 8012828:	f1c5 0301 	rsbmi	r3, r5, #1
 801282c:	2300      	movpl	r3, #0
 801282e:	9305      	strmi	r3, [sp, #20]
 8012830:	f04f 0800 	movmi.w	r8, #0
 8012834:	bf58      	it	pl
 8012836:	9305      	strpl	r3, [sp, #20]
 8012838:	f1ba 0f00 	cmp.w	sl, #0
 801283c:	db3e      	blt.n	80128bc <_dtoa_r+0x224>
 801283e:	2300      	movs	r3, #0
 8012840:	44d0      	add	r8, sl
 8012842:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012846:	9307      	str	r3, [sp, #28]
 8012848:	9b06      	ldr	r3, [sp, #24]
 801284a:	2b09      	cmp	r3, #9
 801284c:	f200 8090 	bhi.w	8012970 <_dtoa_r+0x2d8>
 8012850:	2b05      	cmp	r3, #5
 8012852:	bfc4      	itt	gt
 8012854:	3b04      	subgt	r3, #4
 8012856:	9306      	strgt	r3, [sp, #24]
 8012858:	9b06      	ldr	r3, [sp, #24]
 801285a:	f1a3 0302 	sub.w	r3, r3, #2
 801285e:	bfcc      	ite	gt
 8012860:	2500      	movgt	r5, #0
 8012862:	2501      	movle	r5, #1
 8012864:	2b03      	cmp	r3, #3
 8012866:	f200 808f 	bhi.w	8012988 <_dtoa_r+0x2f0>
 801286a:	e8df f003 	tbb	[pc, r3]
 801286e:	7f7d      	.short	0x7f7d
 8012870:	7131      	.short	0x7131
 8012872:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8012876:	441d      	add	r5, r3
 8012878:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801287c:	2820      	cmp	r0, #32
 801287e:	dd13      	ble.n	80128a8 <_dtoa_r+0x210>
 8012880:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8012884:	9b00      	ldr	r3, [sp, #0]
 8012886:	fa08 f800 	lsl.w	r8, r8, r0
 801288a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801288e:	fa23 f000 	lsr.w	r0, r3, r0
 8012892:	ea48 0000 	orr.w	r0, r8, r0
 8012896:	f7ed fe5d 	bl	8000554 <__aeabi_ui2d>
 801289a:	2301      	movs	r3, #1
 801289c:	4682      	mov	sl, r0
 801289e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80128a2:	3d01      	subs	r5, #1
 80128a4:	9313      	str	r3, [sp, #76]	; 0x4c
 80128a6:	e772      	b.n	801278e <_dtoa_r+0xf6>
 80128a8:	9b00      	ldr	r3, [sp, #0]
 80128aa:	f1c0 0020 	rsb	r0, r0, #32
 80128ae:	fa03 f000 	lsl.w	r0, r3, r0
 80128b2:	e7f0      	b.n	8012896 <_dtoa_r+0x1fe>
 80128b4:	2301      	movs	r3, #1
 80128b6:	e7b1      	b.n	801281c <_dtoa_r+0x184>
 80128b8:	900f      	str	r0, [sp, #60]	; 0x3c
 80128ba:	e7b0      	b.n	801281e <_dtoa_r+0x186>
 80128bc:	9b05      	ldr	r3, [sp, #20]
 80128be:	eba3 030a 	sub.w	r3, r3, sl
 80128c2:	9305      	str	r3, [sp, #20]
 80128c4:	f1ca 0300 	rsb	r3, sl, #0
 80128c8:	9307      	str	r3, [sp, #28]
 80128ca:	2300      	movs	r3, #0
 80128cc:	930e      	str	r3, [sp, #56]	; 0x38
 80128ce:	e7bb      	b.n	8012848 <_dtoa_r+0x1b0>
 80128d0:	2301      	movs	r3, #1
 80128d2:	930a      	str	r3, [sp, #40]	; 0x28
 80128d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	dd59      	ble.n	801298e <_dtoa_r+0x2f6>
 80128da:	9302      	str	r3, [sp, #8]
 80128dc:	4699      	mov	r9, r3
 80128de:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80128e0:	2200      	movs	r2, #0
 80128e2:	6072      	str	r2, [r6, #4]
 80128e4:	2204      	movs	r2, #4
 80128e6:	f102 0014 	add.w	r0, r2, #20
 80128ea:	4298      	cmp	r0, r3
 80128ec:	6871      	ldr	r1, [r6, #4]
 80128ee:	d953      	bls.n	8012998 <_dtoa_r+0x300>
 80128f0:	4620      	mov	r0, r4
 80128f2:	f000 fe88 	bl	8013606 <_Balloc>
 80128f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128f8:	6030      	str	r0, [r6, #0]
 80128fa:	f1b9 0f0e 	cmp.w	r9, #14
 80128fe:	f8d3 b000 	ldr.w	fp, [r3]
 8012902:	f200 80e6 	bhi.w	8012ad2 <_dtoa_r+0x43a>
 8012906:	2d00      	cmp	r5, #0
 8012908:	f000 80e3 	beq.w	8012ad2 <_dtoa_r+0x43a>
 801290c:	ed9d 7b00 	vldr	d7, [sp]
 8012910:	f1ba 0f00 	cmp.w	sl, #0
 8012914:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012918:	dd74      	ble.n	8012a04 <_dtoa_r+0x36c>
 801291a:	4a2a      	ldr	r2, [pc, #168]	; (80129c4 <_dtoa_r+0x32c>)
 801291c:	f00a 030f 	and.w	r3, sl, #15
 8012920:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012924:	ed93 7b00 	vldr	d7, [r3]
 8012928:	ea4f 162a 	mov.w	r6, sl, asr #4
 801292c:	06f0      	lsls	r0, r6, #27
 801292e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8012932:	d565      	bpl.n	8012a00 <_dtoa_r+0x368>
 8012934:	4b24      	ldr	r3, [pc, #144]	; (80129c8 <_dtoa_r+0x330>)
 8012936:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801293a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801293e:	f7ed ffad 	bl	800089c <__aeabi_ddiv>
 8012942:	e9cd 0100 	strd	r0, r1, [sp]
 8012946:	f006 060f 	and.w	r6, r6, #15
 801294a:	2503      	movs	r5, #3
 801294c:	4f1e      	ldr	r7, [pc, #120]	; (80129c8 <_dtoa_r+0x330>)
 801294e:	e04c      	b.n	80129ea <_dtoa_r+0x352>
 8012950:	2301      	movs	r3, #1
 8012952:	930a      	str	r3, [sp, #40]	; 0x28
 8012954:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012956:	4453      	add	r3, sl
 8012958:	f103 0901 	add.w	r9, r3, #1
 801295c:	9302      	str	r3, [sp, #8]
 801295e:	464b      	mov	r3, r9
 8012960:	2b01      	cmp	r3, #1
 8012962:	bfb8      	it	lt
 8012964:	2301      	movlt	r3, #1
 8012966:	e7ba      	b.n	80128de <_dtoa_r+0x246>
 8012968:	2300      	movs	r3, #0
 801296a:	e7b2      	b.n	80128d2 <_dtoa_r+0x23a>
 801296c:	2300      	movs	r3, #0
 801296e:	e7f0      	b.n	8012952 <_dtoa_r+0x2ba>
 8012970:	2501      	movs	r5, #1
 8012972:	2300      	movs	r3, #0
 8012974:	9306      	str	r3, [sp, #24]
 8012976:	950a      	str	r5, [sp, #40]	; 0x28
 8012978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801297c:	9302      	str	r3, [sp, #8]
 801297e:	4699      	mov	r9, r3
 8012980:	2200      	movs	r2, #0
 8012982:	2312      	movs	r3, #18
 8012984:	920b      	str	r2, [sp, #44]	; 0x2c
 8012986:	e7aa      	b.n	80128de <_dtoa_r+0x246>
 8012988:	2301      	movs	r3, #1
 801298a:	930a      	str	r3, [sp, #40]	; 0x28
 801298c:	e7f4      	b.n	8012978 <_dtoa_r+0x2e0>
 801298e:	2301      	movs	r3, #1
 8012990:	9302      	str	r3, [sp, #8]
 8012992:	4699      	mov	r9, r3
 8012994:	461a      	mov	r2, r3
 8012996:	e7f5      	b.n	8012984 <_dtoa_r+0x2ec>
 8012998:	3101      	adds	r1, #1
 801299a:	6071      	str	r1, [r6, #4]
 801299c:	0052      	lsls	r2, r2, #1
 801299e:	e7a2      	b.n	80128e6 <_dtoa_r+0x24e>
 80129a0:	636f4361 	.word	0x636f4361
 80129a4:	3fd287a7 	.word	0x3fd287a7
 80129a8:	8b60c8b3 	.word	0x8b60c8b3
 80129ac:	3fc68a28 	.word	0x3fc68a28
 80129b0:	509f79fb 	.word	0x509f79fb
 80129b4:	3fd34413 	.word	0x3fd34413
 80129b8:	7ff00000 	.word	0x7ff00000
 80129bc:	08016ef5 	.word	0x08016ef5
 80129c0:	3ff80000 	.word	0x3ff80000
 80129c4:	08016d00 	.word	0x08016d00
 80129c8:	08016cd8 	.word	0x08016cd8
 80129cc:	08016c73 	.word	0x08016c73
 80129d0:	07f1      	lsls	r1, r6, #31
 80129d2:	d508      	bpl.n	80129e6 <_dtoa_r+0x34e>
 80129d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80129d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80129dc:	f7ed fe34 	bl	8000648 <__aeabi_dmul>
 80129e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80129e4:	3501      	adds	r5, #1
 80129e6:	1076      	asrs	r6, r6, #1
 80129e8:	3708      	adds	r7, #8
 80129ea:	2e00      	cmp	r6, #0
 80129ec:	d1f0      	bne.n	80129d0 <_dtoa_r+0x338>
 80129ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80129f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80129f6:	f7ed ff51 	bl	800089c <__aeabi_ddiv>
 80129fa:	e9cd 0100 	strd	r0, r1, [sp]
 80129fe:	e01a      	b.n	8012a36 <_dtoa_r+0x39e>
 8012a00:	2502      	movs	r5, #2
 8012a02:	e7a3      	b.n	801294c <_dtoa_r+0x2b4>
 8012a04:	f000 80a0 	beq.w	8012b48 <_dtoa_r+0x4b0>
 8012a08:	f1ca 0600 	rsb	r6, sl, #0
 8012a0c:	4b9f      	ldr	r3, [pc, #636]	; (8012c8c <_dtoa_r+0x5f4>)
 8012a0e:	4fa0      	ldr	r7, [pc, #640]	; (8012c90 <_dtoa_r+0x5f8>)
 8012a10:	f006 020f 	and.w	r2, r6, #15
 8012a14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012a20:	f7ed fe12 	bl	8000648 <__aeabi_dmul>
 8012a24:	e9cd 0100 	strd	r0, r1, [sp]
 8012a28:	1136      	asrs	r6, r6, #4
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	2502      	movs	r5, #2
 8012a2e:	2e00      	cmp	r6, #0
 8012a30:	d17f      	bne.n	8012b32 <_dtoa_r+0x49a>
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d1e1      	bne.n	80129fa <_dtoa_r+0x362>
 8012a36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	f000 8087 	beq.w	8012b4c <_dtoa_r+0x4b4>
 8012a3e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012a42:	2200      	movs	r2, #0
 8012a44:	4b93      	ldr	r3, [pc, #588]	; (8012c94 <_dtoa_r+0x5fc>)
 8012a46:	4630      	mov	r0, r6
 8012a48:	4639      	mov	r1, r7
 8012a4a:	f7ee f86f 	bl	8000b2c <__aeabi_dcmplt>
 8012a4e:	2800      	cmp	r0, #0
 8012a50:	d07c      	beq.n	8012b4c <_dtoa_r+0x4b4>
 8012a52:	f1b9 0f00 	cmp.w	r9, #0
 8012a56:	d079      	beq.n	8012b4c <_dtoa_r+0x4b4>
 8012a58:	9b02      	ldr	r3, [sp, #8]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	dd35      	ble.n	8012aca <_dtoa_r+0x432>
 8012a5e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8012a62:	9308      	str	r3, [sp, #32]
 8012a64:	4639      	mov	r1, r7
 8012a66:	2200      	movs	r2, #0
 8012a68:	4b8b      	ldr	r3, [pc, #556]	; (8012c98 <_dtoa_r+0x600>)
 8012a6a:	4630      	mov	r0, r6
 8012a6c:	f7ed fdec 	bl	8000648 <__aeabi_dmul>
 8012a70:	e9cd 0100 	strd	r0, r1, [sp]
 8012a74:	9f02      	ldr	r7, [sp, #8]
 8012a76:	3501      	adds	r5, #1
 8012a78:	4628      	mov	r0, r5
 8012a7a:	f7ed fd7b 	bl	8000574 <__aeabi_i2d>
 8012a7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a82:	f7ed fde1 	bl	8000648 <__aeabi_dmul>
 8012a86:	2200      	movs	r2, #0
 8012a88:	4b84      	ldr	r3, [pc, #528]	; (8012c9c <_dtoa_r+0x604>)
 8012a8a:	f7ed fc27 	bl	80002dc <__adddf3>
 8012a8e:	4605      	mov	r5, r0
 8012a90:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012a94:	2f00      	cmp	r7, #0
 8012a96:	d15d      	bne.n	8012b54 <_dtoa_r+0x4bc>
 8012a98:	2200      	movs	r2, #0
 8012a9a:	4b81      	ldr	r3, [pc, #516]	; (8012ca0 <_dtoa_r+0x608>)
 8012a9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012aa0:	f7ed fc1a 	bl	80002d8 <__aeabi_dsub>
 8012aa4:	462a      	mov	r2, r5
 8012aa6:	4633      	mov	r3, r6
 8012aa8:	e9cd 0100 	strd	r0, r1, [sp]
 8012aac:	f7ee f85c 	bl	8000b68 <__aeabi_dcmpgt>
 8012ab0:	2800      	cmp	r0, #0
 8012ab2:	f040 8288 	bne.w	8012fc6 <_dtoa_r+0x92e>
 8012ab6:	462a      	mov	r2, r5
 8012ab8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012abc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012ac0:	f7ee f834 	bl	8000b2c <__aeabi_dcmplt>
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	f040 827c 	bne.w	8012fc2 <_dtoa_r+0x92a>
 8012aca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012ace:	e9cd 2300 	strd	r2, r3, [sp]
 8012ad2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	f2c0 8150 	blt.w	8012d7a <_dtoa_r+0x6e2>
 8012ada:	f1ba 0f0e 	cmp.w	sl, #14
 8012ade:	f300 814c 	bgt.w	8012d7a <_dtoa_r+0x6e2>
 8012ae2:	4b6a      	ldr	r3, [pc, #424]	; (8012c8c <_dtoa_r+0x5f4>)
 8012ae4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012ae8:	ed93 7b00 	vldr	d7, [r3]
 8012aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012af4:	f280 80d8 	bge.w	8012ca8 <_dtoa_r+0x610>
 8012af8:	f1b9 0f00 	cmp.w	r9, #0
 8012afc:	f300 80d4 	bgt.w	8012ca8 <_dtoa_r+0x610>
 8012b00:	f040 825e 	bne.w	8012fc0 <_dtoa_r+0x928>
 8012b04:	2200      	movs	r2, #0
 8012b06:	4b66      	ldr	r3, [pc, #408]	; (8012ca0 <_dtoa_r+0x608>)
 8012b08:	ec51 0b17 	vmov	r0, r1, d7
 8012b0c:	f7ed fd9c 	bl	8000648 <__aeabi_dmul>
 8012b10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b14:	f7ee f81e 	bl	8000b54 <__aeabi_dcmpge>
 8012b18:	464f      	mov	r7, r9
 8012b1a:	464e      	mov	r6, r9
 8012b1c:	2800      	cmp	r0, #0
 8012b1e:	f040 8234 	bne.w	8012f8a <_dtoa_r+0x8f2>
 8012b22:	2331      	movs	r3, #49	; 0x31
 8012b24:	f10b 0501 	add.w	r5, fp, #1
 8012b28:	f88b 3000 	strb.w	r3, [fp]
 8012b2c:	f10a 0a01 	add.w	sl, sl, #1
 8012b30:	e22f      	b.n	8012f92 <_dtoa_r+0x8fa>
 8012b32:	07f2      	lsls	r2, r6, #31
 8012b34:	d505      	bpl.n	8012b42 <_dtoa_r+0x4aa>
 8012b36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012b3a:	f7ed fd85 	bl	8000648 <__aeabi_dmul>
 8012b3e:	3501      	adds	r5, #1
 8012b40:	2301      	movs	r3, #1
 8012b42:	1076      	asrs	r6, r6, #1
 8012b44:	3708      	adds	r7, #8
 8012b46:	e772      	b.n	8012a2e <_dtoa_r+0x396>
 8012b48:	2502      	movs	r5, #2
 8012b4a:	e774      	b.n	8012a36 <_dtoa_r+0x39e>
 8012b4c:	f8cd a020 	str.w	sl, [sp, #32]
 8012b50:	464f      	mov	r7, r9
 8012b52:	e791      	b.n	8012a78 <_dtoa_r+0x3e0>
 8012b54:	4b4d      	ldr	r3, [pc, #308]	; (8012c8c <_dtoa_r+0x5f4>)
 8012b56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012b5a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8012b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d047      	beq.n	8012bf4 <_dtoa_r+0x55c>
 8012b64:	4602      	mov	r2, r0
 8012b66:	460b      	mov	r3, r1
 8012b68:	2000      	movs	r0, #0
 8012b6a:	494e      	ldr	r1, [pc, #312]	; (8012ca4 <_dtoa_r+0x60c>)
 8012b6c:	f7ed fe96 	bl	800089c <__aeabi_ddiv>
 8012b70:	462a      	mov	r2, r5
 8012b72:	4633      	mov	r3, r6
 8012b74:	f7ed fbb0 	bl	80002d8 <__aeabi_dsub>
 8012b78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012b7c:	465d      	mov	r5, fp
 8012b7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b82:	f7ee f811 	bl	8000ba8 <__aeabi_d2iz>
 8012b86:	4606      	mov	r6, r0
 8012b88:	f7ed fcf4 	bl	8000574 <__aeabi_i2d>
 8012b8c:	4602      	mov	r2, r0
 8012b8e:	460b      	mov	r3, r1
 8012b90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b94:	f7ed fba0 	bl	80002d8 <__aeabi_dsub>
 8012b98:	3630      	adds	r6, #48	; 0x30
 8012b9a:	f805 6b01 	strb.w	r6, [r5], #1
 8012b9e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012ba2:	e9cd 0100 	strd	r0, r1, [sp]
 8012ba6:	f7ed ffc1 	bl	8000b2c <__aeabi_dcmplt>
 8012baa:	2800      	cmp	r0, #0
 8012bac:	d163      	bne.n	8012c76 <_dtoa_r+0x5de>
 8012bae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bb2:	2000      	movs	r0, #0
 8012bb4:	4937      	ldr	r1, [pc, #220]	; (8012c94 <_dtoa_r+0x5fc>)
 8012bb6:	f7ed fb8f 	bl	80002d8 <__aeabi_dsub>
 8012bba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012bbe:	f7ed ffb5 	bl	8000b2c <__aeabi_dcmplt>
 8012bc2:	2800      	cmp	r0, #0
 8012bc4:	f040 80b7 	bne.w	8012d36 <_dtoa_r+0x69e>
 8012bc8:	eba5 030b 	sub.w	r3, r5, fp
 8012bcc:	429f      	cmp	r7, r3
 8012bce:	f77f af7c 	ble.w	8012aca <_dtoa_r+0x432>
 8012bd2:	2200      	movs	r2, #0
 8012bd4:	4b30      	ldr	r3, [pc, #192]	; (8012c98 <_dtoa_r+0x600>)
 8012bd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012bda:	f7ed fd35 	bl	8000648 <__aeabi_dmul>
 8012bde:	2200      	movs	r2, #0
 8012be0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012be4:	4b2c      	ldr	r3, [pc, #176]	; (8012c98 <_dtoa_r+0x600>)
 8012be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012bea:	f7ed fd2d 	bl	8000648 <__aeabi_dmul>
 8012bee:	e9cd 0100 	strd	r0, r1, [sp]
 8012bf2:	e7c4      	b.n	8012b7e <_dtoa_r+0x4e6>
 8012bf4:	462a      	mov	r2, r5
 8012bf6:	4633      	mov	r3, r6
 8012bf8:	f7ed fd26 	bl	8000648 <__aeabi_dmul>
 8012bfc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012c00:	eb0b 0507 	add.w	r5, fp, r7
 8012c04:	465e      	mov	r6, fp
 8012c06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c0a:	f7ed ffcd 	bl	8000ba8 <__aeabi_d2iz>
 8012c0e:	4607      	mov	r7, r0
 8012c10:	f7ed fcb0 	bl	8000574 <__aeabi_i2d>
 8012c14:	3730      	adds	r7, #48	; 0x30
 8012c16:	4602      	mov	r2, r0
 8012c18:	460b      	mov	r3, r1
 8012c1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c1e:	f7ed fb5b 	bl	80002d8 <__aeabi_dsub>
 8012c22:	f806 7b01 	strb.w	r7, [r6], #1
 8012c26:	42ae      	cmp	r6, r5
 8012c28:	e9cd 0100 	strd	r0, r1, [sp]
 8012c2c:	f04f 0200 	mov.w	r2, #0
 8012c30:	d126      	bne.n	8012c80 <_dtoa_r+0x5e8>
 8012c32:	4b1c      	ldr	r3, [pc, #112]	; (8012ca4 <_dtoa_r+0x60c>)
 8012c34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012c38:	f7ed fb50 	bl	80002dc <__adddf3>
 8012c3c:	4602      	mov	r2, r0
 8012c3e:	460b      	mov	r3, r1
 8012c40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c44:	f7ed ff90 	bl	8000b68 <__aeabi_dcmpgt>
 8012c48:	2800      	cmp	r0, #0
 8012c4a:	d174      	bne.n	8012d36 <_dtoa_r+0x69e>
 8012c4c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012c50:	2000      	movs	r0, #0
 8012c52:	4914      	ldr	r1, [pc, #80]	; (8012ca4 <_dtoa_r+0x60c>)
 8012c54:	f7ed fb40 	bl	80002d8 <__aeabi_dsub>
 8012c58:	4602      	mov	r2, r0
 8012c5a:	460b      	mov	r3, r1
 8012c5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c60:	f7ed ff64 	bl	8000b2c <__aeabi_dcmplt>
 8012c64:	2800      	cmp	r0, #0
 8012c66:	f43f af30 	beq.w	8012aca <_dtoa_r+0x432>
 8012c6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012c6e:	2b30      	cmp	r3, #48	; 0x30
 8012c70:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8012c74:	d002      	beq.n	8012c7c <_dtoa_r+0x5e4>
 8012c76:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012c7a:	e04a      	b.n	8012d12 <_dtoa_r+0x67a>
 8012c7c:	4615      	mov	r5, r2
 8012c7e:	e7f4      	b.n	8012c6a <_dtoa_r+0x5d2>
 8012c80:	4b05      	ldr	r3, [pc, #20]	; (8012c98 <_dtoa_r+0x600>)
 8012c82:	f7ed fce1 	bl	8000648 <__aeabi_dmul>
 8012c86:	e9cd 0100 	strd	r0, r1, [sp]
 8012c8a:	e7bc      	b.n	8012c06 <_dtoa_r+0x56e>
 8012c8c:	08016d00 	.word	0x08016d00
 8012c90:	08016cd8 	.word	0x08016cd8
 8012c94:	3ff00000 	.word	0x3ff00000
 8012c98:	40240000 	.word	0x40240000
 8012c9c:	401c0000 	.word	0x401c0000
 8012ca0:	40140000 	.word	0x40140000
 8012ca4:	3fe00000 	.word	0x3fe00000
 8012ca8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012cac:	465d      	mov	r5, fp
 8012cae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012cb2:	4630      	mov	r0, r6
 8012cb4:	4639      	mov	r1, r7
 8012cb6:	f7ed fdf1 	bl	800089c <__aeabi_ddiv>
 8012cba:	f7ed ff75 	bl	8000ba8 <__aeabi_d2iz>
 8012cbe:	4680      	mov	r8, r0
 8012cc0:	f7ed fc58 	bl	8000574 <__aeabi_i2d>
 8012cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012cc8:	f7ed fcbe 	bl	8000648 <__aeabi_dmul>
 8012ccc:	4602      	mov	r2, r0
 8012cce:	460b      	mov	r3, r1
 8012cd0:	4630      	mov	r0, r6
 8012cd2:	4639      	mov	r1, r7
 8012cd4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012cd8:	f7ed fafe 	bl	80002d8 <__aeabi_dsub>
 8012cdc:	f805 6b01 	strb.w	r6, [r5], #1
 8012ce0:	eba5 060b 	sub.w	r6, r5, fp
 8012ce4:	45b1      	cmp	r9, r6
 8012ce6:	4602      	mov	r2, r0
 8012ce8:	460b      	mov	r3, r1
 8012cea:	d139      	bne.n	8012d60 <_dtoa_r+0x6c8>
 8012cec:	f7ed faf6 	bl	80002dc <__adddf3>
 8012cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012cf4:	4606      	mov	r6, r0
 8012cf6:	460f      	mov	r7, r1
 8012cf8:	f7ed ff36 	bl	8000b68 <__aeabi_dcmpgt>
 8012cfc:	b9c8      	cbnz	r0, 8012d32 <_dtoa_r+0x69a>
 8012cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012d02:	4630      	mov	r0, r6
 8012d04:	4639      	mov	r1, r7
 8012d06:	f7ed ff07 	bl	8000b18 <__aeabi_dcmpeq>
 8012d0a:	b110      	cbz	r0, 8012d12 <_dtoa_r+0x67a>
 8012d0c:	f018 0f01 	tst.w	r8, #1
 8012d10:	d10f      	bne.n	8012d32 <_dtoa_r+0x69a>
 8012d12:	9904      	ldr	r1, [sp, #16]
 8012d14:	4620      	mov	r0, r4
 8012d16:	f000 fcaa 	bl	801366e <_Bfree>
 8012d1a:	2300      	movs	r3, #0
 8012d1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012d1e:	702b      	strb	r3, [r5, #0]
 8012d20:	f10a 0301 	add.w	r3, sl, #1
 8012d24:	6013      	str	r3, [r2, #0]
 8012d26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	f000 8241 	beq.w	80131b0 <_dtoa_r+0xb18>
 8012d2e:	601d      	str	r5, [r3, #0]
 8012d30:	e23e      	b.n	80131b0 <_dtoa_r+0xb18>
 8012d32:	f8cd a020 	str.w	sl, [sp, #32]
 8012d36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012d3a:	2a39      	cmp	r2, #57	; 0x39
 8012d3c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8012d40:	d108      	bne.n	8012d54 <_dtoa_r+0x6bc>
 8012d42:	459b      	cmp	fp, r3
 8012d44:	d10a      	bne.n	8012d5c <_dtoa_r+0x6c4>
 8012d46:	9b08      	ldr	r3, [sp, #32]
 8012d48:	3301      	adds	r3, #1
 8012d4a:	9308      	str	r3, [sp, #32]
 8012d4c:	2330      	movs	r3, #48	; 0x30
 8012d4e:	f88b 3000 	strb.w	r3, [fp]
 8012d52:	465b      	mov	r3, fp
 8012d54:	781a      	ldrb	r2, [r3, #0]
 8012d56:	3201      	adds	r2, #1
 8012d58:	701a      	strb	r2, [r3, #0]
 8012d5a:	e78c      	b.n	8012c76 <_dtoa_r+0x5de>
 8012d5c:	461d      	mov	r5, r3
 8012d5e:	e7ea      	b.n	8012d36 <_dtoa_r+0x69e>
 8012d60:	2200      	movs	r2, #0
 8012d62:	4b9b      	ldr	r3, [pc, #620]	; (8012fd0 <_dtoa_r+0x938>)
 8012d64:	f7ed fc70 	bl	8000648 <__aeabi_dmul>
 8012d68:	2200      	movs	r2, #0
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	4606      	mov	r6, r0
 8012d6e:	460f      	mov	r7, r1
 8012d70:	f7ed fed2 	bl	8000b18 <__aeabi_dcmpeq>
 8012d74:	2800      	cmp	r0, #0
 8012d76:	d09a      	beq.n	8012cae <_dtoa_r+0x616>
 8012d78:	e7cb      	b.n	8012d12 <_dtoa_r+0x67a>
 8012d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d7c:	2a00      	cmp	r2, #0
 8012d7e:	f000 808b 	beq.w	8012e98 <_dtoa_r+0x800>
 8012d82:	9a06      	ldr	r2, [sp, #24]
 8012d84:	2a01      	cmp	r2, #1
 8012d86:	dc6e      	bgt.n	8012e66 <_dtoa_r+0x7ce>
 8012d88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012d8a:	2a00      	cmp	r2, #0
 8012d8c:	d067      	beq.n	8012e5e <_dtoa_r+0x7c6>
 8012d8e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012d92:	9f07      	ldr	r7, [sp, #28]
 8012d94:	9d05      	ldr	r5, [sp, #20]
 8012d96:	9a05      	ldr	r2, [sp, #20]
 8012d98:	2101      	movs	r1, #1
 8012d9a:	441a      	add	r2, r3
 8012d9c:	4620      	mov	r0, r4
 8012d9e:	9205      	str	r2, [sp, #20]
 8012da0:	4498      	add	r8, r3
 8012da2:	f000 fd04 	bl	80137ae <__i2b>
 8012da6:	4606      	mov	r6, r0
 8012da8:	2d00      	cmp	r5, #0
 8012daa:	dd0c      	ble.n	8012dc6 <_dtoa_r+0x72e>
 8012dac:	f1b8 0f00 	cmp.w	r8, #0
 8012db0:	dd09      	ble.n	8012dc6 <_dtoa_r+0x72e>
 8012db2:	4545      	cmp	r5, r8
 8012db4:	9a05      	ldr	r2, [sp, #20]
 8012db6:	462b      	mov	r3, r5
 8012db8:	bfa8      	it	ge
 8012dba:	4643      	movge	r3, r8
 8012dbc:	1ad2      	subs	r2, r2, r3
 8012dbe:	9205      	str	r2, [sp, #20]
 8012dc0:	1aed      	subs	r5, r5, r3
 8012dc2:	eba8 0803 	sub.w	r8, r8, r3
 8012dc6:	9b07      	ldr	r3, [sp, #28]
 8012dc8:	b1eb      	cbz	r3, 8012e06 <_dtoa_r+0x76e>
 8012dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d067      	beq.n	8012ea0 <_dtoa_r+0x808>
 8012dd0:	b18f      	cbz	r7, 8012df6 <_dtoa_r+0x75e>
 8012dd2:	4631      	mov	r1, r6
 8012dd4:	463a      	mov	r2, r7
 8012dd6:	4620      	mov	r0, r4
 8012dd8:	f000 fd88 	bl	80138ec <__pow5mult>
 8012ddc:	9a04      	ldr	r2, [sp, #16]
 8012dde:	4601      	mov	r1, r0
 8012de0:	4606      	mov	r6, r0
 8012de2:	4620      	mov	r0, r4
 8012de4:	f000 fcec 	bl	80137c0 <__multiply>
 8012de8:	9904      	ldr	r1, [sp, #16]
 8012dea:	9008      	str	r0, [sp, #32]
 8012dec:	4620      	mov	r0, r4
 8012dee:	f000 fc3e 	bl	801366e <_Bfree>
 8012df2:	9b08      	ldr	r3, [sp, #32]
 8012df4:	9304      	str	r3, [sp, #16]
 8012df6:	9b07      	ldr	r3, [sp, #28]
 8012df8:	1bda      	subs	r2, r3, r7
 8012dfa:	d004      	beq.n	8012e06 <_dtoa_r+0x76e>
 8012dfc:	9904      	ldr	r1, [sp, #16]
 8012dfe:	4620      	mov	r0, r4
 8012e00:	f000 fd74 	bl	80138ec <__pow5mult>
 8012e04:	9004      	str	r0, [sp, #16]
 8012e06:	2101      	movs	r1, #1
 8012e08:	4620      	mov	r0, r4
 8012e0a:	f000 fcd0 	bl	80137ae <__i2b>
 8012e0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012e10:	4607      	mov	r7, r0
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	f000 81d0 	beq.w	80131b8 <_dtoa_r+0xb20>
 8012e18:	461a      	mov	r2, r3
 8012e1a:	4601      	mov	r1, r0
 8012e1c:	4620      	mov	r0, r4
 8012e1e:	f000 fd65 	bl	80138ec <__pow5mult>
 8012e22:	9b06      	ldr	r3, [sp, #24]
 8012e24:	2b01      	cmp	r3, #1
 8012e26:	4607      	mov	r7, r0
 8012e28:	dc40      	bgt.n	8012eac <_dtoa_r+0x814>
 8012e2a:	9b00      	ldr	r3, [sp, #0]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d139      	bne.n	8012ea4 <_dtoa_r+0x80c>
 8012e30:	9b01      	ldr	r3, [sp, #4]
 8012e32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d136      	bne.n	8012ea8 <_dtoa_r+0x810>
 8012e3a:	9b01      	ldr	r3, [sp, #4]
 8012e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012e40:	0d1b      	lsrs	r3, r3, #20
 8012e42:	051b      	lsls	r3, r3, #20
 8012e44:	b12b      	cbz	r3, 8012e52 <_dtoa_r+0x7ba>
 8012e46:	9b05      	ldr	r3, [sp, #20]
 8012e48:	3301      	adds	r3, #1
 8012e4a:	9305      	str	r3, [sp, #20]
 8012e4c:	f108 0801 	add.w	r8, r8, #1
 8012e50:	2301      	movs	r3, #1
 8012e52:	9307      	str	r3, [sp, #28]
 8012e54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d12a      	bne.n	8012eb0 <_dtoa_r+0x818>
 8012e5a:	2001      	movs	r0, #1
 8012e5c:	e030      	b.n	8012ec0 <_dtoa_r+0x828>
 8012e5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012e60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012e64:	e795      	b.n	8012d92 <_dtoa_r+0x6fa>
 8012e66:	9b07      	ldr	r3, [sp, #28]
 8012e68:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8012e6c:	42bb      	cmp	r3, r7
 8012e6e:	bfbf      	itttt	lt
 8012e70:	9b07      	ldrlt	r3, [sp, #28]
 8012e72:	9707      	strlt	r7, [sp, #28]
 8012e74:	1afa      	sublt	r2, r7, r3
 8012e76:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8012e78:	bfbb      	ittet	lt
 8012e7a:	189b      	addlt	r3, r3, r2
 8012e7c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012e7e:	1bdf      	subge	r7, r3, r7
 8012e80:	2700      	movlt	r7, #0
 8012e82:	f1b9 0f00 	cmp.w	r9, #0
 8012e86:	bfb5      	itete	lt
 8012e88:	9b05      	ldrlt	r3, [sp, #20]
 8012e8a:	9d05      	ldrge	r5, [sp, #20]
 8012e8c:	eba3 0509 	sublt.w	r5, r3, r9
 8012e90:	464b      	movge	r3, r9
 8012e92:	bfb8      	it	lt
 8012e94:	2300      	movlt	r3, #0
 8012e96:	e77e      	b.n	8012d96 <_dtoa_r+0x6fe>
 8012e98:	9f07      	ldr	r7, [sp, #28]
 8012e9a:	9d05      	ldr	r5, [sp, #20]
 8012e9c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8012e9e:	e783      	b.n	8012da8 <_dtoa_r+0x710>
 8012ea0:	9a07      	ldr	r2, [sp, #28]
 8012ea2:	e7ab      	b.n	8012dfc <_dtoa_r+0x764>
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	e7d4      	b.n	8012e52 <_dtoa_r+0x7ba>
 8012ea8:	9b00      	ldr	r3, [sp, #0]
 8012eaa:	e7d2      	b.n	8012e52 <_dtoa_r+0x7ba>
 8012eac:	2300      	movs	r3, #0
 8012eae:	9307      	str	r3, [sp, #28]
 8012eb0:	693b      	ldr	r3, [r7, #16]
 8012eb2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012eb6:	6918      	ldr	r0, [r3, #16]
 8012eb8:	f000 fc2b 	bl	8013712 <__hi0bits>
 8012ebc:	f1c0 0020 	rsb	r0, r0, #32
 8012ec0:	4440      	add	r0, r8
 8012ec2:	f010 001f 	ands.w	r0, r0, #31
 8012ec6:	d047      	beq.n	8012f58 <_dtoa_r+0x8c0>
 8012ec8:	f1c0 0320 	rsb	r3, r0, #32
 8012ecc:	2b04      	cmp	r3, #4
 8012ece:	dd3b      	ble.n	8012f48 <_dtoa_r+0x8b0>
 8012ed0:	9b05      	ldr	r3, [sp, #20]
 8012ed2:	f1c0 001c 	rsb	r0, r0, #28
 8012ed6:	4403      	add	r3, r0
 8012ed8:	9305      	str	r3, [sp, #20]
 8012eda:	4405      	add	r5, r0
 8012edc:	4480      	add	r8, r0
 8012ede:	9b05      	ldr	r3, [sp, #20]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	dd05      	ble.n	8012ef0 <_dtoa_r+0x858>
 8012ee4:	461a      	mov	r2, r3
 8012ee6:	9904      	ldr	r1, [sp, #16]
 8012ee8:	4620      	mov	r0, r4
 8012eea:	f000 fd4d 	bl	8013988 <__lshift>
 8012eee:	9004      	str	r0, [sp, #16]
 8012ef0:	f1b8 0f00 	cmp.w	r8, #0
 8012ef4:	dd05      	ble.n	8012f02 <_dtoa_r+0x86a>
 8012ef6:	4639      	mov	r1, r7
 8012ef8:	4642      	mov	r2, r8
 8012efa:	4620      	mov	r0, r4
 8012efc:	f000 fd44 	bl	8013988 <__lshift>
 8012f00:	4607      	mov	r7, r0
 8012f02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012f04:	b353      	cbz	r3, 8012f5c <_dtoa_r+0x8c4>
 8012f06:	4639      	mov	r1, r7
 8012f08:	9804      	ldr	r0, [sp, #16]
 8012f0a:	f000 fd91 	bl	8013a30 <__mcmp>
 8012f0e:	2800      	cmp	r0, #0
 8012f10:	da24      	bge.n	8012f5c <_dtoa_r+0x8c4>
 8012f12:	2300      	movs	r3, #0
 8012f14:	220a      	movs	r2, #10
 8012f16:	9904      	ldr	r1, [sp, #16]
 8012f18:	4620      	mov	r0, r4
 8012f1a:	f000 fbbf 	bl	801369c <__multadd>
 8012f1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f20:	9004      	str	r0, [sp, #16]
 8012f22:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	f000 814d 	beq.w	80131c6 <_dtoa_r+0xb2e>
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	4631      	mov	r1, r6
 8012f30:	220a      	movs	r2, #10
 8012f32:	4620      	mov	r0, r4
 8012f34:	f000 fbb2 	bl	801369c <__multadd>
 8012f38:	9b02      	ldr	r3, [sp, #8]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	4606      	mov	r6, r0
 8012f3e:	dc4f      	bgt.n	8012fe0 <_dtoa_r+0x948>
 8012f40:	9b06      	ldr	r3, [sp, #24]
 8012f42:	2b02      	cmp	r3, #2
 8012f44:	dd4c      	ble.n	8012fe0 <_dtoa_r+0x948>
 8012f46:	e011      	b.n	8012f6c <_dtoa_r+0x8d4>
 8012f48:	d0c9      	beq.n	8012ede <_dtoa_r+0x846>
 8012f4a:	9a05      	ldr	r2, [sp, #20]
 8012f4c:	331c      	adds	r3, #28
 8012f4e:	441a      	add	r2, r3
 8012f50:	9205      	str	r2, [sp, #20]
 8012f52:	441d      	add	r5, r3
 8012f54:	4498      	add	r8, r3
 8012f56:	e7c2      	b.n	8012ede <_dtoa_r+0x846>
 8012f58:	4603      	mov	r3, r0
 8012f5a:	e7f6      	b.n	8012f4a <_dtoa_r+0x8b2>
 8012f5c:	f1b9 0f00 	cmp.w	r9, #0
 8012f60:	dc38      	bgt.n	8012fd4 <_dtoa_r+0x93c>
 8012f62:	9b06      	ldr	r3, [sp, #24]
 8012f64:	2b02      	cmp	r3, #2
 8012f66:	dd35      	ble.n	8012fd4 <_dtoa_r+0x93c>
 8012f68:	f8cd 9008 	str.w	r9, [sp, #8]
 8012f6c:	9b02      	ldr	r3, [sp, #8]
 8012f6e:	b963      	cbnz	r3, 8012f8a <_dtoa_r+0x8f2>
 8012f70:	4639      	mov	r1, r7
 8012f72:	2205      	movs	r2, #5
 8012f74:	4620      	mov	r0, r4
 8012f76:	f000 fb91 	bl	801369c <__multadd>
 8012f7a:	4601      	mov	r1, r0
 8012f7c:	4607      	mov	r7, r0
 8012f7e:	9804      	ldr	r0, [sp, #16]
 8012f80:	f000 fd56 	bl	8013a30 <__mcmp>
 8012f84:	2800      	cmp	r0, #0
 8012f86:	f73f adcc 	bgt.w	8012b22 <_dtoa_r+0x48a>
 8012f8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f8c:	465d      	mov	r5, fp
 8012f8e:	ea6f 0a03 	mvn.w	sl, r3
 8012f92:	f04f 0900 	mov.w	r9, #0
 8012f96:	4639      	mov	r1, r7
 8012f98:	4620      	mov	r0, r4
 8012f9a:	f000 fb68 	bl	801366e <_Bfree>
 8012f9e:	2e00      	cmp	r6, #0
 8012fa0:	f43f aeb7 	beq.w	8012d12 <_dtoa_r+0x67a>
 8012fa4:	f1b9 0f00 	cmp.w	r9, #0
 8012fa8:	d005      	beq.n	8012fb6 <_dtoa_r+0x91e>
 8012faa:	45b1      	cmp	r9, r6
 8012fac:	d003      	beq.n	8012fb6 <_dtoa_r+0x91e>
 8012fae:	4649      	mov	r1, r9
 8012fb0:	4620      	mov	r0, r4
 8012fb2:	f000 fb5c 	bl	801366e <_Bfree>
 8012fb6:	4631      	mov	r1, r6
 8012fb8:	4620      	mov	r0, r4
 8012fba:	f000 fb58 	bl	801366e <_Bfree>
 8012fbe:	e6a8      	b.n	8012d12 <_dtoa_r+0x67a>
 8012fc0:	2700      	movs	r7, #0
 8012fc2:	463e      	mov	r6, r7
 8012fc4:	e7e1      	b.n	8012f8a <_dtoa_r+0x8f2>
 8012fc6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012fca:	463e      	mov	r6, r7
 8012fcc:	e5a9      	b.n	8012b22 <_dtoa_r+0x48a>
 8012fce:	bf00      	nop
 8012fd0:	40240000 	.word	0x40240000
 8012fd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fd6:	f8cd 9008 	str.w	r9, [sp, #8]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	f000 80fa 	beq.w	80131d4 <_dtoa_r+0xb3c>
 8012fe0:	2d00      	cmp	r5, #0
 8012fe2:	dd05      	ble.n	8012ff0 <_dtoa_r+0x958>
 8012fe4:	4631      	mov	r1, r6
 8012fe6:	462a      	mov	r2, r5
 8012fe8:	4620      	mov	r0, r4
 8012fea:	f000 fccd 	bl	8013988 <__lshift>
 8012fee:	4606      	mov	r6, r0
 8012ff0:	9b07      	ldr	r3, [sp, #28]
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d04c      	beq.n	8013090 <_dtoa_r+0x9f8>
 8012ff6:	6871      	ldr	r1, [r6, #4]
 8012ff8:	4620      	mov	r0, r4
 8012ffa:	f000 fb04 	bl	8013606 <_Balloc>
 8012ffe:	6932      	ldr	r2, [r6, #16]
 8013000:	3202      	adds	r2, #2
 8013002:	4605      	mov	r5, r0
 8013004:	0092      	lsls	r2, r2, #2
 8013006:	f106 010c 	add.w	r1, r6, #12
 801300a:	300c      	adds	r0, #12
 801300c:	f000 faf0 	bl	80135f0 <memcpy>
 8013010:	2201      	movs	r2, #1
 8013012:	4629      	mov	r1, r5
 8013014:	4620      	mov	r0, r4
 8013016:	f000 fcb7 	bl	8013988 <__lshift>
 801301a:	9b00      	ldr	r3, [sp, #0]
 801301c:	f8cd b014 	str.w	fp, [sp, #20]
 8013020:	f003 0301 	and.w	r3, r3, #1
 8013024:	46b1      	mov	r9, r6
 8013026:	9307      	str	r3, [sp, #28]
 8013028:	4606      	mov	r6, r0
 801302a:	4639      	mov	r1, r7
 801302c:	9804      	ldr	r0, [sp, #16]
 801302e:	f7ff faa7 	bl	8012580 <quorem>
 8013032:	4649      	mov	r1, r9
 8013034:	4605      	mov	r5, r0
 8013036:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801303a:	9804      	ldr	r0, [sp, #16]
 801303c:	f000 fcf8 	bl	8013a30 <__mcmp>
 8013040:	4632      	mov	r2, r6
 8013042:	9000      	str	r0, [sp, #0]
 8013044:	4639      	mov	r1, r7
 8013046:	4620      	mov	r0, r4
 8013048:	f000 fd0c 	bl	8013a64 <__mdiff>
 801304c:	68c3      	ldr	r3, [r0, #12]
 801304e:	4602      	mov	r2, r0
 8013050:	bb03      	cbnz	r3, 8013094 <_dtoa_r+0x9fc>
 8013052:	4601      	mov	r1, r0
 8013054:	9008      	str	r0, [sp, #32]
 8013056:	9804      	ldr	r0, [sp, #16]
 8013058:	f000 fcea 	bl	8013a30 <__mcmp>
 801305c:	9a08      	ldr	r2, [sp, #32]
 801305e:	4603      	mov	r3, r0
 8013060:	4611      	mov	r1, r2
 8013062:	4620      	mov	r0, r4
 8013064:	9308      	str	r3, [sp, #32]
 8013066:	f000 fb02 	bl	801366e <_Bfree>
 801306a:	9b08      	ldr	r3, [sp, #32]
 801306c:	b9a3      	cbnz	r3, 8013098 <_dtoa_r+0xa00>
 801306e:	9a06      	ldr	r2, [sp, #24]
 8013070:	b992      	cbnz	r2, 8013098 <_dtoa_r+0xa00>
 8013072:	9a07      	ldr	r2, [sp, #28]
 8013074:	b982      	cbnz	r2, 8013098 <_dtoa_r+0xa00>
 8013076:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801307a:	d029      	beq.n	80130d0 <_dtoa_r+0xa38>
 801307c:	9b00      	ldr	r3, [sp, #0]
 801307e:	2b00      	cmp	r3, #0
 8013080:	dd01      	ble.n	8013086 <_dtoa_r+0x9ee>
 8013082:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8013086:	9b05      	ldr	r3, [sp, #20]
 8013088:	1c5d      	adds	r5, r3, #1
 801308a:	f883 8000 	strb.w	r8, [r3]
 801308e:	e782      	b.n	8012f96 <_dtoa_r+0x8fe>
 8013090:	4630      	mov	r0, r6
 8013092:	e7c2      	b.n	801301a <_dtoa_r+0x982>
 8013094:	2301      	movs	r3, #1
 8013096:	e7e3      	b.n	8013060 <_dtoa_r+0x9c8>
 8013098:	9a00      	ldr	r2, [sp, #0]
 801309a:	2a00      	cmp	r2, #0
 801309c:	db04      	blt.n	80130a8 <_dtoa_r+0xa10>
 801309e:	d125      	bne.n	80130ec <_dtoa_r+0xa54>
 80130a0:	9a06      	ldr	r2, [sp, #24]
 80130a2:	bb1a      	cbnz	r2, 80130ec <_dtoa_r+0xa54>
 80130a4:	9a07      	ldr	r2, [sp, #28]
 80130a6:	bb0a      	cbnz	r2, 80130ec <_dtoa_r+0xa54>
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	ddec      	ble.n	8013086 <_dtoa_r+0x9ee>
 80130ac:	2201      	movs	r2, #1
 80130ae:	9904      	ldr	r1, [sp, #16]
 80130b0:	4620      	mov	r0, r4
 80130b2:	f000 fc69 	bl	8013988 <__lshift>
 80130b6:	4639      	mov	r1, r7
 80130b8:	9004      	str	r0, [sp, #16]
 80130ba:	f000 fcb9 	bl	8013a30 <__mcmp>
 80130be:	2800      	cmp	r0, #0
 80130c0:	dc03      	bgt.n	80130ca <_dtoa_r+0xa32>
 80130c2:	d1e0      	bne.n	8013086 <_dtoa_r+0x9ee>
 80130c4:	f018 0f01 	tst.w	r8, #1
 80130c8:	d0dd      	beq.n	8013086 <_dtoa_r+0x9ee>
 80130ca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80130ce:	d1d8      	bne.n	8013082 <_dtoa_r+0x9ea>
 80130d0:	9b05      	ldr	r3, [sp, #20]
 80130d2:	9a05      	ldr	r2, [sp, #20]
 80130d4:	1c5d      	adds	r5, r3, #1
 80130d6:	2339      	movs	r3, #57	; 0x39
 80130d8:	7013      	strb	r3, [r2, #0]
 80130da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80130de:	2b39      	cmp	r3, #57	; 0x39
 80130e0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80130e4:	d04f      	beq.n	8013186 <_dtoa_r+0xaee>
 80130e6:	3301      	adds	r3, #1
 80130e8:	7013      	strb	r3, [r2, #0]
 80130ea:	e754      	b.n	8012f96 <_dtoa_r+0x8fe>
 80130ec:	9a05      	ldr	r2, [sp, #20]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	f102 0501 	add.w	r5, r2, #1
 80130f4:	dd06      	ble.n	8013104 <_dtoa_r+0xa6c>
 80130f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80130fa:	d0e9      	beq.n	80130d0 <_dtoa_r+0xa38>
 80130fc:	f108 0801 	add.w	r8, r8, #1
 8013100:	9b05      	ldr	r3, [sp, #20]
 8013102:	e7c2      	b.n	801308a <_dtoa_r+0x9f2>
 8013104:	9a02      	ldr	r2, [sp, #8]
 8013106:	f805 8c01 	strb.w	r8, [r5, #-1]
 801310a:	eba5 030b 	sub.w	r3, r5, fp
 801310e:	4293      	cmp	r3, r2
 8013110:	d021      	beq.n	8013156 <_dtoa_r+0xabe>
 8013112:	2300      	movs	r3, #0
 8013114:	220a      	movs	r2, #10
 8013116:	9904      	ldr	r1, [sp, #16]
 8013118:	4620      	mov	r0, r4
 801311a:	f000 fabf 	bl	801369c <__multadd>
 801311e:	45b1      	cmp	r9, r6
 8013120:	9004      	str	r0, [sp, #16]
 8013122:	f04f 0300 	mov.w	r3, #0
 8013126:	f04f 020a 	mov.w	r2, #10
 801312a:	4649      	mov	r1, r9
 801312c:	4620      	mov	r0, r4
 801312e:	d105      	bne.n	801313c <_dtoa_r+0xaa4>
 8013130:	f000 fab4 	bl	801369c <__multadd>
 8013134:	4681      	mov	r9, r0
 8013136:	4606      	mov	r6, r0
 8013138:	9505      	str	r5, [sp, #20]
 801313a:	e776      	b.n	801302a <_dtoa_r+0x992>
 801313c:	f000 faae 	bl	801369c <__multadd>
 8013140:	4631      	mov	r1, r6
 8013142:	4681      	mov	r9, r0
 8013144:	2300      	movs	r3, #0
 8013146:	220a      	movs	r2, #10
 8013148:	4620      	mov	r0, r4
 801314a:	f000 faa7 	bl	801369c <__multadd>
 801314e:	4606      	mov	r6, r0
 8013150:	e7f2      	b.n	8013138 <_dtoa_r+0xaa0>
 8013152:	f04f 0900 	mov.w	r9, #0
 8013156:	2201      	movs	r2, #1
 8013158:	9904      	ldr	r1, [sp, #16]
 801315a:	4620      	mov	r0, r4
 801315c:	f000 fc14 	bl	8013988 <__lshift>
 8013160:	4639      	mov	r1, r7
 8013162:	9004      	str	r0, [sp, #16]
 8013164:	f000 fc64 	bl	8013a30 <__mcmp>
 8013168:	2800      	cmp	r0, #0
 801316a:	dcb6      	bgt.n	80130da <_dtoa_r+0xa42>
 801316c:	d102      	bne.n	8013174 <_dtoa_r+0xadc>
 801316e:	f018 0f01 	tst.w	r8, #1
 8013172:	d1b2      	bne.n	80130da <_dtoa_r+0xa42>
 8013174:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013178:	2b30      	cmp	r3, #48	; 0x30
 801317a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 801317e:	f47f af0a 	bne.w	8012f96 <_dtoa_r+0x8fe>
 8013182:	4615      	mov	r5, r2
 8013184:	e7f6      	b.n	8013174 <_dtoa_r+0xadc>
 8013186:	4593      	cmp	fp, r2
 8013188:	d105      	bne.n	8013196 <_dtoa_r+0xafe>
 801318a:	2331      	movs	r3, #49	; 0x31
 801318c:	f10a 0a01 	add.w	sl, sl, #1
 8013190:	f88b 3000 	strb.w	r3, [fp]
 8013194:	e6ff      	b.n	8012f96 <_dtoa_r+0x8fe>
 8013196:	4615      	mov	r5, r2
 8013198:	e79f      	b.n	80130da <_dtoa_r+0xa42>
 801319a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8013200 <_dtoa_r+0xb68>
 801319e:	e007      	b.n	80131b0 <_dtoa_r+0xb18>
 80131a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80131a2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8013204 <_dtoa_r+0xb6c>
 80131a6:	b11b      	cbz	r3, 80131b0 <_dtoa_r+0xb18>
 80131a8:	f10b 0308 	add.w	r3, fp, #8
 80131ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80131ae:	6013      	str	r3, [r2, #0]
 80131b0:	4658      	mov	r0, fp
 80131b2:	b017      	add	sp, #92	; 0x5c
 80131b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131b8:	9b06      	ldr	r3, [sp, #24]
 80131ba:	2b01      	cmp	r3, #1
 80131bc:	f77f ae35 	ble.w	8012e2a <_dtoa_r+0x792>
 80131c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80131c2:	9307      	str	r3, [sp, #28]
 80131c4:	e649      	b.n	8012e5a <_dtoa_r+0x7c2>
 80131c6:	9b02      	ldr	r3, [sp, #8]
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	dc03      	bgt.n	80131d4 <_dtoa_r+0xb3c>
 80131cc:	9b06      	ldr	r3, [sp, #24]
 80131ce:	2b02      	cmp	r3, #2
 80131d0:	f73f aecc 	bgt.w	8012f6c <_dtoa_r+0x8d4>
 80131d4:	465d      	mov	r5, fp
 80131d6:	4639      	mov	r1, r7
 80131d8:	9804      	ldr	r0, [sp, #16]
 80131da:	f7ff f9d1 	bl	8012580 <quorem>
 80131de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80131e2:	f805 8b01 	strb.w	r8, [r5], #1
 80131e6:	9a02      	ldr	r2, [sp, #8]
 80131e8:	eba5 030b 	sub.w	r3, r5, fp
 80131ec:	429a      	cmp	r2, r3
 80131ee:	ddb0      	ble.n	8013152 <_dtoa_r+0xaba>
 80131f0:	2300      	movs	r3, #0
 80131f2:	220a      	movs	r2, #10
 80131f4:	9904      	ldr	r1, [sp, #16]
 80131f6:	4620      	mov	r0, r4
 80131f8:	f000 fa50 	bl	801369c <__multadd>
 80131fc:	9004      	str	r0, [sp, #16]
 80131fe:	e7ea      	b.n	80131d6 <_dtoa_r+0xb3e>
 8013200:	08016ef4 	.word	0x08016ef4
 8013204:	08016c6a 	.word	0x08016c6a

08013208 <__sflush_r>:
 8013208:	898a      	ldrh	r2, [r1, #12]
 801320a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801320e:	4605      	mov	r5, r0
 8013210:	0710      	lsls	r0, r2, #28
 8013212:	460c      	mov	r4, r1
 8013214:	d458      	bmi.n	80132c8 <__sflush_r+0xc0>
 8013216:	684b      	ldr	r3, [r1, #4]
 8013218:	2b00      	cmp	r3, #0
 801321a:	dc05      	bgt.n	8013228 <__sflush_r+0x20>
 801321c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801321e:	2b00      	cmp	r3, #0
 8013220:	dc02      	bgt.n	8013228 <__sflush_r+0x20>
 8013222:	2000      	movs	r0, #0
 8013224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013228:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801322a:	2e00      	cmp	r6, #0
 801322c:	d0f9      	beq.n	8013222 <__sflush_r+0x1a>
 801322e:	2300      	movs	r3, #0
 8013230:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013234:	682f      	ldr	r7, [r5, #0]
 8013236:	6a21      	ldr	r1, [r4, #32]
 8013238:	602b      	str	r3, [r5, #0]
 801323a:	d032      	beq.n	80132a2 <__sflush_r+0x9a>
 801323c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801323e:	89a3      	ldrh	r3, [r4, #12]
 8013240:	075a      	lsls	r2, r3, #29
 8013242:	d505      	bpl.n	8013250 <__sflush_r+0x48>
 8013244:	6863      	ldr	r3, [r4, #4]
 8013246:	1ac0      	subs	r0, r0, r3
 8013248:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801324a:	b10b      	cbz	r3, 8013250 <__sflush_r+0x48>
 801324c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801324e:	1ac0      	subs	r0, r0, r3
 8013250:	2300      	movs	r3, #0
 8013252:	4602      	mov	r2, r0
 8013254:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013256:	6a21      	ldr	r1, [r4, #32]
 8013258:	4628      	mov	r0, r5
 801325a:	47b0      	blx	r6
 801325c:	1c43      	adds	r3, r0, #1
 801325e:	89a3      	ldrh	r3, [r4, #12]
 8013260:	d106      	bne.n	8013270 <__sflush_r+0x68>
 8013262:	6829      	ldr	r1, [r5, #0]
 8013264:	291d      	cmp	r1, #29
 8013266:	d848      	bhi.n	80132fa <__sflush_r+0xf2>
 8013268:	4a29      	ldr	r2, [pc, #164]	; (8013310 <__sflush_r+0x108>)
 801326a:	40ca      	lsrs	r2, r1
 801326c:	07d6      	lsls	r6, r2, #31
 801326e:	d544      	bpl.n	80132fa <__sflush_r+0xf2>
 8013270:	2200      	movs	r2, #0
 8013272:	6062      	str	r2, [r4, #4]
 8013274:	04d9      	lsls	r1, r3, #19
 8013276:	6922      	ldr	r2, [r4, #16]
 8013278:	6022      	str	r2, [r4, #0]
 801327a:	d504      	bpl.n	8013286 <__sflush_r+0x7e>
 801327c:	1c42      	adds	r2, r0, #1
 801327e:	d101      	bne.n	8013284 <__sflush_r+0x7c>
 8013280:	682b      	ldr	r3, [r5, #0]
 8013282:	b903      	cbnz	r3, 8013286 <__sflush_r+0x7e>
 8013284:	6560      	str	r0, [r4, #84]	; 0x54
 8013286:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013288:	602f      	str	r7, [r5, #0]
 801328a:	2900      	cmp	r1, #0
 801328c:	d0c9      	beq.n	8013222 <__sflush_r+0x1a>
 801328e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013292:	4299      	cmp	r1, r3
 8013294:	d002      	beq.n	801329c <__sflush_r+0x94>
 8013296:	4628      	mov	r0, r5
 8013298:	f000 fc9e 	bl	8013bd8 <_free_r>
 801329c:	2000      	movs	r0, #0
 801329e:	6360      	str	r0, [r4, #52]	; 0x34
 80132a0:	e7c0      	b.n	8013224 <__sflush_r+0x1c>
 80132a2:	2301      	movs	r3, #1
 80132a4:	4628      	mov	r0, r5
 80132a6:	47b0      	blx	r6
 80132a8:	1c41      	adds	r1, r0, #1
 80132aa:	d1c8      	bne.n	801323e <__sflush_r+0x36>
 80132ac:	682b      	ldr	r3, [r5, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d0c5      	beq.n	801323e <__sflush_r+0x36>
 80132b2:	2b1d      	cmp	r3, #29
 80132b4:	d001      	beq.n	80132ba <__sflush_r+0xb2>
 80132b6:	2b16      	cmp	r3, #22
 80132b8:	d101      	bne.n	80132be <__sflush_r+0xb6>
 80132ba:	602f      	str	r7, [r5, #0]
 80132bc:	e7b1      	b.n	8013222 <__sflush_r+0x1a>
 80132be:	89a3      	ldrh	r3, [r4, #12]
 80132c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132c4:	81a3      	strh	r3, [r4, #12]
 80132c6:	e7ad      	b.n	8013224 <__sflush_r+0x1c>
 80132c8:	690f      	ldr	r7, [r1, #16]
 80132ca:	2f00      	cmp	r7, #0
 80132cc:	d0a9      	beq.n	8013222 <__sflush_r+0x1a>
 80132ce:	0793      	lsls	r3, r2, #30
 80132d0:	680e      	ldr	r6, [r1, #0]
 80132d2:	bf08      	it	eq
 80132d4:	694b      	ldreq	r3, [r1, #20]
 80132d6:	600f      	str	r7, [r1, #0]
 80132d8:	bf18      	it	ne
 80132da:	2300      	movne	r3, #0
 80132dc:	eba6 0807 	sub.w	r8, r6, r7
 80132e0:	608b      	str	r3, [r1, #8]
 80132e2:	f1b8 0f00 	cmp.w	r8, #0
 80132e6:	dd9c      	ble.n	8013222 <__sflush_r+0x1a>
 80132e8:	4643      	mov	r3, r8
 80132ea:	463a      	mov	r2, r7
 80132ec:	6a21      	ldr	r1, [r4, #32]
 80132ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80132f0:	4628      	mov	r0, r5
 80132f2:	47b0      	blx	r6
 80132f4:	2800      	cmp	r0, #0
 80132f6:	dc06      	bgt.n	8013306 <__sflush_r+0xfe>
 80132f8:	89a3      	ldrh	r3, [r4, #12]
 80132fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132fe:	81a3      	strh	r3, [r4, #12]
 8013300:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013304:	e78e      	b.n	8013224 <__sflush_r+0x1c>
 8013306:	4407      	add	r7, r0
 8013308:	eba8 0800 	sub.w	r8, r8, r0
 801330c:	e7e9      	b.n	80132e2 <__sflush_r+0xda>
 801330e:	bf00      	nop
 8013310:	20400001 	.word	0x20400001

08013314 <_fflush_r>:
 8013314:	b538      	push	{r3, r4, r5, lr}
 8013316:	690b      	ldr	r3, [r1, #16]
 8013318:	4605      	mov	r5, r0
 801331a:	460c      	mov	r4, r1
 801331c:	b1db      	cbz	r3, 8013356 <_fflush_r+0x42>
 801331e:	b118      	cbz	r0, 8013328 <_fflush_r+0x14>
 8013320:	6983      	ldr	r3, [r0, #24]
 8013322:	b90b      	cbnz	r3, 8013328 <_fflush_r+0x14>
 8013324:	f000 f860 	bl	80133e8 <__sinit>
 8013328:	4b0c      	ldr	r3, [pc, #48]	; (801335c <_fflush_r+0x48>)
 801332a:	429c      	cmp	r4, r3
 801332c:	d109      	bne.n	8013342 <_fflush_r+0x2e>
 801332e:	686c      	ldr	r4, [r5, #4]
 8013330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013334:	b17b      	cbz	r3, 8013356 <_fflush_r+0x42>
 8013336:	4621      	mov	r1, r4
 8013338:	4628      	mov	r0, r5
 801333a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801333e:	f7ff bf63 	b.w	8013208 <__sflush_r>
 8013342:	4b07      	ldr	r3, [pc, #28]	; (8013360 <_fflush_r+0x4c>)
 8013344:	429c      	cmp	r4, r3
 8013346:	d101      	bne.n	801334c <_fflush_r+0x38>
 8013348:	68ac      	ldr	r4, [r5, #8]
 801334a:	e7f1      	b.n	8013330 <_fflush_r+0x1c>
 801334c:	4b05      	ldr	r3, [pc, #20]	; (8013364 <_fflush_r+0x50>)
 801334e:	429c      	cmp	r4, r3
 8013350:	bf08      	it	eq
 8013352:	68ec      	ldreq	r4, [r5, #12]
 8013354:	e7ec      	b.n	8013330 <_fflush_r+0x1c>
 8013356:	2000      	movs	r0, #0
 8013358:	bd38      	pop	{r3, r4, r5, pc}
 801335a:	bf00      	nop
 801335c:	08016c98 	.word	0x08016c98
 8013360:	08016cb8 	.word	0x08016cb8
 8013364:	08016c78 	.word	0x08016c78

08013368 <std>:
 8013368:	2300      	movs	r3, #0
 801336a:	b510      	push	{r4, lr}
 801336c:	4604      	mov	r4, r0
 801336e:	e9c0 3300 	strd	r3, r3, [r0]
 8013372:	6083      	str	r3, [r0, #8]
 8013374:	8181      	strh	r1, [r0, #12]
 8013376:	6643      	str	r3, [r0, #100]	; 0x64
 8013378:	81c2      	strh	r2, [r0, #14]
 801337a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801337e:	6183      	str	r3, [r0, #24]
 8013380:	4619      	mov	r1, r3
 8013382:	2208      	movs	r2, #8
 8013384:	305c      	adds	r0, #92	; 0x5c
 8013386:	f7fe fb17 	bl	80119b8 <memset>
 801338a:	4b05      	ldr	r3, [pc, #20]	; (80133a0 <std+0x38>)
 801338c:	6263      	str	r3, [r4, #36]	; 0x24
 801338e:	4b05      	ldr	r3, [pc, #20]	; (80133a4 <std+0x3c>)
 8013390:	62a3      	str	r3, [r4, #40]	; 0x28
 8013392:	4b05      	ldr	r3, [pc, #20]	; (80133a8 <std+0x40>)
 8013394:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013396:	4b05      	ldr	r3, [pc, #20]	; (80133ac <std+0x44>)
 8013398:	6224      	str	r4, [r4, #32]
 801339a:	6323      	str	r3, [r4, #48]	; 0x30
 801339c:	bd10      	pop	{r4, pc}
 801339e:	bf00      	nop
 80133a0:	0801426d 	.word	0x0801426d
 80133a4:	0801428f 	.word	0x0801428f
 80133a8:	080142c7 	.word	0x080142c7
 80133ac:	080142eb 	.word	0x080142eb

080133b0 <_cleanup_r>:
 80133b0:	4901      	ldr	r1, [pc, #4]	; (80133b8 <_cleanup_r+0x8>)
 80133b2:	f000 b885 	b.w	80134c0 <_fwalk_reent>
 80133b6:	bf00      	nop
 80133b8:	08013315 	.word	0x08013315

080133bc <__sfmoreglue>:
 80133bc:	b570      	push	{r4, r5, r6, lr}
 80133be:	1e4a      	subs	r2, r1, #1
 80133c0:	2568      	movs	r5, #104	; 0x68
 80133c2:	4355      	muls	r5, r2
 80133c4:	460e      	mov	r6, r1
 80133c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80133ca:	f000 fc53 	bl	8013c74 <_malloc_r>
 80133ce:	4604      	mov	r4, r0
 80133d0:	b140      	cbz	r0, 80133e4 <__sfmoreglue+0x28>
 80133d2:	2100      	movs	r1, #0
 80133d4:	e9c0 1600 	strd	r1, r6, [r0]
 80133d8:	300c      	adds	r0, #12
 80133da:	60a0      	str	r0, [r4, #8]
 80133dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80133e0:	f7fe faea 	bl	80119b8 <memset>
 80133e4:	4620      	mov	r0, r4
 80133e6:	bd70      	pop	{r4, r5, r6, pc}

080133e8 <__sinit>:
 80133e8:	6983      	ldr	r3, [r0, #24]
 80133ea:	b510      	push	{r4, lr}
 80133ec:	4604      	mov	r4, r0
 80133ee:	bb33      	cbnz	r3, 801343e <__sinit+0x56>
 80133f0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80133f4:	6503      	str	r3, [r0, #80]	; 0x50
 80133f6:	4b12      	ldr	r3, [pc, #72]	; (8013440 <__sinit+0x58>)
 80133f8:	4a12      	ldr	r2, [pc, #72]	; (8013444 <__sinit+0x5c>)
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	6282      	str	r2, [r0, #40]	; 0x28
 80133fe:	4298      	cmp	r0, r3
 8013400:	bf04      	itt	eq
 8013402:	2301      	moveq	r3, #1
 8013404:	6183      	streq	r3, [r0, #24]
 8013406:	f000 f81f 	bl	8013448 <__sfp>
 801340a:	6060      	str	r0, [r4, #4]
 801340c:	4620      	mov	r0, r4
 801340e:	f000 f81b 	bl	8013448 <__sfp>
 8013412:	60a0      	str	r0, [r4, #8]
 8013414:	4620      	mov	r0, r4
 8013416:	f000 f817 	bl	8013448 <__sfp>
 801341a:	2200      	movs	r2, #0
 801341c:	60e0      	str	r0, [r4, #12]
 801341e:	2104      	movs	r1, #4
 8013420:	6860      	ldr	r0, [r4, #4]
 8013422:	f7ff ffa1 	bl	8013368 <std>
 8013426:	2201      	movs	r2, #1
 8013428:	2109      	movs	r1, #9
 801342a:	68a0      	ldr	r0, [r4, #8]
 801342c:	f7ff ff9c 	bl	8013368 <std>
 8013430:	2202      	movs	r2, #2
 8013432:	2112      	movs	r1, #18
 8013434:	68e0      	ldr	r0, [r4, #12]
 8013436:	f7ff ff97 	bl	8013368 <std>
 801343a:	2301      	movs	r3, #1
 801343c:	61a3      	str	r3, [r4, #24]
 801343e:	bd10      	pop	{r4, pc}
 8013440:	08016c34 	.word	0x08016c34
 8013444:	080133b1 	.word	0x080133b1

08013448 <__sfp>:
 8013448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801344a:	4b1b      	ldr	r3, [pc, #108]	; (80134b8 <__sfp+0x70>)
 801344c:	681e      	ldr	r6, [r3, #0]
 801344e:	69b3      	ldr	r3, [r6, #24]
 8013450:	4607      	mov	r7, r0
 8013452:	b913      	cbnz	r3, 801345a <__sfp+0x12>
 8013454:	4630      	mov	r0, r6
 8013456:	f7ff ffc7 	bl	80133e8 <__sinit>
 801345a:	3648      	adds	r6, #72	; 0x48
 801345c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013460:	3b01      	subs	r3, #1
 8013462:	d503      	bpl.n	801346c <__sfp+0x24>
 8013464:	6833      	ldr	r3, [r6, #0]
 8013466:	b133      	cbz	r3, 8013476 <__sfp+0x2e>
 8013468:	6836      	ldr	r6, [r6, #0]
 801346a:	e7f7      	b.n	801345c <__sfp+0x14>
 801346c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013470:	b16d      	cbz	r5, 801348e <__sfp+0x46>
 8013472:	3468      	adds	r4, #104	; 0x68
 8013474:	e7f4      	b.n	8013460 <__sfp+0x18>
 8013476:	2104      	movs	r1, #4
 8013478:	4638      	mov	r0, r7
 801347a:	f7ff ff9f 	bl	80133bc <__sfmoreglue>
 801347e:	6030      	str	r0, [r6, #0]
 8013480:	2800      	cmp	r0, #0
 8013482:	d1f1      	bne.n	8013468 <__sfp+0x20>
 8013484:	230c      	movs	r3, #12
 8013486:	603b      	str	r3, [r7, #0]
 8013488:	4604      	mov	r4, r0
 801348a:	4620      	mov	r0, r4
 801348c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801348e:	4b0b      	ldr	r3, [pc, #44]	; (80134bc <__sfp+0x74>)
 8013490:	6665      	str	r5, [r4, #100]	; 0x64
 8013492:	e9c4 5500 	strd	r5, r5, [r4]
 8013496:	60a5      	str	r5, [r4, #8]
 8013498:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801349c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80134a0:	2208      	movs	r2, #8
 80134a2:	4629      	mov	r1, r5
 80134a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80134a8:	f7fe fa86 	bl	80119b8 <memset>
 80134ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80134b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80134b4:	e7e9      	b.n	801348a <__sfp+0x42>
 80134b6:	bf00      	nop
 80134b8:	08016c34 	.word	0x08016c34
 80134bc:	ffff0001 	.word	0xffff0001

080134c0 <_fwalk_reent>:
 80134c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80134c4:	4680      	mov	r8, r0
 80134c6:	4689      	mov	r9, r1
 80134c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80134cc:	2600      	movs	r6, #0
 80134ce:	b914      	cbnz	r4, 80134d6 <_fwalk_reent+0x16>
 80134d0:	4630      	mov	r0, r6
 80134d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80134d6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80134da:	3f01      	subs	r7, #1
 80134dc:	d501      	bpl.n	80134e2 <_fwalk_reent+0x22>
 80134de:	6824      	ldr	r4, [r4, #0]
 80134e0:	e7f5      	b.n	80134ce <_fwalk_reent+0xe>
 80134e2:	89ab      	ldrh	r3, [r5, #12]
 80134e4:	2b01      	cmp	r3, #1
 80134e6:	d907      	bls.n	80134f8 <_fwalk_reent+0x38>
 80134e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80134ec:	3301      	adds	r3, #1
 80134ee:	d003      	beq.n	80134f8 <_fwalk_reent+0x38>
 80134f0:	4629      	mov	r1, r5
 80134f2:	4640      	mov	r0, r8
 80134f4:	47c8      	blx	r9
 80134f6:	4306      	orrs	r6, r0
 80134f8:	3568      	adds	r5, #104	; 0x68
 80134fa:	e7ee      	b.n	80134da <_fwalk_reent+0x1a>

080134fc <_localeconv_r>:
 80134fc:	4b04      	ldr	r3, [pc, #16]	; (8013510 <_localeconv_r+0x14>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	6a18      	ldr	r0, [r3, #32]
 8013502:	4b04      	ldr	r3, [pc, #16]	; (8013514 <_localeconv_r+0x18>)
 8013504:	2800      	cmp	r0, #0
 8013506:	bf08      	it	eq
 8013508:	4618      	moveq	r0, r3
 801350a:	30f0      	adds	r0, #240	; 0xf0
 801350c:	4770      	bx	lr
 801350e:	bf00      	nop
 8013510:	20001eb8 	.word	0x20001eb8
 8013514:	20001f1c 	.word	0x20001f1c

08013518 <__swhatbuf_r>:
 8013518:	b570      	push	{r4, r5, r6, lr}
 801351a:	460e      	mov	r6, r1
 801351c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013520:	2900      	cmp	r1, #0
 8013522:	b096      	sub	sp, #88	; 0x58
 8013524:	4614      	mov	r4, r2
 8013526:	461d      	mov	r5, r3
 8013528:	da07      	bge.n	801353a <__swhatbuf_r+0x22>
 801352a:	2300      	movs	r3, #0
 801352c:	602b      	str	r3, [r5, #0]
 801352e:	89b3      	ldrh	r3, [r6, #12]
 8013530:	061a      	lsls	r2, r3, #24
 8013532:	d410      	bmi.n	8013556 <__swhatbuf_r+0x3e>
 8013534:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013538:	e00e      	b.n	8013558 <__swhatbuf_r+0x40>
 801353a:	466a      	mov	r2, sp
 801353c:	f000 fefc 	bl	8014338 <_fstat_r>
 8013540:	2800      	cmp	r0, #0
 8013542:	dbf2      	blt.n	801352a <__swhatbuf_r+0x12>
 8013544:	9a01      	ldr	r2, [sp, #4]
 8013546:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801354a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801354e:	425a      	negs	r2, r3
 8013550:	415a      	adcs	r2, r3
 8013552:	602a      	str	r2, [r5, #0]
 8013554:	e7ee      	b.n	8013534 <__swhatbuf_r+0x1c>
 8013556:	2340      	movs	r3, #64	; 0x40
 8013558:	2000      	movs	r0, #0
 801355a:	6023      	str	r3, [r4, #0]
 801355c:	b016      	add	sp, #88	; 0x58
 801355e:	bd70      	pop	{r4, r5, r6, pc}

08013560 <__smakebuf_r>:
 8013560:	898b      	ldrh	r3, [r1, #12]
 8013562:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013564:	079d      	lsls	r5, r3, #30
 8013566:	4606      	mov	r6, r0
 8013568:	460c      	mov	r4, r1
 801356a:	d507      	bpl.n	801357c <__smakebuf_r+0x1c>
 801356c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013570:	6023      	str	r3, [r4, #0]
 8013572:	6123      	str	r3, [r4, #16]
 8013574:	2301      	movs	r3, #1
 8013576:	6163      	str	r3, [r4, #20]
 8013578:	b002      	add	sp, #8
 801357a:	bd70      	pop	{r4, r5, r6, pc}
 801357c:	ab01      	add	r3, sp, #4
 801357e:	466a      	mov	r2, sp
 8013580:	f7ff ffca 	bl	8013518 <__swhatbuf_r>
 8013584:	9900      	ldr	r1, [sp, #0]
 8013586:	4605      	mov	r5, r0
 8013588:	4630      	mov	r0, r6
 801358a:	f000 fb73 	bl	8013c74 <_malloc_r>
 801358e:	b948      	cbnz	r0, 80135a4 <__smakebuf_r+0x44>
 8013590:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013594:	059a      	lsls	r2, r3, #22
 8013596:	d4ef      	bmi.n	8013578 <__smakebuf_r+0x18>
 8013598:	f023 0303 	bic.w	r3, r3, #3
 801359c:	f043 0302 	orr.w	r3, r3, #2
 80135a0:	81a3      	strh	r3, [r4, #12]
 80135a2:	e7e3      	b.n	801356c <__smakebuf_r+0xc>
 80135a4:	4b0d      	ldr	r3, [pc, #52]	; (80135dc <__smakebuf_r+0x7c>)
 80135a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80135a8:	89a3      	ldrh	r3, [r4, #12]
 80135aa:	6020      	str	r0, [r4, #0]
 80135ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80135b0:	81a3      	strh	r3, [r4, #12]
 80135b2:	9b00      	ldr	r3, [sp, #0]
 80135b4:	6163      	str	r3, [r4, #20]
 80135b6:	9b01      	ldr	r3, [sp, #4]
 80135b8:	6120      	str	r0, [r4, #16]
 80135ba:	b15b      	cbz	r3, 80135d4 <__smakebuf_r+0x74>
 80135bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80135c0:	4630      	mov	r0, r6
 80135c2:	f000 fecb 	bl	801435c <_isatty_r>
 80135c6:	b128      	cbz	r0, 80135d4 <__smakebuf_r+0x74>
 80135c8:	89a3      	ldrh	r3, [r4, #12]
 80135ca:	f023 0303 	bic.w	r3, r3, #3
 80135ce:	f043 0301 	orr.w	r3, r3, #1
 80135d2:	81a3      	strh	r3, [r4, #12]
 80135d4:	89a3      	ldrh	r3, [r4, #12]
 80135d6:	431d      	orrs	r5, r3
 80135d8:	81a5      	strh	r5, [r4, #12]
 80135da:	e7cd      	b.n	8013578 <__smakebuf_r+0x18>
 80135dc:	080133b1 	.word	0x080133b1

080135e0 <malloc>:
 80135e0:	4b02      	ldr	r3, [pc, #8]	; (80135ec <malloc+0xc>)
 80135e2:	4601      	mov	r1, r0
 80135e4:	6818      	ldr	r0, [r3, #0]
 80135e6:	f000 bb45 	b.w	8013c74 <_malloc_r>
 80135ea:	bf00      	nop
 80135ec:	20001eb8 	.word	0x20001eb8

080135f0 <memcpy>:
 80135f0:	b510      	push	{r4, lr}
 80135f2:	1e43      	subs	r3, r0, #1
 80135f4:	440a      	add	r2, r1
 80135f6:	4291      	cmp	r1, r2
 80135f8:	d100      	bne.n	80135fc <memcpy+0xc>
 80135fa:	bd10      	pop	{r4, pc}
 80135fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013600:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013604:	e7f7      	b.n	80135f6 <memcpy+0x6>

08013606 <_Balloc>:
 8013606:	b570      	push	{r4, r5, r6, lr}
 8013608:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801360a:	4604      	mov	r4, r0
 801360c:	460e      	mov	r6, r1
 801360e:	b93d      	cbnz	r5, 8013620 <_Balloc+0x1a>
 8013610:	2010      	movs	r0, #16
 8013612:	f7ff ffe5 	bl	80135e0 <malloc>
 8013616:	6260      	str	r0, [r4, #36]	; 0x24
 8013618:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801361c:	6005      	str	r5, [r0, #0]
 801361e:	60c5      	str	r5, [r0, #12]
 8013620:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013622:	68eb      	ldr	r3, [r5, #12]
 8013624:	b183      	cbz	r3, 8013648 <_Balloc+0x42>
 8013626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013628:	68db      	ldr	r3, [r3, #12]
 801362a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801362e:	b9b8      	cbnz	r0, 8013660 <_Balloc+0x5a>
 8013630:	2101      	movs	r1, #1
 8013632:	fa01 f506 	lsl.w	r5, r1, r6
 8013636:	1d6a      	adds	r2, r5, #5
 8013638:	0092      	lsls	r2, r2, #2
 801363a:	4620      	mov	r0, r4
 801363c:	f000 fabe 	bl	8013bbc <_calloc_r>
 8013640:	b160      	cbz	r0, 801365c <_Balloc+0x56>
 8013642:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8013646:	e00e      	b.n	8013666 <_Balloc+0x60>
 8013648:	2221      	movs	r2, #33	; 0x21
 801364a:	2104      	movs	r1, #4
 801364c:	4620      	mov	r0, r4
 801364e:	f000 fab5 	bl	8013bbc <_calloc_r>
 8013652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013654:	60e8      	str	r0, [r5, #12]
 8013656:	68db      	ldr	r3, [r3, #12]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d1e4      	bne.n	8013626 <_Balloc+0x20>
 801365c:	2000      	movs	r0, #0
 801365e:	bd70      	pop	{r4, r5, r6, pc}
 8013660:	6802      	ldr	r2, [r0, #0]
 8013662:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013666:	2300      	movs	r3, #0
 8013668:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801366c:	e7f7      	b.n	801365e <_Balloc+0x58>

0801366e <_Bfree>:
 801366e:	b570      	push	{r4, r5, r6, lr}
 8013670:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013672:	4606      	mov	r6, r0
 8013674:	460d      	mov	r5, r1
 8013676:	b93c      	cbnz	r4, 8013688 <_Bfree+0x1a>
 8013678:	2010      	movs	r0, #16
 801367a:	f7ff ffb1 	bl	80135e0 <malloc>
 801367e:	6270      	str	r0, [r6, #36]	; 0x24
 8013680:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013684:	6004      	str	r4, [r0, #0]
 8013686:	60c4      	str	r4, [r0, #12]
 8013688:	b13d      	cbz	r5, 801369a <_Bfree+0x2c>
 801368a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801368c:	686a      	ldr	r2, [r5, #4]
 801368e:	68db      	ldr	r3, [r3, #12]
 8013690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013694:	6029      	str	r1, [r5, #0]
 8013696:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801369a:	bd70      	pop	{r4, r5, r6, pc}

0801369c <__multadd>:
 801369c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136a0:	690d      	ldr	r5, [r1, #16]
 80136a2:	461f      	mov	r7, r3
 80136a4:	4606      	mov	r6, r0
 80136a6:	460c      	mov	r4, r1
 80136a8:	f101 0c14 	add.w	ip, r1, #20
 80136ac:	2300      	movs	r3, #0
 80136ae:	f8dc 0000 	ldr.w	r0, [ip]
 80136b2:	b281      	uxth	r1, r0
 80136b4:	fb02 7101 	mla	r1, r2, r1, r7
 80136b8:	0c0f      	lsrs	r7, r1, #16
 80136ba:	0c00      	lsrs	r0, r0, #16
 80136bc:	fb02 7000 	mla	r0, r2, r0, r7
 80136c0:	b289      	uxth	r1, r1
 80136c2:	3301      	adds	r3, #1
 80136c4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80136c8:	429d      	cmp	r5, r3
 80136ca:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80136ce:	f84c 1b04 	str.w	r1, [ip], #4
 80136d2:	dcec      	bgt.n	80136ae <__multadd+0x12>
 80136d4:	b1d7      	cbz	r7, 801370c <__multadd+0x70>
 80136d6:	68a3      	ldr	r3, [r4, #8]
 80136d8:	42ab      	cmp	r3, r5
 80136da:	dc12      	bgt.n	8013702 <__multadd+0x66>
 80136dc:	6861      	ldr	r1, [r4, #4]
 80136de:	4630      	mov	r0, r6
 80136e0:	3101      	adds	r1, #1
 80136e2:	f7ff ff90 	bl	8013606 <_Balloc>
 80136e6:	6922      	ldr	r2, [r4, #16]
 80136e8:	3202      	adds	r2, #2
 80136ea:	f104 010c 	add.w	r1, r4, #12
 80136ee:	4680      	mov	r8, r0
 80136f0:	0092      	lsls	r2, r2, #2
 80136f2:	300c      	adds	r0, #12
 80136f4:	f7ff ff7c 	bl	80135f0 <memcpy>
 80136f8:	4621      	mov	r1, r4
 80136fa:	4630      	mov	r0, r6
 80136fc:	f7ff ffb7 	bl	801366e <_Bfree>
 8013700:	4644      	mov	r4, r8
 8013702:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013706:	3501      	adds	r5, #1
 8013708:	615f      	str	r7, [r3, #20]
 801370a:	6125      	str	r5, [r4, #16]
 801370c:	4620      	mov	r0, r4
 801370e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013712 <__hi0bits>:
 8013712:	0c02      	lsrs	r2, r0, #16
 8013714:	0412      	lsls	r2, r2, #16
 8013716:	4603      	mov	r3, r0
 8013718:	b9b2      	cbnz	r2, 8013748 <__hi0bits+0x36>
 801371a:	0403      	lsls	r3, r0, #16
 801371c:	2010      	movs	r0, #16
 801371e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8013722:	bf04      	itt	eq
 8013724:	021b      	lsleq	r3, r3, #8
 8013726:	3008      	addeq	r0, #8
 8013728:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801372c:	bf04      	itt	eq
 801372e:	011b      	lsleq	r3, r3, #4
 8013730:	3004      	addeq	r0, #4
 8013732:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013736:	bf04      	itt	eq
 8013738:	009b      	lsleq	r3, r3, #2
 801373a:	3002      	addeq	r0, #2
 801373c:	2b00      	cmp	r3, #0
 801373e:	db06      	blt.n	801374e <__hi0bits+0x3c>
 8013740:	005b      	lsls	r3, r3, #1
 8013742:	d503      	bpl.n	801374c <__hi0bits+0x3a>
 8013744:	3001      	adds	r0, #1
 8013746:	4770      	bx	lr
 8013748:	2000      	movs	r0, #0
 801374a:	e7e8      	b.n	801371e <__hi0bits+0xc>
 801374c:	2020      	movs	r0, #32
 801374e:	4770      	bx	lr

08013750 <__lo0bits>:
 8013750:	6803      	ldr	r3, [r0, #0]
 8013752:	f013 0207 	ands.w	r2, r3, #7
 8013756:	4601      	mov	r1, r0
 8013758:	d00b      	beq.n	8013772 <__lo0bits+0x22>
 801375a:	07da      	lsls	r2, r3, #31
 801375c:	d423      	bmi.n	80137a6 <__lo0bits+0x56>
 801375e:	0798      	lsls	r0, r3, #30
 8013760:	bf49      	itett	mi
 8013762:	085b      	lsrmi	r3, r3, #1
 8013764:	089b      	lsrpl	r3, r3, #2
 8013766:	2001      	movmi	r0, #1
 8013768:	600b      	strmi	r3, [r1, #0]
 801376a:	bf5c      	itt	pl
 801376c:	600b      	strpl	r3, [r1, #0]
 801376e:	2002      	movpl	r0, #2
 8013770:	4770      	bx	lr
 8013772:	b298      	uxth	r0, r3
 8013774:	b9a8      	cbnz	r0, 80137a2 <__lo0bits+0x52>
 8013776:	0c1b      	lsrs	r3, r3, #16
 8013778:	2010      	movs	r0, #16
 801377a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801377e:	bf04      	itt	eq
 8013780:	0a1b      	lsreq	r3, r3, #8
 8013782:	3008      	addeq	r0, #8
 8013784:	071a      	lsls	r2, r3, #28
 8013786:	bf04      	itt	eq
 8013788:	091b      	lsreq	r3, r3, #4
 801378a:	3004      	addeq	r0, #4
 801378c:	079a      	lsls	r2, r3, #30
 801378e:	bf04      	itt	eq
 8013790:	089b      	lsreq	r3, r3, #2
 8013792:	3002      	addeq	r0, #2
 8013794:	07da      	lsls	r2, r3, #31
 8013796:	d402      	bmi.n	801379e <__lo0bits+0x4e>
 8013798:	085b      	lsrs	r3, r3, #1
 801379a:	d006      	beq.n	80137aa <__lo0bits+0x5a>
 801379c:	3001      	adds	r0, #1
 801379e:	600b      	str	r3, [r1, #0]
 80137a0:	4770      	bx	lr
 80137a2:	4610      	mov	r0, r2
 80137a4:	e7e9      	b.n	801377a <__lo0bits+0x2a>
 80137a6:	2000      	movs	r0, #0
 80137a8:	4770      	bx	lr
 80137aa:	2020      	movs	r0, #32
 80137ac:	4770      	bx	lr

080137ae <__i2b>:
 80137ae:	b510      	push	{r4, lr}
 80137b0:	460c      	mov	r4, r1
 80137b2:	2101      	movs	r1, #1
 80137b4:	f7ff ff27 	bl	8013606 <_Balloc>
 80137b8:	2201      	movs	r2, #1
 80137ba:	6144      	str	r4, [r0, #20]
 80137bc:	6102      	str	r2, [r0, #16]
 80137be:	bd10      	pop	{r4, pc}

080137c0 <__multiply>:
 80137c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137c4:	4614      	mov	r4, r2
 80137c6:	690a      	ldr	r2, [r1, #16]
 80137c8:	6923      	ldr	r3, [r4, #16]
 80137ca:	429a      	cmp	r2, r3
 80137cc:	bfb8      	it	lt
 80137ce:	460b      	movlt	r3, r1
 80137d0:	4688      	mov	r8, r1
 80137d2:	bfbc      	itt	lt
 80137d4:	46a0      	movlt	r8, r4
 80137d6:	461c      	movlt	r4, r3
 80137d8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80137dc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80137e0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80137e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80137e8:	eb07 0609 	add.w	r6, r7, r9
 80137ec:	42b3      	cmp	r3, r6
 80137ee:	bfb8      	it	lt
 80137f0:	3101      	addlt	r1, #1
 80137f2:	f7ff ff08 	bl	8013606 <_Balloc>
 80137f6:	f100 0514 	add.w	r5, r0, #20
 80137fa:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80137fe:	462b      	mov	r3, r5
 8013800:	2200      	movs	r2, #0
 8013802:	4573      	cmp	r3, lr
 8013804:	d316      	bcc.n	8013834 <__multiply+0x74>
 8013806:	f104 0214 	add.w	r2, r4, #20
 801380a:	f108 0114 	add.w	r1, r8, #20
 801380e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8013812:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013816:	9300      	str	r3, [sp, #0]
 8013818:	9b00      	ldr	r3, [sp, #0]
 801381a:	9201      	str	r2, [sp, #4]
 801381c:	4293      	cmp	r3, r2
 801381e:	d80c      	bhi.n	801383a <__multiply+0x7a>
 8013820:	2e00      	cmp	r6, #0
 8013822:	dd03      	ble.n	801382c <__multiply+0x6c>
 8013824:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013828:	2b00      	cmp	r3, #0
 801382a:	d05d      	beq.n	80138e8 <__multiply+0x128>
 801382c:	6106      	str	r6, [r0, #16]
 801382e:	b003      	add	sp, #12
 8013830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013834:	f843 2b04 	str.w	r2, [r3], #4
 8013838:	e7e3      	b.n	8013802 <__multiply+0x42>
 801383a:	f8b2 b000 	ldrh.w	fp, [r2]
 801383e:	f1bb 0f00 	cmp.w	fp, #0
 8013842:	d023      	beq.n	801388c <__multiply+0xcc>
 8013844:	4689      	mov	r9, r1
 8013846:	46ac      	mov	ip, r5
 8013848:	f04f 0800 	mov.w	r8, #0
 801384c:	f859 4b04 	ldr.w	r4, [r9], #4
 8013850:	f8dc a000 	ldr.w	sl, [ip]
 8013854:	b2a3      	uxth	r3, r4
 8013856:	fa1f fa8a 	uxth.w	sl, sl
 801385a:	fb0b a303 	mla	r3, fp, r3, sl
 801385e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8013862:	f8dc 4000 	ldr.w	r4, [ip]
 8013866:	4443      	add	r3, r8
 8013868:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801386c:	fb0b 840a 	mla	r4, fp, sl, r8
 8013870:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8013874:	46e2      	mov	sl, ip
 8013876:	b29b      	uxth	r3, r3
 8013878:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801387c:	454f      	cmp	r7, r9
 801387e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8013882:	f84a 3b04 	str.w	r3, [sl], #4
 8013886:	d82b      	bhi.n	80138e0 <__multiply+0x120>
 8013888:	f8cc 8004 	str.w	r8, [ip, #4]
 801388c:	9b01      	ldr	r3, [sp, #4]
 801388e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8013892:	3204      	adds	r2, #4
 8013894:	f1ba 0f00 	cmp.w	sl, #0
 8013898:	d020      	beq.n	80138dc <__multiply+0x11c>
 801389a:	682b      	ldr	r3, [r5, #0]
 801389c:	4689      	mov	r9, r1
 801389e:	46a8      	mov	r8, r5
 80138a0:	f04f 0b00 	mov.w	fp, #0
 80138a4:	f8b9 c000 	ldrh.w	ip, [r9]
 80138a8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80138ac:	fb0a 440c 	mla	r4, sl, ip, r4
 80138b0:	445c      	add	r4, fp
 80138b2:	46c4      	mov	ip, r8
 80138b4:	b29b      	uxth	r3, r3
 80138b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80138ba:	f84c 3b04 	str.w	r3, [ip], #4
 80138be:	f859 3b04 	ldr.w	r3, [r9], #4
 80138c2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80138c6:	0c1b      	lsrs	r3, r3, #16
 80138c8:	fb0a b303 	mla	r3, sl, r3, fp
 80138cc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80138d0:	454f      	cmp	r7, r9
 80138d2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80138d6:	d805      	bhi.n	80138e4 <__multiply+0x124>
 80138d8:	f8c8 3004 	str.w	r3, [r8, #4]
 80138dc:	3504      	adds	r5, #4
 80138de:	e79b      	b.n	8013818 <__multiply+0x58>
 80138e0:	46d4      	mov	ip, sl
 80138e2:	e7b3      	b.n	801384c <__multiply+0x8c>
 80138e4:	46e0      	mov	r8, ip
 80138e6:	e7dd      	b.n	80138a4 <__multiply+0xe4>
 80138e8:	3e01      	subs	r6, #1
 80138ea:	e799      	b.n	8013820 <__multiply+0x60>

080138ec <__pow5mult>:
 80138ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138f0:	4615      	mov	r5, r2
 80138f2:	f012 0203 	ands.w	r2, r2, #3
 80138f6:	4606      	mov	r6, r0
 80138f8:	460f      	mov	r7, r1
 80138fa:	d007      	beq.n	801390c <__pow5mult+0x20>
 80138fc:	3a01      	subs	r2, #1
 80138fe:	4c21      	ldr	r4, [pc, #132]	; (8013984 <__pow5mult+0x98>)
 8013900:	2300      	movs	r3, #0
 8013902:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013906:	f7ff fec9 	bl	801369c <__multadd>
 801390a:	4607      	mov	r7, r0
 801390c:	10ad      	asrs	r5, r5, #2
 801390e:	d035      	beq.n	801397c <__pow5mult+0x90>
 8013910:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013912:	b93c      	cbnz	r4, 8013924 <__pow5mult+0x38>
 8013914:	2010      	movs	r0, #16
 8013916:	f7ff fe63 	bl	80135e0 <malloc>
 801391a:	6270      	str	r0, [r6, #36]	; 0x24
 801391c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013920:	6004      	str	r4, [r0, #0]
 8013922:	60c4      	str	r4, [r0, #12]
 8013924:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801392c:	b94c      	cbnz	r4, 8013942 <__pow5mult+0x56>
 801392e:	f240 2171 	movw	r1, #625	; 0x271
 8013932:	4630      	mov	r0, r6
 8013934:	f7ff ff3b 	bl	80137ae <__i2b>
 8013938:	2300      	movs	r3, #0
 801393a:	f8c8 0008 	str.w	r0, [r8, #8]
 801393e:	4604      	mov	r4, r0
 8013940:	6003      	str	r3, [r0, #0]
 8013942:	f04f 0800 	mov.w	r8, #0
 8013946:	07eb      	lsls	r3, r5, #31
 8013948:	d50a      	bpl.n	8013960 <__pow5mult+0x74>
 801394a:	4639      	mov	r1, r7
 801394c:	4622      	mov	r2, r4
 801394e:	4630      	mov	r0, r6
 8013950:	f7ff ff36 	bl	80137c0 <__multiply>
 8013954:	4639      	mov	r1, r7
 8013956:	4681      	mov	r9, r0
 8013958:	4630      	mov	r0, r6
 801395a:	f7ff fe88 	bl	801366e <_Bfree>
 801395e:	464f      	mov	r7, r9
 8013960:	106d      	asrs	r5, r5, #1
 8013962:	d00b      	beq.n	801397c <__pow5mult+0x90>
 8013964:	6820      	ldr	r0, [r4, #0]
 8013966:	b938      	cbnz	r0, 8013978 <__pow5mult+0x8c>
 8013968:	4622      	mov	r2, r4
 801396a:	4621      	mov	r1, r4
 801396c:	4630      	mov	r0, r6
 801396e:	f7ff ff27 	bl	80137c0 <__multiply>
 8013972:	6020      	str	r0, [r4, #0]
 8013974:	f8c0 8000 	str.w	r8, [r0]
 8013978:	4604      	mov	r4, r0
 801397a:	e7e4      	b.n	8013946 <__pow5mult+0x5a>
 801397c:	4638      	mov	r0, r7
 801397e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013982:	bf00      	nop
 8013984:	08016dc8 	.word	0x08016dc8

08013988 <__lshift>:
 8013988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801398c:	460c      	mov	r4, r1
 801398e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013992:	6923      	ldr	r3, [r4, #16]
 8013994:	6849      	ldr	r1, [r1, #4]
 8013996:	eb0a 0903 	add.w	r9, sl, r3
 801399a:	68a3      	ldr	r3, [r4, #8]
 801399c:	4607      	mov	r7, r0
 801399e:	4616      	mov	r6, r2
 80139a0:	f109 0501 	add.w	r5, r9, #1
 80139a4:	42ab      	cmp	r3, r5
 80139a6:	db32      	blt.n	8013a0e <__lshift+0x86>
 80139a8:	4638      	mov	r0, r7
 80139aa:	f7ff fe2c 	bl	8013606 <_Balloc>
 80139ae:	2300      	movs	r3, #0
 80139b0:	4680      	mov	r8, r0
 80139b2:	f100 0114 	add.w	r1, r0, #20
 80139b6:	461a      	mov	r2, r3
 80139b8:	4553      	cmp	r3, sl
 80139ba:	db2b      	blt.n	8013a14 <__lshift+0x8c>
 80139bc:	6920      	ldr	r0, [r4, #16]
 80139be:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80139c2:	f104 0314 	add.w	r3, r4, #20
 80139c6:	f016 021f 	ands.w	r2, r6, #31
 80139ca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80139ce:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80139d2:	d025      	beq.n	8013a20 <__lshift+0x98>
 80139d4:	f1c2 0e20 	rsb	lr, r2, #32
 80139d8:	2000      	movs	r0, #0
 80139da:	681e      	ldr	r6, [r3, #0]
 80139dc:	468a      	mov	sl, r1
 80139de:	4096      	lsls	r6, r2
 80139e0:	4330      	orrs	r0, r6
 80139e2:	f84a 0b04 	str.w	r0, [sl], #4
 80139e6:	f853 0b04 	ldr.w	r0, [r3], #4
 80139ea:	459c      	cmp	ip, r3
 80139ec:	fa20 f00e 	lsr.w	r0, r0, lr
 80139f0:	d814      	bhi.n	8013a1c <__lshift+0x94>
 80139f2:	6048      	str	r0, [r1, #4]
 80139f4:	b108      	cbz	r0, 80139fa <__lshift+0x72>
 80139f6:	f109 0502 	add.w	r5, r9, #2
 80139fa:	3d01      	subs	r5, #1
 80139fc:	4638      	mov	r0, r7
 80139fe:	f8c8 5010 	str.w	r5, [r8, #16]
 8013a02:	4621      	mov	r1, r4
 8013a04:	f7ff fe33 	bl	801366e <_Bfree>
 8013a08:	4640      	mov	r0, r8
 8013a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a0e:	3101      	adds	r1, #1
 8013a10:	005b      	lsls	r3, r3, #1
 8013a12:	e7c7      	b.n	80139a4 <__lshift+0x1c>
 8013a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8013a18:	3301      	adds	r3, #1
 8013a1a:	e7cd      	b.n	80139b8 <__lshift+0x30>
 8013a1c:	4651      	mov	r1, sl
 8013a1e:	e7dc      	b.n	80139da <__lshift+0x52>
 8013a20:	3904      	subs	r1, #4
 8013a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a26:	f841 2f04 	str.w	r2, [r1, #4]!
 8013a2a:	459c      	cmp	ip, r3
 8013a2c:	d8f9      	bhi.n	8013a22 <__lshift+0x9a>
 8013a2e:	e7e4      	b.n	80139fa <__lshift+0x72>

08013a30 <__mcmp>:
 8013a30:	6903      	ldr	r3, [r0, #16]
 8013a32:	690a      	ldr	r2, [r1, #16]
 8013a34:	1a9b      	subs	r3, r3, r2
 8013a36:	b530      	push	{r4, r5, lr}
 8013a38:	d10c      	bne.n	8013a54 <__mcmp+0x24>
 8013a3a:	0092      	lsls	r2, r2, #2
 8013a3c:	3014      	adds	r0, #20
 8013a3e:	3114      	adds	r1, #20
 8013a40:	1884      	adds	r4, r0, r2
 8013a42:	4411      	add	r1, r2
 8013a44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013a48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013a4c:	4295      	cmp	r5, r2
 8013a4e:	d003      	beq.n	8013a58 <__mcmp+0x28>
 8013a50:	d305      	bcc.n	8013a5e <__mcmp+0x2e>
 8013a52:	2301      	movs	r3, #1
 8013a54:	4618      	mov	r0, r3
 8013a56:	bd30      	pop	{r4, r5, pc}
 8013a58:	42a0      	cmp	r0, r4
 8013a5a:	d3f3      	bcc.n	8013a44 <__mcmp+0x14>
 8013a5c:	e7fa      	b.n	8013a54 <__mcmp+0x24>
 8013a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013a62:	e7f7      	b.n	8013a54 <__mcmp+0x24>

08013a64 <__mdiff>:
 8013a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a68:	460d      	mov	r5, r1
 8013a6a:	4607      	mov	r7, r0
 8013a6c:	4611      	mov	r1, r2
 8013a6e:	4628      	mov	r0, r5
 8013a70:	4614      	mov	r4, r2
 8013a72:	f7ff ffdd 	bl	8013a30 <__mcmp>
 8013a76:	1e06      	subs	r6, r0, #0
 8013a78:	d108      	bne.n	8013a8c <__mdiff+0x28>
 8013a7a:	4631      	mov	r1, r6
 8013a7c:	4638      	mov	r0, r7
 8013a7e:	f7ff fdc2 	bl	8013606 <_Balloc>
 8013a82:	2301      	movs	r3, #1
 8013a84:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a8c:	bfa4      	itt	ge
 8013a8e:	4623      	movge	r3, r4
 8013a90:	462c      	movge	r4, r5
 8013a92:	4638      	mov	r0, r7
 8013a94:	6861      	ldr	r1, [r4, #4]
 8013a96:	bfa6      	itte	ge
 8013a98:	461d      	movge	r5, r3
 8013a9a:	2600      	movge	r6, #0
 8013a9c:	2601      	movlt	r6, #1
 8013a9e:	f7ff fdb2 	bl	8013606 <_Balloc>
 8013aa2:	692b      	ldr	r3, [r5, #16]
 8013aa4:	60c6      	str	r6, [r0, #12]
 8013aa6:	6926      	ldr	r6, [r4, #16]
 8013aa8:	f105 0914 	add.w	r9, r5, #20
 8013aac:	f104 0214 	add.w	r2, r4, #20
 8013ab0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8013ab4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8013ab8:	f100 0514 	add.w	r5, r0, #20
 8013abc:	f04f 0e00 	mov.w	lr, #0
 8013ac0:	f852 ab04 	ldr.w	sl, [r2], #4
 8013ac4:	f859 4b04 	ldr.w	r4, [r9], #4
 8013ac8:	fa1e f18a 	uxtah	r1, lr, sl
 8013acc:	b2a3      	uxth	r3, r4
 8013ace:	1ac9      	subs	r1, r1, r3
 8013ad0:	0c23      	lsrs	r3, r4, #16
 8013ad2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8013ad6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8013ada:	b289      	uxth	r1, r1
 8013adc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013ae0:	45c8      	cmp	r8, r9
 8013ae2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013ae6:	4694      	mov	ip, r2
 8013ae8:	f845 3b04 	str.w	r3, [r5], #4
 8013aec:	d8e8      	bhi.n	8013ac0 <__mdiff+0x5c>
 8013aee:	45bc      	cmp	ip, r7
 8013af0:	d304      	bcc.n	8013afc <__mdiff+0x98>
 8013af2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013af6:	b183      	cbz	r3, 8013b1a <__mdiff+0xb6>
 8013af8:	6106      	str	r6, [r0, #16]
 8013afa:	e7c5      	b.n	8013a88 <__mdiff+0x24>
 8013afc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013b00:	fa1e f381 	uxtah	r3, lr, r1
 8013b04:	141a      	asrs	r2, r3, #16
 8013b06:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013b0a:	b29b      	uxth	r3, r3
 8013b0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b10:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013b14:	f845 3b04 	str.w	r3, [r5], #4
 8013b18:	e7e9      	b.n	8013aee <__mdiff+0x8a>
 8013b1a:	3e01      	subs	r6, #1
 8013b1c:	e7e9      	b.n	8013af2 <__mdiff+0x8e>

08013b1e <__d2b>:
 8013b1e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013b22:	460e      	mov	r6, r1
 8013b24:	2101      	movs	r1, #1
 8013b26:	ec59 8b10 	vmov	r8, r9, d0
 8013b2a:	4615      	mov	r5, r2
 8013b2c:	f7ff fd6b 	bl	8013606 <_Balloc>
 8013b30:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8013b34:	4607      	mov	r7, r0
 8013b36:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b3a:	bb34      	cbnz	r4, 8013b8a <__d2b+0x6c>
 8013b3c:	9301      	str	r3, [sp, #4]
 8013b3e:	f1b8 0300 	subs.w	r3, r8, #0
 8013b42:	d027      	beq.n	8013b94 <__d2b+0x76>
 8013b44:	a802      	add	r0, sp, #8
 8013b46:	f840 3d08 	str.w	r3, [r0, #-8]!
 8013b4a:	f7ff fe01 	bl	8013750 <__lo0bits>
 8013b4e:	9900      	ldr	r1, [sp, #0]
 8013b50:	b1f0      	cbz	r0, 8013b90 <__d2b+0x72>
 8013b52:	9a01      	ldr	r2, [sp, #4]
 8013b54:	f1c0 0320 	rsb	r3, r0, #32
 8013b58:	fa02 f303 	lsl.w	r3, r2, r3
 8013b5c:	430b      	orrs	r3, r1
 8013b5e:	40c2      	lsrs	r2, r0
 8013b60:	617b      	str	r3, [r7, #20]
 8013b62:	9201      	str	r2, [sp, #4]
 8013b64:	9b01      	ldr	r3, [sp, #4]
 8013b66:	61bb      	str	r3, [r7, #24]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	bf14      	ite	ne
 8013b6c:	2102      	movne	r1, #2
 8013b6e:	2101      	moveq	r1, #1
 8013b70:	6139      	str	r1, [r7, #16]
 8013b72:	b1c4      	cbz	r4, 8013ba6 <__d2b+0x88>
 8013b74:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013b78:	4404      	add	r4, r0
 8013b7a:	6034      	str	r4, [r6, #0]
 8013b7c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013b80:	6028      	str	r0, [r5, #0]
 8013b82:	4638      	mov	r0, r7
 8013b84:	b003      	add	sp, #12
 8013b86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013b8e:	e7d5      	b.n	8013b3c <__d2b+0x1e>
 8013b90:	6179      	str	r1, [r7, #20]
 8013b92:	e7e7      	b.n	8013b64 <__d2b+0x46>
 8013b94:	a801      	add	r0, sp, #4
 8013b96:	f7ff fddb 	bl	8013750 <__lo0bits>
 8013b9a:	9b01      	ldr	r3, [sp, #4]
 8013b9c:	617b      	str	r3, [r7, #20]
 8013b9e:	2101      	movs	r1, #1
 8013ba0:	6139      	str	r1, [r7, #16]
 8013ba2:	3020      	adds	r0, #32
 8013ba4:	e7e5      	b.n	8013b72 <__d2b+0x54>
 8013ba6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013baa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013bae:	6030      	str	r0, [r6, #0]
 8013bb0:	6918      	ldr	r0, [r3, #16]
 8013bb2:	f7ff fdae 	bl	8013712 <__hi0bits>
 8013bb6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8013bba:	e7e1      	b.n	8013b80 <__d2b+0x62>

08013bbc <_calloc_r>:
 8013bbc:	b538      	push	{r3, r4, r5, lr}
 8013bbe:	fb02 f401 	mul.w	r4, r2, r1
 8013bc2:	4621      	mov	r1, r4
 8013bc4:	f000 f856 	bl	8013c74 <_malloc_r>
 8013bc8:	4605      	mov	r5, r0
 8013bca:	b118      	cbz	r0, 8013bd4 <_calloc_r+0x18>
 8013bcc:	4622      	mov	r2, r4
 8013bce:	2100      	movs	r1, #0
 8013bd0:	f7fd fef2 	bl	80119b8 <memset>
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	bd38      	pop	{r3, r4, r5, pc}

08013bd8 <_free_r>:
 8013bd8:	b538      	push	{r3, r4, r5, lr}
 8013bda:	4605      	mov	r5, r0
 8013bdc:	2900      	cmp	r1, #0
 8013bde:	d045      	beq.n	8013c6c <_free_r+0x94>
 8013be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013be4:	1f0c      	subs	r4, r1, #4
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	bfb8      	it	lt
 8013bea:	18e4      	addlt	r4, r4, r3
 8013bec:	f000 fc03 	bl	80143f6 <__malloc_lock>
 8013bf0:	4a1f      	ldr	r2, [pc, #124]	; (8013c70 <_free_r+0x98>)
 8013bf2:	6813      	ldr	r3, [r2, #0]
 8013bf4:	4610      	mov	r0, r2
 8013bf6:	b933      	cbnz	r3, 8013c06 <_free_r+0x2e>
 8013bf8:	6063      	str	r3, [r4, #4]
 8013bfa:	6014      	str	r4, [r2, #0]
 8013bfc:	4628      	mov	r0, r5
 8013bfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013c02:	f000 bbf9 	b.w	80143f8 <__malloc_unlock>
 8013c06:	42a3      	cmp	r3, r4
 8013c08:	d90c      	bls.n	8013c24 <_free_r+0x4c>
 8013c0a:	6821      	ldr	r1, [r4, #0]
 8013c0c:	1862      	adds	r2, r4, r1
 8013c0e:	4293      	cmp	r3, r2
 8013c10:	bf04      	itt	eq
 8013c12:	681a      	ldreq	r2, [r3, #0]
 8013c14:	685b      	ldreq	r3, [r3, #4]
 8013c16:	6063      	str	r3, [r4, #4]
 8013c18:	bf04      	itt	eq
 8013c1a:	1852      	addeq	r2, r2, r1
 8013c1c:	6022      	streq	r2, [r4, #0]
 8013c1e:	6004      	str	r4, [r0, #0]
 8013c20:	e7ec      	b.n	8013bfc <_free_r+0x24>
 8013c22:	4613      	mov	r3, r2
 8013c24:	685a      	ldr	r2, [r3, #4]
 8013c26:	b10a      	cbz	r2, 8013c2c <_free_r+0x54>
 8013c28:	42a2      	cmp	r2, r4
 8013c2a:	d9fa      	bls.n	8013c22 <_free_r+0x4a>
 8013c2c:	6819      	ldr	r1, [r3, #0]
 8013c2e:	1858      	adds	r0, r3, r1
 8013c30:	42a0      	cmp	r0, r4
 8013c32:	d10b      	bne.n	8013c4c <_free_r+0x74>
 8013c34:	6820      	ldr	r0, [r4, #0]
 8013c36:	4401      	add	r1, r0
 8013c38:	1858      	adds	r0, r3, r1
 8013c3a:	4282      	cmp	r2, r0
 8013c3c:	6019      	str	r1, [r3, #0]
 8013c3e:	d1dd      	bne.n	8013bfc <_free_r+0x24>
 8013c40:	6810      	ldr	r0, [r2, #0]
 8013c42:	6852      	ldr	r2, [r2, #4]
 8013c44:	605a      	str	r2, [r3, #4]
 8013c46:	4401      	add	r1, r0
 8013c48:	6019      	str	r1, [r3, #0]
 8013c4a:	e7d7      	b.n	8013bfc <_free_r+0x24>
 8013c4c:	d902      	bls.n	8013c54 <_free_r+0x7c>
 8013c4e:	230c      	movs	r3, #12
 8013c50:	602b      	str	r3, [r5, #0]
 8013c52:	e7d3      	b.n	8013bfc <_free_r+0x24>
 8013c54:	6820      	ldr	r0, [r4, #0]
 8013c56:	1821      	adds	r1, r4, r0
 8013c58:	428a      	cmp	r2, r1
 8013c5a:	bf04      	itt	eq
 8013c5c:	6811      	ldreq	r1, [r2, #0]
 8013c5e:	6852      	ldreq	r2, [r2, #4]
 8013c60:	6062      	str	r2, [r4, #4]
 8013c62:	bf04      	itt	eq
 8013c64:	1809      	addeq	r1, r1, r0
 8013c66:	6021      	streq	r1, [r4, #0]
 8013c68:	605c      	str	r4, [r3, #4]
 8013c6a:	e7c7      	b.n	8013bfc <_free_r+0x24>
 8013c6c:	bd38      	pop	{r3, r4, r5, pc}
 8013c6e:	bf00      	nop
 8013c70:	20002164 	.word	0x20002164

08013c74 <_malloc_r>:
 8013c74:	b570      	push	{r4, r5, r6, lr}
 8013c76:	1ccd      	adds	r5, r1, #3
 8013c78:	f025 0503 	bic.w	r5, r5, #3
 8013c7c:	3508      	adds	r5, #8
 8013c7e:	2d0c      	cmp	r5, #12
 8013c80:	bf38      	it	cc
 8013c82:	250c      	movcc	r5, #12
 8013c84:	2d00      	cmp	r5, #0
 8013c86:	4606      	mov	r6, r0
 8013c88:	db01      	blt.n	8013c8e <_malloc_r+0x1a>
 8013c8a:	42a9      	cmp	r1, r5
 8013c8c:	d903      	bls.n	8013c96 <_malloc_r+0x22>
 8013c8e:	230c      	movs	r3, #12
 8013c90:	6033      	str	r3, [r6, #0]
 8013c92:	2000      	movs	r0, #0
 8013c94:	bd70      	pop	{r4, r5, r6, pc}
 8013c96:	f000 fbae 	bl	80143f6 <__malloc_lock>
 8013c9a:	4a21      	ldr	r2, [pc, #132]	; (8013d20 <_malloc_r+0xac>)
 8013c9c:	6814      	ldr	r4, [r2, #0]
 8013c9e:	4621      	mov	r1, r4
 8013ca0:	b991      	cbnz	r1, 8013cc8 <_malloc_r+0x54>
 8013ca2:	4c20      	ldr	r4, [pc, #128]	; (8013d24 <_malloc_r+0xb0>)
 8013ca4:	6823      	ldr	r3, [r4, #0]
 8013ca6:	b91b      	cbnz	r3, 8013cb0 <_malloc_r+0x3c>
 8013ca8:	4630      	mov	r0, r6
 8013caa:	f000 facf 	bl	801424c <_sbrk_r>
 8013cae:	6020      	str	r0, [r4, #0]
 8013cb0:	4629      	mov	r1, r5
 8013cb2:	4630      	mov	r0, r6
 8013cb4:	f000 faca 	bl	801424c <_sbrk_r>
 8013cb8:	1c43      	adds	r3, r0, #1
 8013cba:	d124      	bne.n	8013d06 <_malloc_r+0x92>
 8013cbc:	230c      	movs	r3, #12
 8013cbe:	6033      	str	r3, [r6, #0]
 8013cc0:	4630      	mov	r0, r6
 8013cc2:	f000 fb99 	bl	80143f8 <__malloc_unlock>
 8013cc6:	e7e4      	b.n	8013c92 <_malloc_r+0x1e>
 8013cc8:	680b      	ldr	r3, [r1, #0]
 8013cca:	1b5b      	subs	r3, r3, r5
 8013ccc:	d418      	bmi.n	8013d00 <_malloc_r+0x8c>
 8013cce:	2b0b      	cmp	r3, #11
 8013cd0:	d90f      	bls.n	8013cf2 <_malloc_r+0x7e>
 8013cd2:	600b      	str	r3, [r1, #0]
 8013cd4:	50cd      	str	r5, [r1, r3]
 8013cd6:	18cc      	adds	r4, r1, r3
 8013cd8:	4630      	mov	r0, r6
 8013cda:	f000 fb8d 	bl	80143f8 <__malloc_unlock>
 8013cde:	f104 000b 	add.w	r0, r4, #11
 8013ce2:	1d23      	adds	r3, r4, #4
 8013ce4:	f020 0007 	bic.w	r0, r0, #7
 8013ce8:	1ac3      	subs	r3, r0, r3
 8013cea:	d0d3      	beq.n	8013c94 <_malloc_r+0x20>
 8013cec:	425a      	negs	r2, r3
 8013cee:	50e2      	str	r2, [r4, r3]
 8013cf0:	e7d0      	b.n	8013c94 <_malloc_r+0x20>
 8013cf2:	428c      	cmp	r4, r1
 8013cf4:	684b      	ldr	r3, [r1, #4]
 8013cf6:	bf16      	itet	ne
 8013cf8:	6063      	strne	r3, [r4, #4]
 8013cfa:	6013      	streq	r3, [r2, #0]
 8013cfc:	460c      	movne	r4, r1
 8013cfe:	e7eb      	b.n	8013cd8 <_malloc_r+0x64>
 8013d00:	460c      	mov	r4, r1
 8013d02:	6849      	ldr	r1, [r1, #4]
 8013d04:	e7cc      	b.n	8013ca0 <_malloc_r+0x2c>
 8013d06:	1cc4      	adds	r4, r0, #3
 8013d08:	f024 0403 	bic.w	r4, r4, #3
 8013d0c:	42a0      	cmp	r0, r4
 8013d0e:	d005      	beq.n	8013d1c <_malloc_r+0xa8>
 8013d10:	1a21      	subs	r1, r4, r0
 8013d12:	4630      	mov	r0, r6
 8013d14:	f000 fa9a 	bl	801424c <_sbrk_r>
 8013d18:	3001      	adds	r0, #1
 8013d1a:	d0cf      	beq.n	8013cbc <_malloc_r+0x48>
 8013d1c:	6025      	str	r5, [r4, #0]
 8013d1e:	e7db      	b.n	8013cd8 <_malloc_r+0x64>
 8013d20:	20002164 	.word	0x20002164
 8013d24:	20002168 	.word	0x20002168

08013d28 <__ssputs_r>:
 8013d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d2c:	688e      	ldr	r6, [r1, #8]
 8013d2e:	429e      	cmp	r6, r3
 8013d30:	4682      	mov	sl, r0
 8013d32:	460c      	mov	r4, r1
 8013d34:	4690      	mov	r8, r2
 8013d36:	4699      	mov	r9, r3
 8013d38:	d837      	bhi.n	8013daa <__ssputs_r+0x82>
 8013d3a:	898a      	ldrh	r2, [r1, #12]
 8013d3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013d40:	d031      	beq.n	8013da6 <__ssputs_r+0x7e>
 8013d42:	6825      	ldr	r5, [r4, #0]
 8013d44:	6909      	ldr	r1, [r1, #16]
 8013d46:	1a6f      	subs	r7, r5, r1
 8013d48:	6965      	ldr	r5, [r4, #20]
 8013d4a:	2302      	movs	r3, #2
 8013d4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013d50:	fb95 f5f3 	sdiv	r5, r5, r3
 8013d54:	f109 0301 	add.w	r3, r9, #1
 8013d58:	443b      	add	r3, r7
 8013d5a:	429d      	cmp	r5, r3
 8013d5c:	bf38      	it	cc
 8013d5e:	461d      	movcc	r5, r3
 8013d60:	0553      	lsls	r3, r2, #21
 8013d62:	d530      	bpl.n	8013dc6 <__ssputs_r+0x9e>
 8013d64:	4629      	mov	r1, r5
 8013d66:	f7ff ff85 	bl	8013c74 <_malloc_r>
 8013d6a:	4606      	mov	r6, r0
 8013d6c:	b950      	cbnz	r0, 8013d84 <__ssputs_r+0x5c>
 8013d6e:	230c      	movs	r3, #12
 8013d70:	f8ca 3000 	str.w	r3, [sl]
 8013d74:	89a3      	ldrh	r3, [r4, #12]
 8013d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d7a:	81a3      	strh	r3, [r4, #12]
 8013d7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d84:	463a      	mov	r2, r7
 8013d86:	6921      	ldr	r1, [r4, #16]
 8013d88:	f7ff fc32 	bl	80135f0 <memcpy>
 8013d8c:	89a3      	ldrh	r3, [r4, #12]
 8013d8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d96:	81a3      	strh	r3, [r4, #12]
 8013d98:	6126      	str	r6, [r4, #16]
 8013d9a:	6165      	str	r5, [r4, #20]
 8013d9c:	443e      	add	r6, r7
 8013d9e:	1bed      	subs	r5, r5, r7
 8013da0:	6026      	str	r6, [r4, #0]
 8013da2:	60a5      	str	r5, [r4, #8]
 8013da4:	464e      	mov	r6, r9
 8013da6:	454e      	cmp	r6, r9
 8013da8:	d900      	bls.n	8013dac <__ssputs_r+0x84>
 8013daa:	464e      	mov	r6, r9
 8013dac:	4632      	mov	r2, r6
 8013dae:	4641      	mov	r1, r8
 8013db0:	6820      	ldr	r0, [r4, #0]
 8013db2:	f000 fb07 	bl	80143c4 <memmove>
 8013db6:	68a3      	ldr	r3, [r4, #8]
 8013db8:	1b9b      	subs	r3, r3, r6
 8013dba:	60a3      	str	r3, [r4, #8]
 8013dbc:	6823      	ldr	r3, [r4, #0]
 8013dbe:	441e      	add	r6, r3
 8013dc0:	6026      	str	r6, [r4, #0]
 8013dc2:	2000      	movs	r0, #0
 8013dc4:	e7dc      	b.n	8013d80 <__ssputs_r+0x58>
 8013dc6:	462a      	mov	r2, r5
 8013dc8:	f000 fb17 	bl	80143fa <_realloc_r>
 8013dcc:	4606      	mov	r6, r0
 8013dce:	2800      	cmp	r0, #0
 8013dd0:	d1e2      	bne.n	8013d98 <__ssputs_r+0x70>
 8013dd2:	6921      	ldr	r1, [r4, #16]
 8013dd4:	4650      	mov	r0, sl
 8013dd6:	f7ff feff 	bl	8013bd8 <_free_r>
 8013dda:	e7c8      	b.n	8013d6e <__ssputs_r+0x46>

08013ddc <_svfiprintf_r>:
 8013ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013de0:	461d      	mov	r5, r3
 8013de2:	898b      	ldrh	r3, [r1, #12]
 8013de4:	061f      	lsls	r7, r3, #24
 8013de6:	b09d      	sub	sp, #116	; 0x74
 8013de8:	4680      	mov	r8, r0
 8013dea:	460c      	mov	r4, r1
 8013dec:	4616      	mov	r6, r2
 8013dee:	d50f      	bpl.n	8013e10 <_svfiprintf_r+0x34>
 8013df0:	690b      	ldr	r3, [r1, #16]
 8013df2:	b96b      	cbnz	r3, 8013e10 <_svfiprintf_r+0x34>
 8013df4:	2140      	movs	r1, #64	; 0x40
 8013df6:	f7ff ff3d 	bl	8013c74 <_malloc_r>
 8013dfa:	6020      	str	r0, [r4, #0]
 8013dfc:	6120      	str	r0, [r4, #16]
 8013dfe:	b928      	cbnz	r0, 8013e0c <_svfiprintf_r+0x30>
 8013e00:	230c      	movs	r3, #12
 8013e02:	f8c8 3000 	str.w	r3, [r8]
 8013e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013e0a:	e0c8      	b.n	8013f9e <_svfiprintf_r+0x1c2>
 8013e0c:	2340      	movs	r3, #64	; 0x40
 8013e0e:	6163      	str	r3, [r4, #20]
 8013e10:	2300      	movs	r3, #0
 8013e12:	9309      	str	r3, [sp, #36]	; 0x24
 8013e14:	2320      	movs	r3, #32
 8013e16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013e1a:	2330      	movs	r3, #48	; 0x30
 8013e1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013e20:	9503      	str	r5, [sp, #12]
 8013e22:	f04f 0b01 	mov.w	fp, #1
 8013e26:	4637      	mov	r7, r6
 8013e28:	463d      	mov	r5, r7
 8013e2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013e2e:	b10b      	cbz	r3, 8013e34 <_svfiprintf_r+0x58>
 8013e30:	2b25      	cmp	r3, #37	; 0x25
 8013e32:	d13e      	bne.n	8013eb2 <_svfiprintf_r+0xd6>
 8013e34:	ebb7 0a06 	subs.w	sl, r7, r6
 8013e38:	d00b      	beq.n	8013e52 <_svfiprintf_r+0x76>
 8013e3a:	4653      	mov	r3, sl
 8013e3c:	4632      	mov	r2, r6
 8013e3e:	4621      	mov	r1, r4
 8013e40:	4640      	mov	r0, r8
 8013e42:	f7ff ff71 	bl	8013d28 <__ssputs_r>
 8013e46:	3001      	adds	r0, #1
 8013e48:	f000 80a4 	beq.w	8013f94 <_svfiprintf_r+0x1b8>
 8013e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e4e:	4453      	add	r3, sl
 8013e50:	9309      	str	r3, [sp, #36]	; 0x24
 8013e52:	783b      	ldrb	r3, [r7, #0]
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	f000 809d 	beq.w	8013f94 <_svfiprintf_r+0x1b8>
 8013e5a:	2300      	movs	r3, #0
 8013e5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013e60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e64:	9304      	str	r3, [sp, #16]
 8013e66:	9307      	str	r3, [sp, #28]
 8013e68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013e6c:	931a      	str	r3, [sp, #104]	; 0x68
 8013e6e:	462f      	mov	r7, r5
 8013e70:	2205      	movs	r2, #5
 8013e72:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013e76:	4850      	ldr	r0, [pc, #320]	; (8013fb8 <_svfiprintf_r+0x1dc>)
 8013e78:	f7ec f9da 	bl	8000230 <memchr>
 8013e7c:	9b04      	ldr	r3, [sp, #16]
 8013e7e:	b9d0      	cbnz	r0, 8013eb6 <_svfiprintf_r+0xda>
 8013e80:	06d9      	lsls	r1, r3, #27
 8013e82:	bf44      	itt	mi
 8013e84:	2220      	movmi	r2, #32
 8013e86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013e8a:	071a      	lsls	r2, r3, #28
 8013e8c:	bf44      	itt	mi
 8013e8e:	222b      	movmi	r2, #43	; 0x2b
 8013e90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013e94:	782a      	ldrb	r2, [r5, #0]
 8013e96:	2a2a      	cmp	r2, #42	; 0x2a
 8013e98:	d015      	beq.n	8013ec6 <_svfiprintf_r+0xea>
 8013e9a:	9a07      	ldr	r2, [sp, #28]
 8013e9c:	462f      	mov	r7, r5
 8013e9e:	2000      	movs	r0, #0
 8013ea0:	250a      	movs	r5, #10
 8013ea2:	4639      	mov	r1, r7
 8013ea4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ea8:	3b30      	subs	r3, #48	; 0x30
 8013eaa:	2b09      	cmp	r3, #9
 8013eac:	d94d      	bls.n	8013f4a <_svfiprintf_r+0x16e>
 8013eae:	b1b8      	cbz	r0, 8013ee0 <_svfiprintf_r+0x104>
 8013eb0:	e00f      	b.n	8013ed2 <_svfiprintf_r+0xf6>
 8013eb2:	462f      	mov	r7, r5
 8013eb4:	e7b8      	b.n	8013e28 <_svfiprintf_r+0x4c>
 8013eb6:	4a40      	ldr	r2, [pc, #256]	; (8013fb8 <_svfiprintf_r+0x1dc>)
 8013eb8:	1a80      	subs	r0, r0, r2
 8013eba:	fa0b f000 	lsl.w	r0, fp, r0
 8013ebe:	4318      	orrs	r0, r3
 8013ec0:	9004      	str	r0, [sp, #16]
 8013ec2:	463d      	mov	r5, r7
 8013ec4:	e7d3      	b.n	8013e6e <_svfiprintf_r+0x92>
 8013ec6:	9a03      	ldr	r2, [sp, #12]
 8013ec8:	1d11      	adds	r1, r2, #4
 8013eca:	6812      	ldr	r2, [r2, #0]
 8013ecc:	9103      	str	r1, [sp, #12]
 8013ece:	2a00      	cmp	r2, #0
 8013ed0:	db01      	blt.n	8013ed6 <_svfiprintf_r+0xfa>
 8013ed2:	9207      	str	r2, [sp, #28]
 8013ed4:	e004      	b.n	8013ee0 <_svfiprintf_r+0x104>
 8013ed6:	4252      	negs	r2, r2
 8013ed8:	f043 0302 	orr.w	r3, r3, #2
 8013edc:	9207      	str	r2, [sp, #28]
 8013ede:	9304      	str	r3, [sp, #16]
 8013ee0:	783b      	ldrb	r3, [r7, #0]
 8013ee2:	2b2e      	cmp	r3, #46	; 0x2e
 8013ee4:	d10c      	bne.n	8013f00 <_svfiprintf_r+0x124>
 8013ee6:	787b      	ldrb	r3, [r7, #1]
 8013ee8:	2b2a      	cmp	r3, #42	; 0x2a
 8013eea:	d133      	bne.n	8013f54 <_svfiprintf_r+0x178>
 8013eec:	9b03      	ldr	r3, [sp, #12]
 8013eee:	1d1a      	adds	r2, r3, #4
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	9203      	str	r2, [sp, #12]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	bfb8      	it	lt
 8013ef8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013efc:	3702      	adds	r7, #2
 8013efe:	9305      	str	r3, [sp, #20]
 8013f00:	4d2e      	ldr	r5, [pc, #184]	; (8013fbc <_svfiprintf_r+0x1e0>)
 8013f02:	7839      	ldrb	r1, [r7, #0]
 8013f04:	2203      	movs	r2, #3
 8013f06:	4628      	mov	r0, r5
 8013f08:	f7ec f992 	bl	8000230 <memchr>
 8013f0c:	b138      	cbz	r0, 8013f1e <_svfiprintf_r+0x142>
 8013f0e:	2340      	movs	r3, #64	; 0x40
 8013f10:	1b40      	subs	r0, r0, r5
 8013f12:	fa03 f000 	lsl.w	r0, r3, r0
 8013f16:	9b04      	ldr	r3, [sp, #16]
 8013f18:	4303      	orrs	r3, r0
 8013f1a:	3701      	adds	r7, #1
 8013f1c:	9304      	str	r3, [sp, #16]
 8013f1e:	7839      	ldrb	r1, [r7, #0]
 8013f20:	4827      	ldr	r0, [pc, #156]	; (8013fc0 <_svfiprintf_r+0x1e4>)
 8013f22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013f26:	2206      	movs	r2, #6
 8013f28:	1c7e      	adds	r6, r7, #1
 8013f2a:	f7ec f981 	bl	8000230 <memchr>
 8013f2e:	2800      	cmp	r0, #0
 8013f30:	d038      	beq.n	8013fa4 <_svfiprintf_r+0x1c8>
 8013f32:	4b24      	ldr	r3, [pc, #144]	; (8013fc4 <_svfiprintf_r+0x1e8>)
 8013f34:	bb13      	cbnz	r3, 8013f7c <_svfiprintf_r+0x1a0>
 8013f36:	9b03      	ldr	r3, [sp, #12]
 8013f38:	3307      	adds	r3, #7
 8013f3a:	f023 0307 	bic.w	r3, r3, #7
 8013f3e:	3308      	adds	r3, #8
 8013f40:	9303      	str	r3, [sp, #12]
 8013f42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f44:	444b      	add	r3, r9
 8013f46:	9309      	str	r3, [sp, #36]	; 0x24
 8013f48:	e76d      	b.n	8013e26 <_svfiprintf_r+0x4a>
 8013f4a:	fb05 3202 	mla	r2, r5, r2, r3
 8013f4e:	2001      	movs	r0, #1
 8013f50:	460f      	mov	r7, r1
 8013f52:	e7a6      	b.n	8013ea2 <_svfiprintf_r+0xc6>
 8013f54:	2300      	movs	r3, #0
 8013f56:	3701      	adds	r7, #1
 8013f58:	9305      	str	r3, [sp, #20]
 8013f5a:	4619      	mov	r1, r3
 8013f5c:	250a      	movs	r5, #10
 8013f5e:	4638      	mov	r0, r7
 8013f60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f64:	3a30      	subs	r2, #48	; 0x30
 8013f66:	2a09      	cmp	r2, #9
 8013f68:	d903      	bls.n	8013f72 <_svfiprintf_r+0x196>
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d0c8      	beq.n	8013f00 <_svfiprintf_r+0x124>
 8013f6e:	9105      	str	r1, [sp, #20]
 8013f70:	e7c6      	b.n	8013f00 <_svfiprintf_r+0x124>
 8013f72:	fb05 2101 	mla	r1, r5, r1, r2
 8013f76:	2301      	movs	r3, #1
 8013f78:	4607      	mov	r7, r0
 8013f7a:	e7f0      	b.n	8013f5e <_svfiprintf_r+0x182>
 8013f7c:	ab03      	add	r3, sp, #12
 8013f7e:	9300      	str	r3, [sp, #0]
 8013f80:	4622      	mov	r2, r4
 8013f82:	4b11      	ldr	r3, [pc, #68]	; (8013fc8 <_svfiprintf_r+0x1ec>)
 8013f84:	a904      	add	r1, sp, #16
 8013f86:	4640      	mov	r0, r8
 8013f88:	f7fd fdb2 	bl	8011af0 <_printf_float>
 8013f8c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8013f90:	4681      	mov	r9, r0
 8013f92:	d1d6      	bne.n	8013f42 <_svfiprintf_r+0x166>
 8013f94:	89a3      	ldrh	r3, [r4, #12]
 8013f96:	065b      	lsls	r3, r3, #25
 8013f98:	f53f af35 	bmi.w	8013e06 <_svfiprintf_r+0x2a>
 8013f9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f9e:	b01d      	add	sp, #116	; 0x74
 8013fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fa4:	ab03      	add	r3, sp, #12
 8013fa6:	9300      	str	r3, [sp, #0]
 8013fa8:	4622      	mov	r2, r4
 8013faa:	4b07      	ldr	r3, [pc, #28]	; (8013fc8 <_svfiprintf_r+0x1ec>)
 8013fac:	a904      	add	r1, sp, #16
 8013fae:	4640      	mov	r0, r8
 8013fb0:	f7fe f854 	bl	801205c <_printf_i>
 8013fb4:	e7ea      	b.n	8013f8c <_svfiprintf_r+0x1b0>
 8013fb6:	bf00      	nop
 8013fb8:	08016dd4 	.word	0x08016dd4
 8013fbc:	08016dda 	.word	0x08016dda
 8013fc0:	08016dde 	.word	0x08016dde
 8013fc4:	08011af1 	.word	0x08011af1
 8013fc8:	08013d29 	.word	0x08013d29

08013fcc <__sfputc_r>:
 8013fcc:	6893      	ldr	r3, [r2, #8]
 8013fce:	3b01      	subs	r3, #1
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	b410      	push	{r4}
 8013fd4:	6093      	str	r3, [r2, #8]
 8013fd6:	da08      	bge.n	8013fea <__sfputc_r+0x1e>
 8013fd8:	6994      	ldr	r4, [r2, #24]
 8013fda:	42a3      	cmp	r3, r4
 8013fdc:	db01      	blt.n	8013fe2 <__sfputc_r+0x16>
 8013fde:	290a      	cmp	r1, #10
 8013fe0:	d103      	bne.n	8013fea <__sfputc_r+0x1e>
 8013fe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fe6:	f7fe ba0b 	b.w	8012400 <__swbuf_r>
 8013fea:	6813      	ldr	r3, [r2, #0]
 8013fec:	1c58      	adds	r0, r3, #1
 8013fee:	6010      	str	r0, [r2, #0]
 8013ff0:	7019      	strb	r1, [r3, #0]
 8013ff2:	4608      	mov	r0, r1
 8013ff4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ff8:	4770      	bx	lr

08013ffa <__sfputs_r>:
 8013ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ffc:	4606      	mov	r6, r0
 8013ffe:	460f      	mov	r7, r1
 8014000:	4614      	mov	r4, r2
 8014002:	18d5      	adds	r5, r2, r3
 8014004:	42ac      	cmp	r4, r5
 8014006:	d101      	bne.n	801400c <__sfputs_r+0x12>
 8014008:	2000      	movs	r0, #0
 801400a:	e007      	b.n	801401c <__sfputs_r+0x22>
 801400c:	463a      	mov	r2, r7
 801400e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014012:	4630      	mov	r0, r6
 8014014:	f7ff ffda 	bl	8013fcc <__sfputc_r>
 8014018:	1c43      	adds	r3, r0, #1
 801401a:	d1f3      	bne.n	8014004 <__sfputs_r+0xa>
 801401c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014020 <_vfiprintf_r>:
 8014020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014024:	460c      	mov	r4, r1
 8014026:	b09d      	sub	sp, #116	; 0x74
 8014028:	4617      	mov	r7, r2
 801402a:	461d      	mov	r5, r3
 801402c:	4606      	mov	r6, r0
 801402e:	b118      	cbz	r0, 8014038 <_vfiprintf_r+0x18>
 8014030:	6983      	ldr	r3, [r0, #24]
 8014032:	b90b      	cbnz	r3, 8014038 <_vfiprintf_r+0x18>
 8014034:	f7ff f9d8 	bl	80133e8 <__sinit>
 8014038:	4b7c      	ldr	r3, [pc, #496]	; (801422c <_vfiprintf_r+0x20c>)
 801403a:	429c      	cmp	r4, r3
 801403c:	d158      	bne.n	80140f0 <_vfiprintf_r+0xd0>
 801403e:	6874      	ldr	r4, [r6, #4]
 8014040:	89a3      	ldrh	r3, [r4, #12]
 8014042:	0718      	lsls	r0, r3, #28
 8014044:	d55e      	bpl.n	8014104 <_vfiprintf_r+0xe4>
 8014046:	6923      	ldr	r3, [r4, #16]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d05b      	beq.n	8014104 <_vfiprintf_r+0xe4>
 801404c:	2300      	movs	r3, #0
 801404e:	9309      	str	r3, [sp, #36]	; 0x24
 8014050:	2320      	movs	r3, #32
 8014052:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014056:	2330      	movs	r3, #48	; 0x30
 8014058:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801405c:	9503      	str	r5, [sp, #12]
 801405e:	f04f 0b01 	mov.w	fp, #1
 8014062:	46b8      	mov	r8, r7
 8014064:	4645      	mov	r5, r8
 8014066:	f815 3b01 	ldrb.w	r3, [r5], #1
 801406a:	b10b      	cbz	r3, 8014070 <_vfiprintf_r+0x50>
 801406c:	2b25      	cmp	r3, #37	; 0x25
 801406e:	d154      	bne.n	801411a <_vfiprintf_r+0xfa>
 8014070:	ebb8 0a07 	subs.w	sl, r8, r7
 8014074:	d00b      	beq.n	801408e <_vfiprintf_r+0x6e>
 8014076:	4653      	mov	r3, sl
 8014078:	463a      	mov	r2, r7
 801407a:	4621      	mov	r1, r4
 801407c:	4630      	mov	r0, r6
 801407e:	f7ff ffbc 	bl	8013ffa <__sfputs_r>
 8014082:	3001      	adds	r0, #1
 8014084:	f000 80c2 	beq.w	801420c <_vfiprintf_r+0x1ec>
 8014088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801408a:	4453      	add	r3, sl
 801408c:	9309      	str	r3, [sp, #36]	; 0x24
 801408e:	f898 3000 	ldrb.w	r3, [r8]
 8014092:	2b00      	cmp	r3, #0
 8014094:	f000 80ba 	beq.w	801420c <_vfiprintf_r+0x1ec>
 8014098:	2300      	movs	r3, #0
 801409a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801409e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80140a2:	9304      	str	r3, [sp, #16]
 80140a4:	9307      	str	r3, [sp, #28]
 80140a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80140aa:	931a      	str	r3, [sp, #104]	; 0x68
 80140ac:	46a8      	mov	r8, r5
 80140ae:	2205      	movs	r2, #5
 80140b0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80140b4:	485e      	ldr	r0, [pc, #376]	; (8014230 <_vfiprintf_r+0x210>)
 80140b6:	f7ec f8bb 	bl	8000230 <memchr>
 80140ba:	9b04      	ldr	r3, [sp, #16]
 80140bc:	bb78      	cbnz	r0, 801411e <_vfiprintf_r+0xfe>
 80140be:	06d9      	lsls	r1, r3, #27
 80140c0:	bf44      	itt	mi
 80140c2:	2220      	movmi	r2, #32
 80140c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80140c8:	071a      	lsls	r2, r3, #28
 80140ca:	bf44      	itt	mi
 80140cc:	222b      	movmi	r2, #43	; 0x2b
 80140ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80140d2:	782a      	ldrb	r2, [r5, #0]
 80140d4:	2a2a      	cmp	r2, #42	; 0x2a
 80140d6:	d02a      	beq.n	801412e <_vfiprintf_r+0x10e>
 80140d8:	9a07      	ldr	r2, [sp, #28]
 80140da:	46a8      	mov	r8, r5
 80140dc:	2000      	movs	r0, #0
 80140de:	250a      	movs	r5, #10
 80140e0:	4641      	mov	r1, r8
 80140e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80140e6:	3b30      	subs	r3, #48	; 0x30
 80140e8:	2b09      	cmp	r3, #9
 80140ea:	d969      	bls.n	80141c0 <_vfiprintf_r+0x1a0>
 80140ec:	b360      	cbz	r0, 8014148 <_vfiprintf_r+0x128>
 80140ee:	e024      	b.n	801413a <_vfiprintf_r+0x11a>
 80140f0:	4b50      	ldr	r3, [pc, #320]	; (8014234 <_vfiprintf_r+0x214>)
 80140f2:	429c      	cmp	r4, r3
 80140f4:	d101      	bne.n	80140fa <_vfiprintf_r+0xda>
 80140f6:	68b4      	ldr	r4, [r6, #8]
 80140f8:	e7a2      	b.n	8014040 <_vfiprintf_r+0x20>
 80140fa:	4b4f      	ldr	r3, [pc, #316]	; (8014238 <_vfiprintf_r+0x218>)
 80140fc:	429c      	cmp	r4, r3
 80140fe:	bf08      	it	eq
 8014100:	68f4      	ldreq	r4, [r6, #12]
 8014102:	e79d      	b.n	8014040 <_vfiprintf_r+0x20>
 8014104:	4621      	mov	r1, r4
 8014106:	4630      	mov	r0, r6
 8014108:	f7fe f9cc 	bl	80124a4 <__swsetup_r>
 801410c:	2800      	cmp	r0, #0
 801410e:	d09d      	beq.n	801404c <_vfiprintf_r+0x2c>
 8014110:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014114:	b01d      	add	sp, #116	; 0x74
 8014116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801411a:	46a8      	mov	r8, r5
 801411c:	e7a2      	b.n	8014064 <_vfiprintf_r+0x44>
 801411e:	4a44      	ldr	r2, [pc, #272]	; (8014230 <_vfiprintf_r+0x210>)
 8014120:	1a80      	subs	r0, r0, r2
 8014122:	fa0b f000 	lsl.w	r0, fp, r0
 8014126:	4318      	orrs	r0, r3
 8014128:	9004      	str	r0, [sp, #16]
 801412a:	4645      	mov	r5, r8
 801412c:	e7be      	b.n	80140ac <_vfiprintf_r+0x8c>
 801412e:	9a03      	ldr	r2, [sp, #12]
 8014130:	1d11      	adds	r1, r2, #4
 8014132:	6812      	ldr	r2, [r2, #0]
 8014134:	9103      	str	r1, [sp, #12]
 8014136:	2a00      	cmp	r2, #0
 8014138:	db01      	blt.n	801413e <_vfiprintf_r+0x11e>
 801413a:	9207      	str	r2, [sp, #28]
 801413c:	e004      	b.n	8014148 <_vfiprintf_r+0x128>
 801413e:	4252      	negs	r2, r2
 8014140:	f043 0302 	orr.w	r3, r3, #2
 8014144:	9207      	str	r2, [sp, #28]
 8014146:	9304      	str	r3, [sp, #16]
 8014148:	f898 3000 	ldrb.w	r3, [r8]
 801414c:	2b2e      	cmp	r3, #46	; 0x2e
 801414e:	d10e      	bne.n	801416e <_vfiprintf_r+0x14e>
 8014150:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014154:	2b2a      	cmp	r3, #42	; 0x2a
 8014156:	d138      	bne.n	80141ca <_vfiprintf_r+0x1aa>
 8014158:	9b03      	ldr	r3, [sp, #12]
 801415a:	1d1a      	adds	r2, r3, #4
 801415c:	681b      	ldr	r3, [r3, #0]
 801415e:	9203      	str	r2, [sp, #12]
 8014160:	2b00      	cmp	r3, #0
 8014162:	bfb8      	it	lt
 8014164:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014168:	f108 0802 	add.w	r8, r8, #2
 801416c:	9305      	str	r3, [sp, #20]
 801416e:	4d33      	ldr	r5, [pc, #204]	; (801423c <_vfiprintf_r+0x21c>)
 8014170:	f898 1000 	ldrb.w	r1, [r8]
 8014174:	2203      	movs	r2, #3
 8014176:	4628      	mov	r0, r5
 8014178:	f7ec f85a 	bl	8000230 <memchr>
 801417c:	b140      	cbz	r0, 8014190 <_vfiprintf_r+0x170>
 801417e:	2340      	movs	r3, #64	; 0x40
 8014180:	1b40      	subs	r0, r0, r5
 8014182:	fa03 f000 	lsl.w	r0, r3, r0
 8014186:	9b04      	ldr	r3, [sp, #16]
 8014188:	4303      	orrs	r3, r0
 801418a:	f108 0801 	add.w	r8, r8, #1
 801418e:	9304      	str	r3, [sp, #16]
 8014190:	f898 1000 	ldrb.w	r1, [r8]
 8014194:	482a      	ldr	r0, [pc, #168]	; (8014240 <_vfiprintf_r+0x220>)
 8014196:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801419a:	2206      	movs	r2, #6
 801419c:	f108 0701 	add.w	r7, r8, #1
 80141a0:	f7ec f846 	bl	8000230 <memchr>
 80141a4:	2800      	cmp	r0, #0
 80141a6:	d037      	beq.n	8014218 <_vfiprintf_r+0x1f8>
 80141a8:	4b26      	ldr	r3, [pc, #152]	; (8014244 <_vfiprintf_r+0x224>)
 80141aa:	bb1b      	cbnz	r3, 80141f4 <_vfiprintf_r+0x1d4>
 80141ac:	9b03      	ldr	r3, [sp, #12]
 80141ae:	3307      	adds	r3, #7
 80141b0:	f023 0307 	bic.w	r3, r3, #7
 80141b4:	3308      	adds	r3, #8
 80141b6:	9303      	str	r3, [sp, #12]
 80141b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141ba:	444b      	add	r3, r9
 80141bc:	9309      	str	r3, [sp, #36]	; 0x24
 80141be:	e750      	b.n	8014062 <_vfiprintf_r+0x42>
 80141c0:	fb05 3202 	mla	r2, r5, r2, r3
 80141c4:	2001      	movs	r0, #1
 80141c6:	4688      	mov	r8, r1
 80141c8:	e78a      	b.n	80140e0 <_vfiprintf_r+0xc0>
 80141ca:	2300      	movs	r3, #0
 80141cc:	f108 0801 	add.w	r8, r8, #1
 80141d0:	9305      	str	r3, [sp, #20]
 80141d2:	4619      	mov	r1, r3
 80141d4:	250a      	movs	r5, #10
 80141d6:	4640      	mov	r0, r8
 80141d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80141dc:	3a30      	subs	r2, #48	; 0x30
 80141de:	2a09      	cmp	r2, #9
 80141e0:	d903      	bls.n	80141ea <_vfiprintf_r+0x1ca>
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d0c3      	beq.n	801416e <_vfiprintf_r+0x14e>
 80141e6:	9105      	str	r1, [sp, #20]
 80141e8:	e7c1      	b.n	801416e <_vfiprintf_r+0x14e>
 80141ea:	fb05 2101 	mla	r1, r5, r1, r2
 80141ee:	2301      	movs	r3, #1
 80141f0:	4680      	mov	r8, r0
 80141f2:	e7f0      	b.n	80141d6 <_vfiprintf_r+0x1b6>
 80141f4:	ab03      	add	r3, sp, #12
 80141f6:	9300      	str	r3, [sp, #0]
 80141f8:	4622      	mov	r2, r4
 80141fa:	4b13      	ldr	r3, [pc, #76]	; (8014248 <_vfiprintf_r+0x228>)
 80141fc:	a904      	add	r1, sp, #16
 80141fe:	4630      	mov	r0, r6
 8014200:	f7fd fc76 	bl	8011af0 <_printf_float>
 8014204:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8014208:	4681      	mov	r9, r0
 801420a:	d1d5      	bne.n	80141b8 <_vfiprintf_r+0x198>
 801420c:	89a3      	ldrh	r3, [r4, #12]
 801420e:	065b      	lsls	r3, r3, #25
 8014210:	f53f af7e 	bmi.w	8014110 <_vfiprintf_r+0xf0>
 8014214:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014216:	e77d      	b.n	8014114 <_vfiprintf_r+0xf4>
 8014218:	ab03      	add	r3, sp, #12
 801421a:	9300      	str	r3, [sp, #0]
 801421c:	4622      	mov	r2, r4
 801421e:	4b0a      	ldr	r3, [pc, #40]	; (8014248 <_vfiprintf_r+0x228>)
 8014220:	a904      	add	r1, sp, #16
 8014222:	4630      	mov	r0, r6
 8014224:	f7fd ff1a 	bl	801205c <_printf_i>
 8014228:	e7ec      	b.n	8014204 <_vfiprintf_r+0x1e4>
 801422a:	bf00      	nop
 801422c:	08016c98 	.word	0x08016c98
 8014230:	08016dd4 	.word	0x08016dd4
 8014234:	08016cb8 	.word	0x08016cb8
 8014238:	08016c78 	.word	0x08016c78
 801423c:	08016dda 	.word	0x08016dda
 8014240:	08016dde 	.word	0x08016dde
 8014244:	08011af1 	.word	0x08011af1
 8014248:	08013ffb 	.word	0x08013ffb

0801424c <_sbrk_r>:
 801424c:	b538      	push	{r3, r4, r5, lr}
 801424e:	4c06      	ldr	r4, [pc, #24]	; (8014268 <_sbrk_r+0x1c>)
 8014250:	2300      	movs	r3, #0
 8014252:	4605      	mov	r5, r0
 8014254:	4608      	mov	r0, r1
 8014256:	6023      	str	r3, [r4, #0]
 8014258:	f7f4 fb60 	bl	800891c <_sbrk>
 801425c:	1c43      	adds	r3, r0, #1
 801425e:	d102      	bne.n	8014266 <_sbrk_r+0x1a>
 8014260:	6823      	ldr	r3, [r4, #0]
 8014262:	b103      	cbz	r3, 8014266 <_sbrk_r+0x1a>
 8014264:	602b      	str	r3, [r5, #0]
 8014266:	bd38      	pop	{r3, r4, r5, pc}
 8014268:	20002c84 	.word	0x20002c84

0801426c <__sread>:
 801426c:	b510      	push	{r4, lr}
 801426e:	460c      	mov	r4, r1
 8014270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014274:	f000 f8e8 	bl	8014448 <_read_r>
 8014278:	2800      	cmp	r0, #0
 801427a:	bfab      	itete	ge
 801427c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801427e:	89a3      	ldrhlt	r3, [r4, #12]
 8014280:	181b      	addge	r3, r3, r0
 8014282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014286:	bfac      	ite	ge
 8014288:	6563      	strge	r3, [r4, #84]	; 0x54
 801428a:	81a3      	strhlt	r3, [r4, #12]
 801428c:	bd10      	pop	{r4, pc}

0801428e <__swrite>:
 801428e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014292:	461f      	mov	r7, r3
 8014294:	898b      	ldrh	r3, [r1, #12]
 8014296:	05db      	lsls	r3, r3, #23
 8014298:	4605      	mov	r5, r0
 801429a:	460c      	mov	r4, r1
 801429c:	4616      	mov	r6, r2
 801429e:	d505      	bpl.n	80142ac <__swrite+0x1e>
 80142a0:	2302      	movs	r3, #2
 80142a2:	2200      	movs	r2, #0
 80142a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142a8:	f000 f868 	bl	801437c <_lseek_r>
 80142ac:	89a3      	ldrh	r3, [r4, #12]
 80142ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80142b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80142b6:	81a3      	strh	r3, [r4, #12]
 80142b8:	4632      	mov	r2, r6
 80142ba:	463b      	mov	r3, r7
 80142bc:	4628      	mov	r0, r5
 80142be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80142c2:	f000 b817 	b.w	80142f4 <_write_r>

080142c6 <__sseek>:
 80142c6:	b510      	push	{r4, lr}
 80142c8:	460c      	mov	r4, r1
 80142ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142ce:	f000 f855 	bl	801437c <_lseek_r>
 80142d2:	1c43      	adds	r3, r0, #1
 80142d4:	89a3      	ldrh	r3, [r4, #12]
 80142d6:	bf15      	itete	ne
 80142d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80142da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80142de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80142e2:	81a3      	strheq	r3, [r4, #12]
 80142e4:	bf18      	it	ne
 80142e6:	81a3      	strhne	r3, [r4, #12]
 80142e8:	bd10      	pop	{r4, pc}

080142ea <__sclose>:
 80142ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142ee:	f000 b813 	b.w	8014318 <_close_r>
	...

080142f4 <_write_r>:
 80142f4:	b538      	push	{r3, r4, r5, lr}
 80142f6:	4c07      	ldr	r4, [pc, #28]	; (8014314 <_write_r+0x20>)
 80142f8:	4605      	mov	r5, r0
 80142fa:	4608      	mov	r0, r1
 80142fc:	4611      	mov	r1, r2
 80142fe:	2200      	movs	r2, #0
 8014300:	6022      	str	r2, [r4, #0]
 8014302:	461a      	mov	r2, r3
 8014304:	f7f3 ffc7 	bl	8008296 <_write>
 8014308:	1c43      	adds	r3, r0, #1
 801430a:	d102      	bne.n	8014312 <_write_r+0x1e>
 801430c:	6823      	ldr	r3, [r4, #0]
 801430e:	b103      	cbz	r3, 8014312 <_write_r+0x1e>
 8014310:	602b      	str	r3, [r5, #0]
 8014312:	bd38      	pop	{r3, r4, r5, pc}
 8014314:	20002c84 	.word	0x20002c84

08014318 <_close_r>:
 8014318:	b538      	push	{r3, r4, r5, lr}
 801431a:	4c06      	ldr	r4, [pc, #24]	; (8014334 <_close_r+0x1c>)
 801431c:	2300      	movs	r3, #0
 801431e:	4605      	mov	r5, r0
 8014320:	4608      	mov	r0, r1
 8014322:	6023      	str	r3, [r4, #0]
 8014324:	f7f4 fac5 	bl	80088b2 <_close>
 8014328:	1c43      	adds	r3, r0, #1
 801432a:	d102      	bne.n	8014332 <_close_r+0x1a>
 801432c:	6823      	ldr	r3, [r4, #0]
 801432e:	b103      	cbz	r3, 8014332 <_close_r+0x1a>
 8014330:	602b      	str	r3, [r5, #0]
 8014332:	bd38      	pop	{r3, r4, r5, pc}
 8014334:	20002c84 	.word	0x20002c84

08014338 <_fstat_r>:
 8014338:	b538      	push	{r3, r4, r5, lr}
 801433a:	4c07      	ldr	r4, [pc, #28]	; (8014358 <_fstat_r+0x20>)
 801433c:	2300      	movs	r3, #0
 801433e:	4605      	mov	r5, r0
 8014340:	4608      	mov	r0, r1
 8014342:	4611      	mov	r1, r2
 8014344:	6023      	str	r3, [r4, #0]
 8014346:	f7f4 fac0 	bl	80088ca <_fstat>
 801434a:	1c43      	adds	r3, r0, #1
 801434c:	d102      	bne.n	8014354 <_fstat_r+0x1c>
 801434e:	6823      	ldr	r3, [r4, #0]
 8014350:	b103      	cbz	r3, 8014354 <_fstat_r+0x1c>
 8014352:	602b      	str	r3, [r5, #0]
 8014354:	bd38      	pop	{r3, r4, r5, pc}
 8014356:	bf00      	nop
 8014358:	20002c84 	.word	0x20002c84

0801435c <_isatty_r>:
 801435c:	b538      	push	{r3, r4, r5, lr}
 801435e:	4c06      	ldr	r4, [pc, #24]	; (8014378 <_isatty_r+0x1c>)
 8014360:	2300      	movs	r3, #0
 8014362:	4605      	mov	r5, r0
 8014364:	4608      	mov	r0, r1
 8014366:	6023      	str	r3, [r4, #0]
 8014368:	f7f4 fabf 	bl	80088ea <_isatty>
 801436c:	1c43      	adds	r3, r0, #1
 801436e:	d102      	bne.n	8014376 <_isatty_r+0x1a>
 8014370:	6823      	ldr	r3, [r4, #0]
 8014372:	b103      	cbz	r3, 8014376 <_isatty_r+0x1a>
 8014374:	602b      	str	r3, [r5, #0]
 8014376:	bd38      	pop	{r3, r4, r5, pc}
 8014378:	20002c84 	.word	0x20002c84

0801437c <_lseek_r>:
 801437c:	b538      	push	{r3, r4, r5, lr}
 801437e:	4c07      	ldr	r4, [pc, #28]	; (801439c <_lseek_r+0x20>)
 8014380:	4605      	mov	r5, r0
 8014382:	4608      	mov	r0, r1
 8014384:	4611      	mov	r1, r2
 8014386:	2200      	movs	r2, #0
 8014388:	6022      	str	r2, [r4, #0]
 801438a:	461a      	mov	r2, r3
 801438c:	f7f4 fab8 	bl	8008900 <_lseek>
 8014390:	1c43      	adds	r3, r0, #1
 8014392:	d102      	bne.n	801439a <_lseek_r+0x1e>
 8014394:	6823      	ldr	r3, [r4, #0]
 8014396:	b103      	cbz	r3, 801439a <_lseek_r+0x1e>
 8014398:	602b      	str	r3, [r5, #0]
 801439a:	bd38      	pop	{r3, r4, r5, pc}
 801439c:	20002c84 	.word	0x20002c84

080143a0 <__ascii_mbtowc>:
 80143a0:	b082      	sub	sp, #8
 80143a2:	b901      	cbnz	r1, 80143a6 <__ascii_mbtowc+0x6>
 80143a4:	a901      	add	r1, sp, #4
 80143a6:	b142      	cbz	r2, 80143ba <__ascii_mbtowc+0x1a>
 80143a8:	b14b      	cbz	r3, 80143be <__ascii_mbtowc+0x1e>
 80143aa:	7813      	ldrb	r3, [r2, #0]
 80143ac:	600b      	str	r3, [r1, #0]
 80143ae:	7812      	ldrb	r2, [r2, #0]
 80143b0:	1c10      	adds	r0, r2, #0
 80143b2:	bf18      	it	ne
 80143b4:	2001      	movne	r0, #1
 80143b6:	b002      	add	sp, #8
 80143b8:	4770      	bx	lr
 80143ba:	4610      	mov	r0, r2
 80143bc:	e7fb      	b.n	80143b6 <__ascii_mbtowc+0x16>
 80143be:	f06f 0001 	mvn.w	r0, #1
 80143c2:	e7f8      	b.n	80143b6 <__ascii_mbtowc+0x16>

080143c4 <memmove>:
 80143c4:	4288      	cmp	r0, r1
 80143c6:	b510      	push	{r4, lr}
 80143c8:	eb01 0302 	add.w	r3, r1, r2
 80143cc:	d807      	bhi.n	80143de <memmove+0x1a>
 80143ce:	1e42      	subs	r2, r0, #1
 80143d0:	4299      	cmp	r1, r3
 80143d2:	d00a      	beq.n	80143ea <memmove+0x26>
 80143d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80143d8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80143dc:	e7f8      	b.n	80143d0 <memmove+0xc>
 80143de:	4283      	cmp	r3, r0
 80143e0:	d9f5      	bls.n	80143ce <memmove+0xa>
 80143e2:	1881      	adds	r1, r0, r2
 80143e4:	1ad2      	subs	r2, r2, r3
 80143e6:	42d3      	cmn	r3, r2
 80143e8:	d100      	bne.n	80143ec <memmove+0x28>
 80143ea:	bd10      	pop	{r4, pc}
 80143ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80143f0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80143f4:	e7f7      	b.n	80143e6 <memmove+0x22>

080143f6 <__malloc_lock>:
 80143f6:	4770      	bx	lr

080143f8 <__malloc_unlock>:
 80143f8:	4770      	bx	lr

080143fa <_realloc_r>:
 80143fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143fc:	4607      	mov	r7, r0
 80143fe:	4614      	mov	r4, r2
 8014400:	460e      	mov	r6, r1
 8014402:	b921      	cbnz	r1, 801440e <_realloc_r+0x14>
 8014404:	4611      	mov	r1, r2
 8014406:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801440a:	f7ff bc33 	b.w	8013c74 <_malloc_r>
 801440e:	b922      	cbnz	r2, 801441a <_realloc_r+0x20>
 8014410:	f7ff fbe2 	bl	8013bd8 <_free_r>
 8014414:	4625      	mov	r5, r4
 8014416:	4628      	mov	r0, r5
 8014418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801441a:	f000 f834 	bl	8014486 <_malloc_usable_size_r>
 801441e:	42a0      	cmp	r0, r4
 8014420:	d20f      	bcs.n	8014442 <_realloc_r+0x48>
 8014422:	4621      	mov	r1, r4
 8014424:	4638      	mov	r0, r7
 8014426:	f7ff fc25 	bl	8013c74 <_malloc_r>
 801442a:	4605      	mov	r5, r0
 801442c:	2800      	cmp	r0, #0
 801442e:	d0f2      	beq.n	8014416 <_realloc_r+0x1c>
 8014430:	4631      	mov	r1, r6
 8014432:	4622      	mov	r2, r4
 8014434:	f7ff f8dc 	bl	80135f0 <memcpy>
 8014438:	4631      	mov	r1, r6
 801443a:	4638      	mov	r0, r7
 801443c:	f7ff fbcc 	bl	8013bd8 <_free_r>
 8014440:	e7e9      	b.n	8014416 <_realloc_r+0x1c>
 8014442:	4635      	mov	r5, r6
 8014444:	e7e7      	b.n	8014416 <_realloc_r+0x1c>
	...

08014448 <_read_r>:
 8014448:	b538      	push	{r3, r4, r5, lr}
 801444a:	4c07      	ldr	r4, [pc, #28]	; (8014468 <_read_r+0x20>)
 801444c:	4605      	mov	r5, r0
 801444e:	4608      	mov	r0, r1
 8014450:	4611      	mov	r1, r2
 8014452:	2200      	movs	r2, #0
 8014454:	6022      	str	r2, [r4, #0]
 8014456:	461a      	mov	r2, r3
 8014458:	f7f4 fa0e 	bl	8008878 <_read>
 801445c:	1c43      	adds	r3, r0, #1
 801445e:	d102      	bne.n	8014466 <_read_r+0x1e>
 8014460:	6823      	ldr	r3, [r4, #0]
 8014462:	b103      	cbz	r3, 8014466 <_read_r+0x1e>
 8014464:	602b      	str	r3, [r5, #0]
 8014466:	bd38      	pop	{r3, r4, r5, pc}
 8014468:	20002c84 	.word	0x20002c84

0801446c <__ascii_wctomb>:
 801446c:	b149      	cbz	r1, 8014482 <__ascii_wctomb+0x16>
 801446e:	2aff      	cmp	r2, #255	; 0xff
 8014470:	bf85      	ittet	hi
 8014472:	238a      	movhi	r3, #138	; 0x8a
 8014474:	6003      	strhi	r3, [r0, #0]
 8014476:	700a      	strbls	r2, [r1, #0]
 8014478:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801447c:	bf98      	it	ls
 801447e:	2001      	movls	r0, #1
 8014480:	4770      	bx	lr
 8014482:	4608      	mov	r0, r1
 8014484:	4770      	bx	lr

08014486 <_malloc_usable_size_r>:
 8014486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801448a:	1f18      	subs	r0, r3, #4
 801448c:	2b00      	cmp	r3, #0
 801448e:	bfbc      	itt	lt
 8014490:	580b      	ldrlt	r3, [r1, r0]
 8014492:	18c0      	addlt	r0, r0, r3
 8014494:	4770      	bx	lr
	...

08014498 <log10>:
 8014498:	b5f0      	push	{r4, r5, r6, r7, lr}
 801449a:	ed2d 8b02 	vpush	{d8}
 801449e:	b08b      	sub	sp, #44	; 0x2c
 80144a0:	ec55 4b10 	vmov	r4, r5, d0
 80144a4:	f000 f9e8 	bl	8014878 <__ieee754_log10>
 80144a8:	4b36      	ldr	r3, [pc, #216]	; (8014584 <log10+0xec>)
 80144aa:	eeb0 8a40 	vmov.f32	s16, s0
 80144ae:	eef0 8a60 	vmov.f32	s17, s1
 80144b2:	f993 6000 	ldrsb.w	r6, [r3]
 80144b6:	1c73      	adds	r3, r6, #1
 80144b8:	d05c      	beq.n	8014574 <log10+0xdc>
 80144ba:	4622      	mov	r2, r4
 80144bc:	462b      	mov	r3, r5
 80144be:	4620      	mov	r0, r4
 80144c0:	4629      	mov	r1, r5
 80144c2:	f7ec fb5b 	bl	8000b7c <__aeabi_dcmpun>
 80144c6:	4607      	mov	r7, r0
 80144c8:	2800      	cmp	r0, #0
 80144ca:	d153      	bne.n	8014574 <log10+0xdc>
 80144cc:	2200      	movs	r2, #0
 80144ce:	2300      	movs	r3, #0
 80144d0:	4620      	mov	r0, r4
 80144d2:	4629      	mov	r1, r5
 80144d4:	f7ec fb34 	bl	8000b40 <__aeabi_dcmple>
 80144d8:	2800      	cmp	r0, #0
 80144da:	d04b      	beq.n	8014574 <log10+0xdc>
 80144dc:	4b2a      	ldr	r3, [pc, #168]	; (8014588 <log10+0xf0>)
 80144de:	9301      	str	r3, [sp, #4]
 80144e0:	9708      	str	r7, [sp, #32]
 80144e2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80144e6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80144ea:	b9a6      	cbnz	r6, 8014516 <log10+0x7e>
 80144ec:	4b27      	ldr	r3, [pc, #156]	; (801458c <log10+0xf4>)
 80144ee:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80144f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80144f6:	4620      	mov	r0, r4
 80144f8:	2200      	movs	r2, #0
 80144fa:	2300      	movs	r3, #0
 80144fc:	4629      	mov	r1, r5
 80144fe:	f7ec fb0b 	bl	8000b18 <__aeabi_dcmpeq>
 8014502:	bb40      	cbnz	r0, 8014556 <log10+0xbe>
 8014504:	2301      	movs	r3, #1
 8014506:	2e02      	cmp	r6, #2
 8014508:	9300      	str	r3, [sp, #0]
 801450a:	d119      	bne.n	8014540 <log10+0xa8>
 801450c:	f7fd fa2a 	bl	8011964 <__errno>
 8014510:	2321      	movs	r3, #33	; 0x21
 8014512:	6003      	str	r3, [r0, #0]
 8014514:	e019      	b.n	801454a <log10+0xb2>
 8014516:	4b1e      	ldr	r3, [pc, #120]	; (8014590 <log10+0xf8>)
 8014518:	2200      	movs	r2, #0
 801451a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801451e:	4620      	mov	r0, r4
 8014520:	2200      	movs	r2, #0
 8014522:	2300      	movs	r3, #0
 8014524:	4629      	mov	r1, r5
 8014526:	f7ec faf7 	bl	8000b18 <__aeabi_dcmpeq>
 801452a:	2800      	cmp	r0, #0
 801452c:	d0ea      	beq.n	8014504 <log10+0x6c>
 801452e:	2302      	movs	r3, #2
 8014530:	429e      	cmp	r6, r3
 8014532:	9300      	str	r3, [sp, #0]
 8014534:	d111      	bne.n	801455a <log10+0xc2>
 8014536:	f7fd fa15 	bl	8011964 <__errno>
 801453a:	2322      	movs	r3, #34	; 0x22
 801453c:	6003      	str	r3, [r0, #0]
 801453e:	e011      	b.n	8014564 <log10+0xcc>
 8014540:	4668      	mov	r0, sp
 8014542:	f000 fff4 	bl	801552e <matherr>
 8014546:	2800      	cmp	r0, #0
 8014548:	d0e0      	beq.n	801450c <log10+0x74>
 801454a:	4812      	ldr	r0, [pc, #72]	; (8014594 <log10+0xfc>)
 801454c:	f000 fff4 	bl	8015538 <nan>
 8014550:	ed8d 0b06 	vstr	d0, [sp, #24]
 8014554:	e006      	b.n	8014564 <log10+0xcc>
 8014556:	2302      	movs	r3, #2
 8014558:	9300      	str	r3, [sp, #0]
 801455a:	4668      	mov	r0, sp
 801455c:	f000 ffe7 	bl	801552e <matherr>
 8014560:	2800      	cmp	r0, #0
 8014562:	d0e8      	beq.n	8014536 <log10+0x9e>
 8014564:	9b08      	ldr	r3, [sp, #32]
 8014566:	b11b      	cbz	r3, 8014570 <log10+0xd8>
 8014568:	f7fd f9fc 	bl	8011964 <__errno>
 801456c:	9b08      	ldr	r3, [sp, #32]
 801456e:	6003      	str	r3, [r0, #0]
 8014570:	ed9d 8b06 	vldr	d8, [sp, #24]
 8014574:	eeb0 0a48 	vmov.f32	s0, s16
 8014578:	eef0 0a68 	vmov.f32	s1, s17
 801457c:	b00b      	add	sp, #44	; 0x2c
 801457e:	ecbd 8b02 	vpop	{d8}
 8014582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014584:	20002088 	.word	0x20002088
 8014588:	08016ef0 	.word	0x08016ef0
 801458c:	c7efffff 	.word	0xc7efffff
 8014590:	fff00000 	.word	0xfff00000
 8014594:	08016dd9 	.word	0x08016dd9

08014598 <pow>:
 8014598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801459c:	ed2d 8b04 	vpush	{d8-d9}
 80145a0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8014874 <pow+0x2dc>
 80145a4:	b08d      	sub	sp, #52	; 0x34
 80145a6:	ec57 6b10 	vmov	r6, r7, d0
 80145aa:	ec55 4b11 	vmov	r4, r5, d1
 80145ae:	f000 f9ef 	bl	8014990 <__ieee754_pow>
 80145b2:	f999 3000 	ldrsb.w	r3, [r9]
 80145b6:	9300      	str	r3, [sp, #0]
 80145b8:	3301      	adds	r3, #1
 80145ba:	eeb0 8a40 	vmov.f32	s16, s0
 80145be:	eef0 8a60 	vmov.f32	s17, s1
 80145c2:	46c8      	mov	r8, r9
 80145c4:	d05f      	beq.n	8014686 <pow+0xee>
 80145c6:	4622      	mov	r2, r4
 80145c8:	462b      	mov	r3, r5
 80145ca:	4620      	mov	r0, r4
 80145cc:	4629      	mov	r1, r5
 80145ce:	f7ec fad5 	bl	8000b7c <__aeabi_dcmpun>
 80145d2:	4683      	mov	fp, r0
 80145d4:	2800      	cmp	r0, #0
 80145d6:	d156      	bne.n	8014686 <pow+0xee>
 80145d8:	4632      	mov	r2, r6
 80145da:	463b      	mov	r3, r7
 80145dc:	4630      	mov	r0, r6
 80145de:	4639      	mov	r1, r7
 80145e0:	f7ec facc 	bl	8000b7c <__aeabi_dcmpun>
 80145e4:	9001      	str	r0, [sp, #4]
 80145e6:	b1e8      	cbz	r0, 8014624 <pow+0x8c>
 80145e8:	2200      	movs	r2, #0
 80145ea:	2300      	movs	r3, #0
 80145ec:	4620      	mov	r0, r4
 80145ee:	4629      	mov	r1, r5
 80145f0:	f7ec fa92 	bl	8000b18 <__aeabi_dcmpeq>
 80145f4:	2800      	cmp	r0, #0
 80145f6:	d046      	beq.n	8014686 <pow+0xee>
 80145f8:	2301      	movs	r3, #1
 80145fa:	9302      	str	r3, [sp, #8]
 80145fc:	4b96      	ldr	r3, [pc, #600]	; (8014858 <pow+0x2c0>)
 80145fe:	9303      	str	r3, [sp, #12]
 8014600:	4b96      	ldr	r3, [pc, #600]	; (801485c <pow+0x2c4>)
 8014602:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8014606:	2200      	movs	r2, #0
 8014608:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801460c:	9b00      	ldr	r3, [sp, #0]
 801460e:	2b02      	cmp	r3, #2
 8014610:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014614:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014618:	d033      	beq.n	8014682 <pow+0xea>
 801461a:	a802      	add	r0, sp, #8
 801461c:	f000 ff87 	bl	801552e <matherr>
 8014620:	bb48      	cbnz	r0, 8014676 <pow+0xde>
 8014622:	e05d      	b.n	80146e0 <pow+0x148>
 8014624:	f04f 0a00 	mov.w	sl, #0
 8014628:	f04f 0b00 	mov.w	fp, #0
 801462c:	4652      	mov	r2, sl
 801462e:	465b      	mov	r3, fp
 8014630:	4630      	mov	r0, r6
 8014632:	4639      	mov	r1, r7
 8014634:	f7ec fa70 	bl	8000b18 <__aeabi_dcmpeq>
 8014638:	ec4b ab19 	vmov	d9, sl, fp
 801463c:	2800      	cmp	r0, #0
 801463e:	d054      	beq.n	80146ea <pow+0x152>
 8014640:	4652      	mov	r2, sl
 8014642:	465b      	mov	r3, fp
 8014644:	4620      	mov	r0, r4
 8014646:	4629      	mov	r1, r5
 8014648:	f7ec fa66 	bl	8000b18 <__aeabi_dcmpeq>
 801464c:	4680      	mov	r8, r0
 801464e:	b318      	cbz	r0, 8014698 <pow+0x100>
 8014650:	2301      	movs	r3, #1
 8014652:	9302      	str	r3, [sp, #8]
 8014654:	4b80      	ldr	r3, [pc, #512]	; (8014858 <pow+0x2c0>)
 8014656:	9303      	str	r3, [sp, #12]
 8014658:	9b01      	ldr	r3, [sp, #4]
 801465a:	930a      	str	r3, [sp, #40]	; 0x28
 801465c:	9b00      	ldr	r3, [sp, #0]
 801465e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014662:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014666:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801466a:	2b00      	cmp	r3, #0
 801466c:	d0d5      	beq.n	801461a <pow+0x82>
 801466e:	4b7b      	ldr	r3, [pc, #492]	; (801485c <pow+0x2c4>)
 8014670:	2200      	movs	r2, #0
 8014672:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014676:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014678:	b11b      	cbz	r3, 8014682 <pow+0xea>
 801467a:	f7fd f973 	bl	8011964 <__errno>
 801467e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014680:	6003      	str	r3, [r0, #0]
 8014682:	ed9d 8b08 	vldr	d8, [sp, #32]
 8014686:	eeb0 0a48 	vmov.f32	s0, s16
 801468a:	eef0 0a68 	vmov.f32	s1, s17
 801468e:	b00d      	add	sp, #52	; 0x34
 8014690:	ecbd 8b04 	vpop	{d8-d9}
 8014694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014698:	ec45 4b10 	vmov	d0, r4, r5
 801469c:	f000 ff3f 	bl	801551e <finite>
 80146a0:	2800      	cmp	r0, #0
 80146a2:	d0f0      	beq.n	8014686 <pow+0xee>
 80146a4:	4652      	mov	r2, sl
 80146a6:	465b      	mov	r3, fp
 80146a8:	4620      	mov	r0, r4
 80146aa:	4629      	mov	r1, r5
 80146ac:	f7ec fa3e 	bl	8000b2c <__aeabi_dcmplt>
 80146b0:	2800      	cmp	r0, #0
 80146b2:	d0e8      	beq.n	8014686 <pow+0xee>
 80146b4:	2301      	movs	r3, #1
 80146b6:	9302      	str	r3, [sp, #8]
 80146b8:	4b67      	ldr	r3, [pc, #412]	; (8014858 <pow+0x2c0>)
 80146ba:	9303      	str	r3, [sp, #12]
 80146bc:	f999 3000 	ldrsb.w	r3, [r9]
 80146c0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80146c4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80146c8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80146cc:	b913      	cbnz	r3, 80146d4 <pow+0x13c>
 80146ce:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80146d2:	e7a2      	b.n	801461a <pow+0x82>
 80146d4:	4962      	ldr	r1, [pc, #392]	; (8014860 <pow+0x2c8>)
 80146d6:	2000      	movs	r0, #0
 80146d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80146dc:	2b02      	cmp	r3, #2
 80146de:	d19c      	bne.n	801461a <pow+0x82>
 80146e0:	f7fd f940 	bl	8011964 <__errno>
 80146e4:	2321      	movs	r3, #33	; 0x21
 80146e6:	6003      	str	r3, [r0, #0]
 80146e8:	e7c5      	b.n	8014676 <pow+0xde>
 80146ea:	eeb0 0a48 	vmov.f32	s0, s16
 80146ee:	eef0 0a68 	vmov.f32	s1, s17
 80146f2:	f000 ff14 	bl	801551e <finite>
 80146f6:	9000      	str	r0, [sp, #0]
 80146f8:	2800      	cmp	r0, #0
 80146fa:	f040 8081 	bne.w	8014800 <pow+0x268>
 80146fe:	ec47 6b10 	vmov	d0, r6, r7
 8014702:	f000 ff0c 	bl	801551e <finite>
 8014706:	2800      	cmp	r0, #0
 8014708:	d07a      	beq.n	8014800 <pow+0x268>
 801470a:	ec45 4b10 	vmov	d0, r4, r5
 801470e:	f000 ff06 	bl	801551e <finite>
 8014712:	2800      	cmp	r0, #0
 8014714:	d074      	beq.n	8014800 <pow+0x268>
 8014716:	ec53 2b18 	vmov	r2, r3, d8
 801471a:	ee18 0a10 	vmov	r0, s16
 801471e:	4619      	mov	r1, r3
 8014720:	f7ec fa2c 	bl	8000b7c <__aeabi_dcmpun>
 8014724:	f999 9000 	ldrsb.w	r9, [r9]
 8014728:	4b4b      	ldr	r3, [pc, #300]	; (8014858 <pow+0x2c0>)
 801472a:	b1b0      	cbz	r0, 801475a <pow+0x1c2>
 801472c:	2201      	movs	r2, #1
 801472e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014732:	9b00      	ldr	r3, [sp, #0]
 8014734:	930a      	str	r3, [sp, #40]	; 0x28
 8014736:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801473a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801473e:	f1b9 0f00 	cmp.w	r9, #0
 8014742:	d0c4      	beq.n	80146ce <pow+0x136>
 8014744:	4652      	mov	r2, sl
 8014746:	465b      	mov	r3, fp
 8014748:	4650      	mov	r0, sl
 801474a:	4659      	mov	r1, fp
 801474c:	f7ec f8a6 	bl	800089c <__aeabi_ddiv>
 8014750:	f1b9 0f02 	cmp.w	r9, #2
 8014754:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014758:	e7c1      	b.n	80146de <pow+0x146>
 801475a:	2203      	movs	r2, #3
 801475c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014760:	900a      	str	r0, [sp, #40]	; 0x28
 8014762:	4629      	mov	r1, r5
 8014764:	4620      	mov	r0, r4
 8014766:	2200      	movs	r2, #0
 8014768:	4b3e      	ldr	r3, [pc, #248]	; (8014864 <pow+0x2cc>)
 801476a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801476e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014772:	f7eb ff69 	bl	8000648 <__aeabi_dmul>
 8014776:	4604      	mov	r4, r0
 8014778:	460d      	mov	r5, r1
 801477a:	f1b9 0f00 	cmp.w	r9, #0
 801477e:	d124      	bne.n	80147ca <pow+0x232>
 8014780:	4b39      	ldr	r3, [pc, #228]	; (8014868 <pow+0x2d0>)
 8014782:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014786:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801478a:	4630      	mov	r0, r6
 801478c:	4652      	mov	r2, sl
 801478e:	465b      	mov	r3, fp
 8014790:	4639      	mov	r1, r7
 8014792:	f7ec f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8014796:	2800      	cmp	r0, #0
 8014798:	d056      	beq.n	8014848 <pow+0x2b0>
 801479a:	ec45 4b10 	vmov	d0, r4, r5
 801479e:	f000 fed3 	bl	8015548 <rint>
 80147a2:	4622      	mov	r2, r4
 80147a4:	462b      	mov	r3, r5
 80147a6:	ec51 0b10 	vmov	r0, r1, d0
 80147aa:	f7ec f9b5 	bl	8000b18 <__aeabi_dcmpeq>
 80147ae:	b920      	cbnz	r0, 80147ba <pow+0x222>
 80147b0:	4b2e      	ldr	r3, [pc, #184]	; (801486c <pow+0x2d4>)
 80147b2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80147b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80147ba:	f998 3000 	ldrsb.w	r3, [r8]
 80147be:	2b02      	cmp	r3, #2
 80147c0:	d142      	bne.n	8014848 <pow+0x2b0>
 80147c2:	f7fd f8cf 	bl	8011964 <__errno>
 80147c6:	2322      	movs	r3, #34	; 0x22
 80147c8:	e78d      	b.n	80146e6 <pow+0x14e>
 80147ca:	4b29      	ldr	r3, [pc, #164]	; (8014870 <pow+0x2d8>)
 80147cc:	2200      	movs	r2, #0
 80147ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80147d2:	4630      	mov	r0, r6
 80147d4:	4652      	mov	r2, sl
 80147d6:	465b      	mov	r3, fp
 80147d8:	4639      	mov	r1, r7
 80147da:	f7ec f9a7 	bl	8000b2c <__aeabi_dcmplt>
 80147de:	2800      	cmp	r0, #0
 80147e0:	d0eb      	beq.n	80147ba <pow+0x222>
 80147e2:	ec45 4b10 	vmov	d0, r4, r5
 80147e6:	f000 feaf 	bl	8015548 <rint>
 80147ea:	4622      	mov	r2, r4
 80147ec:	462b      	mov	r3, r5
 80147ee:	ec51 0b10 	vmov	r0, r1, d0
 80147f2:	f7ec f991 	bl	8000b18 <__aeabi_dcmpeq>
 80147f6:	2800      	cmp	r0, #0
 80147f8:	d1df      	bne.n	80147ba <pow+0x222>
 80147fa:	2200      	movs	r2, #0
 80147fc:	4b18      	ldr	r3, [pc, #96]	; (8014860 <pow+0x2c8>)
 80147fe:	e7da      	b.n	80147b6 <pow+0x21e>
 8014800:	2200      	movs	r2, #0
 8014802:	2300      	movs	r3, #0
 8014804:	ec51 0b18 	vmov	r0, r1, d8
 8014808:	f7ec f986 	bl	8000b18 <__aeabi_dcmpeq>
 801480c:	2800      	cmp	r0, #0
 801480e:	f43f af3a 	beq.w	8014686 <pow+0xee>
 8014812:	ec47 6b10 	vmov	d0, r6, r7
 8014816:	f000 fe82 	bl	801551e <finite>
 801481a:	2800      	cmp	r0, #0
 801481c:	f43f af33 	beq.w	8014686 <pow+0xee>
 8014820:	ec45 4b10 	vmov	d0, r4, r5
 8014824:	f000 fe7b 	bl	801551e <finite>
 8014828:	2800      	cmp	r0, #0
 801482a:	f43f af2c 	beq.w	8014686 <pow+0xee>
 801482e:	2304      	movs	r3, #4
 8014830:	9302      	str	r3, [sp, #8]
 8014832:	4b09      	ldr	r3, [pc, #36]	; (8014858 <pow+0x2c0>)
 8014834:	9303      	str	r3, [sp, #12]
 8014836:	2300      	movs	r3, #0
 8014838:	930a      	str	r3, [sp, #40]	; 0x28
 801483a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801483e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014842:	ed8d 9b08 	vstr	d9, [sp, #32]
 8014846:	e7b8      	b.n	80147ba <pow+0x222>
 8014848:	a802      	add	r0, sp, #8
 801484a:	f000 fe70 	bl	801552e <matherr>
 801484e:	2800      	cmp	r0, #0
 8014850:	f47f af11 	bne.w	8014676 <pow+0xde>
 8014854:	e7b5      	b.n	80147c2 <pow+0x22a>
 8014856:	bf00      	nop
 8014858:	08016ef6 	.word	0x08016ef6
 801485c:	3ff00000 	.word	0x3ff00000
 8014860:	fff00000 	.word	0xfff00000
 8014864:	3fe00000 	.word	0x3fe00000
 8014868:	47efffff 	.word	0x47efffff
 801486c:	c7efffff 	.word	0xc7efffff
 8014870:	7ff00000 	.word	0x7ff00000
 8014874:	20002088 	.word	0x20002088

08014878 <__ieee754_log10>:
 8014878:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801487c:	ec55 4b10 	vmov	r4, r5, d0
 8014880:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8014884:	462b      	mov	r3, r5
 8014886:	da2f      	bge.n	80148e8 <__ieee754_log10+0x70>
 8014888:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 801488c:	4322      	orrs	r2, r4
 801488e:	d10a      	bne.n	80148a6 <__ieee754_log10+0x2e>
 8014890:	493b      	ldr	r1, [pc, #236]	; (8014980 <__ieee754_log10+0x108>)
 8014892:	2200      	movs	r2, #0
 8014894:	2300      	movs	r3, #0
 8014896:	2000      	movs	r0, #0
 8014898:	f7ec f800 	bl	800089c <__aeabi_ddiv>
 801489c:	ec41 0b10 	vmov	d0, r0, r1
 80148a0:	b003      	add	sp, #12
 80148a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80148a6:	2d00      	cmp	r5, #0
 80148a8:	da08      	bge.n	80148bc <__ieee754_log10+0x44>
 80148aa:	ee10 2a10 	vmov	r2, s0
 80148ae:	4620      	mov	r0, r4
 80148b0:	4629      	mov	r1, r5
 80148b2:	f7eb fd11 	bl	80002d8 <__aeabi_dsub>
 80148b6:	2200      	movs	r2, #0
 80148b8:	2300      	movs	r3, #0
 80148ba:	e7ed      	b.n	8014898 <__ieee754_log10+0x20>
 80148bc:	2200      	movs	r2, #0
 80148be:	4b31      	ldr	r3, [pc, #196]	; (8014984 <__ieee754_log10+0x10c>)
 80148c0:	4629      	mov	r1, r5
 80148c2:	ee10 0a10 	vmov	r0, s0
 80148c6:	f7eb febf 	bl	8000648 <__aeabi_dmul>
 80148ca:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80148ce:	4604      	mov	r4, r0
 80148d0:	460d      	mov	r5, r1
 80148d2:	460b      	mov	r3, r1
 80148d4:	492c      	ldr	r1, [pc, #176]	; (8014988 <__ieee754_log10+0x110>)
 80148d6:	428b      	cmp	r3, r1
 80148d8:	dd08      	ble.n	80148ec <__ieee754_log10+0x74>
 80148da:	4622      	mov	r2, r4
 80148dc:	462b      	mov	r3, r5
 80148de:	4620      	mov	r0, r4
 80148e0:	4629      	mov	r1, r5
 80148e2:	f7eb fcfb 	bl	80002dc <__adddf3>
 80148e6:	e7d9      	b.n	801489c <__ieee754_log10+0x24>
 80148e8:	2200      	movs	r2, #0
 80148ea:	e7f3      	b.n	80148d4 <__ieee754_log10+0x5c>
 80148ec:	1518      	asrs	r0, r3, #20
 80148ee:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80148f2:	4410      	add	r0, r2
 80148f4:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 80148f8:	4448      	add	r0, r9
 80148fa:	f3c3 0813 	ubfx	r8, r3, #0, #20
 80148fe:	f7eb fe39 	bl	8000574 <__aeabi_i2d>
 8014902:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8014906:	3303      	adds	r3, #3
 8014908:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 801490c:	ec45 4b10 	vmov	d0, r4, r5
 8014910:	4606      	mov	r6, r0
 8014912:	460f      	mov	r7, r1
 8014914:	f000 ff14 	bl	8015740 <__ieee754_log>
 8014918:	a313      	add	r3, pc, #76	; (adr r3, 8014968 <__ieee754_log10+0xf0>)
 801491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801491e:	4630      	mov	r0, r6
 8014920:	4639      	mov	r1, r7
 8014922:	ed8d 0b00 	vstr	d0, [sp]
 8014926:	f7eb fe8f 	bl	8000648 <__aeabi_dmul>
 801492a:	ed9d 0b00 	vldr	d0, [sp]
 801492e:	4604      	mov	r4, r0
 8014930:	460d      	mov	r5, r1
 8014932:	a30f      	add	r3, pc, #60	; (adr r3, 8014970 <__ieee754_log10+0xf8>)
 8014934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014938:	ec51 0b10 	vmov	r0, r1, d0
 801493c:	f7eb fe84 	bl	8000648 <__aeabi_dmul>
 8014940:	4602      	mov	r2, r0
 8014942:	460b      	mov	r3, r1
 8014944:	4620      	mov	r0, r4
 8014946:	4629      	mov	r1, r5
 8014948:	f7eb fcc8 	bl	80002dc <__adddf3>
 801494c:	a30a      	add	r3, pc, #40	; (adr r3, 8014978 <__ieee754_log10+0x100>)
 801494e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014952:	4604      	mov	r4, r0
 8014954:	460d      	mov	r5, r1
 8014956:	4630      	mov	r0, r6
 8014958:	4639      	mov	r1, r7
 801495a:	f7eb fe75 	bl	8000648 <__aeabi_dmul>
 801495e:	4602      	mov	r2, r0
 8014960:	460b      	mov	r3, r1
 8014962:	4620      	mov	r0, r4
 8014964:	4629      	mov	r1, r5
 8014966:	e7bc      	b.n	80148e2 <__ieee754_log10+0x6a>
 8014968:	11f12b36 	.word	0x11f12b36
 801496c:	3d59fef3 	.word	0x3d59fef3
 8014970:	1526e50e 	.word	0x1526e50e
 8014974:	3fdbcb7b 	.word	0x3fdbcb7b
 8014978:	509f6000 	.word	0x509f6000
 801497c:	3fd34413 	.word	0x3fd34413
 8014980:	c3500000 	.word	0xc3500000
 8014984:	43500000 	.word	0x43500000
 8014988:	7fefffff 	.word	0x7fefffff
 801498c:	00000000 	.word	0x00000000

08014990 <__ieee754_pow>:
 8014990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014994:	b091      	sub	sp, #68	; 0x44
 8014996:	ed8d 1b00 	vstr	d1, [sp]
 801499a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801499e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80149a2:	ea58 0302 	orrs.w	r3, r8, r2
 80149a6:	ec57 6b10 	vmov	r6, r7, d0
 80149aa:	f000 84be 	beq.w	801532a <__ieee754_pow+0x99a>
 80149ae:	4b7a      	ldr	r3, [pc, #488]	; (8014b98 <__ieee754_pow+0x208>)
 80149b0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80149b4:	429c      	cmp	r4, r3
 80149b6:	463d      	mov	r5, r7
 80149b8:	ee10 aa10 	vmov	sl, s0
 80149bc:	dc09      	bgt.n	80149d2 <__ieee754_pow+0x42>
 80149be:	d103      	bne.n	80149c8 <__ieee754_pow+0x38>
 80149c0:	b93e      	cbnz	r6, 80149d2 <__ieee754_pow+0x42>
 80149c2:	45a0      	cmp	r8, r4
 80149c4:	dc0d      	bgt.n	80149e2 <__ieee754_pow+0x52>
 80149c6:	e001      	b.n	80149cc <__ieee754_pow+0x3c>
 80149c8:	4598      	cmp	r8, r3
 80149ca:	dc02      	bgt.n	80149d2 <__ieee754_pow+0x42>
 80149cc:	4598      	cmp	r8, r3
 80149ce:	d10e      	bne.n	80149ee <__ieee754_pow+0x5e>
 80149d0:	b16a      	cbz	r2, 80149ee <__ieee754_pow+0x5e>
 80149d2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80149d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80149da:	ea54 030a 	orrs.w	r3, r4, sl
 80149de:	f000 84a4 	beq.w	801532a <__ieee754_pow+0x99a>
 80149e2:	486e      	ldr	r0, [pc, #440]	; (8014b9c <__ieee754_pow+0x20c>)
 80149e4:	b011      	add	sp, #68	; 0x44
 80149e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149ea:	f000 bda5 	b.w	8015538 <nan>
 80149ee:	2d00      	cmp	r5, #0
 80149f0:	da53      	bge.n	8014a9a <__ieee754_pow+0x10a>
 80149f2:	4b6b      	ldr	r3, [pc, #428]	; (8014ba0 <__ieee754_pow+0x210>)
 80149f4:	4598      	cmp	r8, r3
 80149f6:	dc4d      	bgt.n	8014a94 <__ieee754_pow+0x104>
 80149f8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80149fc:	4598      	cmp	r8, r3
 80149fe:	dd4c      	ble.n	8014a9a <__ieee754_pow+0x10a>
 8014a00:	ea4f 5328 	mov.w	r3, r8, asr #20
 8014a04:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014a08:	2b14      	cmp	r3, #20
 8014a0a:	dd26      	ble.n	8014a5a <__ieee754_pow+0xca>
 8014a0c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8014a10:	fa22 f103 	lsr.w	r1, r2, r3
 8014a14:	fa01 f303 	lsl.w	r3, r1, r3
 8014a18:	4293      	cmp	r3, r2
 8014a1a:	d13e      	bne.n	8014a9a <__ieee754_pow+0x10a>
 8014a1c:	f001 0101 	and.w	r1, r1, #1
 8014a20:	f1c1 0b02 	rsb	fp, r1, #2
 8014a24:	2a00      	cmp	r2, #0
 8014a26:	d15b      	bne.n	8014ae0 <__ieee754_pow+0x150>
 8014a28:	4b5b      	ldr	r3, [pc, #364]	; (8014b98 <__ieee754_pow+0x208>)
 8014a2a:	4598      	cmp	r8, r3
 8014a2c:	d124      	bne.n	8014a78 <__ieee754_pow+0xe8>
 8014a2e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014a32:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014a36:	ea53 030a 	orrs.w	r3, r3, sl
 8014a3a:	f000 8476 	beq.w	801532a <__ieee754_pow+0x99a>
 8014a3e:	4b59      	ldr	r3, [pc, #356]	; (8014ba4 <__ieee754_pow+0x214>)
 8014a40:	429c      	cmp	r4, r3
 8014a42:	dd2d      	ble.n	8014aa0 <__ieee754_pow+0x110>
 8014a44:	f1b9 0f00 	cmp.w	r9, #0
 8014a48:	f280 8473 	bge.w	8015332 <__ieee754_pow+0x9a2>
 8014a4c:	2000      	movs	r0, #0
 8014a4e:	2100      	movs	r1, #0
 8014a50:	ec41 0b10 	vmov	d0, r0, r1
 8014a54:	b011      	add	sp, #68	; 0x44
 8014a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a5a:	2a00      	cmp	r2, #0
 8014a5c:	d13e      	bne.n	8014adc <__ieee754_pow+0x14c>
 8014a5e:	f1c3 0314 	rsb	r3, r3, #20
 8014a62:	fa48 f103 	asr.w	r1, r8, r3
 8014a66:	fa01 f303 	lsl.w	r3, r1, r3
 8014a6a:	4543      	cmp	r3, r8
 8014a6c:	f040 8469 	bne.w	8015342 <__ieee754_pow+0x9b2>
 8014a70:	f001 0101 	and.w	r1, r1, #1
 8014a74:	f1c1 0b02 	rsb	fp, r1, #2
 8014a78:	4b4b      	ldr	r3, [pc, #300]	; (8014ba8 <__ieee754_pow+0x218>)
 8014a7a:	4598      	cmp	r8, r3
 8014a7c:	d118      	bne.n	8014ab0 <__ieee754_pow+0x120>
 8014a7e:	f1b9 0f00 	cmp.w	r9, #0
 8014a82:	f280 845a 	bge.w	801533a <__ieee754_pow+0x9aa>
 8014a86:	4948      	ldr	r1, [pc, #288]	; (8014ba8 <__ieee754_pow+0x218>)
 8014a88:	4632      	mov	r2, r6
 8014a8a:	463b      	mov	r3, r7
 8014a8c:	2000      	movs	r0, #0
 8014a8e:	f7eb ff05 	bl	800089c <__aeabi_ddiv>
 8014a92:	e7dd      	b.n	8014a50 <__ieee754_pow+0xc0>
 8014a94:	f04f 0b02 	mov.w	fp, #2
 8014a98:	e7c4      	b.n	8014a24 <__ieee754_pow+0x94>
 8014a9a:	f04f 0b00 	mov.w	fp, #0
 8014a9e:	e7c1      	b.n	8014a24 <__ieee754_pow+0x94>
 8014aa0:	f1b9 0f00 	cmp.w	r9, #0
 8014aa4:	dad2      	bge.n	8014a4c <__ieee754_pow+0xbc>
 8014aa6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8014aaa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8014aae:	e7cf      	b.n	8014a50 <__ieee754_pow+0xc0>
 8014ab0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8014ab4:	d106      	bne.n	8014ac4 <__ieee754_pow+0x134>
 8014ab6:	4632      	mov	r2, r6
 8014ab8:	463b      	mov	r3, r7
 8014aba:	4610      	mov	r0, r2
 8014abc:	4619      	mov	r1, r3
 8014abe:	f7eb fdc3 	bl	8000648 <__aeabi_dmul>
 8014ac2:	e7c5      	b.n	8014a50 <__ieee754_pow+0xc0>
 8014ac4:	4b39      	ldr	r3, [pc, #228]	; (8014bac <__ieee754_pow+0x21c>)
 8014ac6:	4599      	cmp	r9, r3
 8014ac8:	d10a      	bne.n	8014ae0 <__ieee754_pow+0x150>
 8014aca:	2d00      	cmp	r5, #0
 8014acc:	db08      	blt.n	8014ae0 <__ieee754_pow+0x150>
 8014ace:	ec47 6b10 	vmov	d0, r6, r7
 8014ad2:	b011      	add	sp, #68	; 0x44
 8014ad4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ad8:	f000 bc68 	b.w	80153ac <__ieee754_sqrt>
 8014adc:	f04f 0b00 	mov.w	fp, #0
 8014ae0:	ec47 6b10 	vmov	d0, r6, r7
 8014ae4:	f000 fd12 	bl	801550c <fabs>
 8014ae8:	ec51 0b10 	vmov	r0, r1, d0
 8014aec:	f1ba 0f00 	cmp.w	sl, #0
 8014af0:	d127      	bne.n	8014b42 <__ieee754_pow+0x1b2>
 8014af2:	b124      	cbz	r4, 8014afe <__ieee754_pow+0x16e>
 8014af4:	4b2c      	ldr	r3, [pc, #176]	; (8014ba8 <__ieee754_pow+0x218>)
 8014af6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8014afa:	429a      	cmp	r2, r3
 8014afc:	d121      	bne.n	8014b42 <__ieee754_pow+0x1b2>
 8014afe:	f1b9 0f00 	cmp.w	r9, #0
 8014b02:	da05      	bge.n	8014b10 <__ieee754_pow+0x180>
 8014b04:	4602      	mov	r2, r0
 8014b06:	460b      	mov	r3, r1
 8014b08:	2000      	movs	r0, #0
 8014b0a:	4927      	ldr	r1, [pc, #156]	; (8014ba8 <__ieee754_pow+0x218>)
 8014b0c:	f7eb fec6 	bl	800089c <__aeabi_ddiv>
 8014b10:	2d00      	cmp	r5, #0
 8014b12:	da9d      	bge.n	8014a50 <__ieee754_pow+0xc0>
 8014b14:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014b18:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014b1c:	ea54 030b 	orrs.w	r3, r4, fp
 8014b20:	d108      	bne.n	8014b34 <__ieee754_pow+0x1a4>
 8014b22:	4602      	mov	r2, r0
 8014b24:	460b      	mov	r3, r1
 8014b26:	4610      	mov	r0, r2
 8014b28:	4619      	mov	r1, r3
 8014b2a:	f7eb fbd5 	bl	80002d8 <__aeabi_dsub>
 8014b2e:	4602      	mov	r2, r0
 8014b30:	460b      	mov	r3, r1
 8014b32:	e7ac      	b.n	8014a8e <__ieee754_pow+0xfe>
 8014b34:	f1bb 0f01 	cmp.w	fp, #1
 8014b38:	d18a      	bne.n	8014a50 <__ieee754_pow+0xc0>
 8014b3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014b3e:	4619      	mov	r1, r3
 8014b40:	e786      	b.n	8014a50 <__ieee754_pow+0xc0>
 8014b42:	0fed      	lsrs	r5, r5, #31
 8014b44:	1e6b      	subs	r3, r5, #1
 8014b46:	930d      	str	r3, [sp, #52]	; 0x34
 8014b48:	ea5b 0303 	orrs.w	r3, fp, r3
 8014b4c:	d102      	bne.n	8014b54 <__ieee754_pow+0x1c4>
 8014b4e:	4632      	mov	r2, r6
 8014b50:	463b      	mov	r3, r7
 8014b52:	e7e8      	b.n	8014b26 <__ieee754_pow+0x196>
 8014b54:	4b16      	ldr	r3, [pc, #88]	; (8014bb0 <__ieee754_pow+0x220>)
 8014b56:	4598      	cmp	r8, r3
 8014b58:	f340 80fe 	ble.w	8014d58 <__ieee754_pow+0x3c8>
 8014b5c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014b60:	4598      	cmp	r8, r3
 8014b62:	dd0a      	ble.n	8014b7a <__ieee754_pow+0x1ea>
 8014b64:	4b0f      	ldr	r3, [pc, #60]	; (8014ba4 <__ieee754_pow+0x214>)
 8014b66:	429c      	cmp	r4, r3
 8014b68:	dc0d      	bgt.n	8014b86 <__ieee754_pow+0x1f6>
 8014b6a:	f1b9 0f00 	cmp.w	r9, #0
 8014b6e:	f6bf af6d 	bge.w	8014a4c <__ieee754_pow+0xbc>
 8014b72:	a307      	add	r3, pc, #28	; (adr r3, 8014b90 <__ieee754_pow+0x200>)
 8014b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b78:	e79f      	b.n	8014aba <__ieee754_pow+0x12a>
 8014b7a:	4b0e      	ldr	r3, [pc, #56]	; (8014bb4 <__ieee754_pow+0x224>)
 8014b7c:	429c      	cmp	r4, r3
 8014b7e:	ddf4      	ble.n	8014b6a <__ieee754_pow+0x1da>
 8014b80:	4b09      	ldr	r3, [pc, #36]	; (8014ba8 <__ieee754_pow+0x218>)
 8014b82:	429c      	cmp	r4, r3
 8014b84:	dd18      	ble.n	8014bb8 <__ieee754_pow+0x228>
 8014b86:	f1b9 0f00 	cmp.w	r9, #0
 8014b8a:	dcf2      	bgt.n	8014b72 <__ieee754_pow+0x1e2>
 8014b8c:	e75e      	b.n	8014a4c <__ieee754_pow+0xbc>
 8014b8e:	bf00      	nop
 8014b90:	8800759c 	.word	0x8800759c
 8014b94:	7e37e43c 	.word	0x7e37e43c
 8014b98:	7ff00000 	.word	0x7ff00000
 8014b9c:	08016dd9 	.word	0x08016dd9
 8014ba0:	433fffff 	.word	0x433fffff
 8014ba4:	3fefffff 	.word	0x3fefffff
 8014ba8:	3ff00000 	.word	0x3ff00000
 8014bac:	3fe00000 	.word	0x3fe00000
 8014bb0:	41e00000 	.word	0x41e00000
 8014bb4:	3feffffe 	.word	0x3feffffe
 8014bb8:	2200      	movs	r2, #0
 8014bba:	4b63      	ldr	r3, [pc, #396]	; (8014d48 <__ieee754_pow+0x3b8>)
 8014bbc:	f7eb fb8c 	bl	80002d8 <__aeabi_dsub>
 8014bc0:	a355      	add	r3, pc, #340	; (adr r3, 8014d18 <__ieee754_pow+0x388>)
 8014bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc6:	4604      	mov	r4, r0
 8014bc8:	460d      	mov	r5, r1
 8014bca:	f7eb fd3d 	bl	8000648 <__aeabi_dmul>
 8014bce:	a354      	add	r3, pc, #336	; (adr r3, 8014d20 <__ieee754_pow+0x390>)
 8014bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd4:	4606      	mov	r6, r0
 8014bd6:	460f      	mov	r7, r1
 8014bd8:	4620      	mov	r0, r4
 8014bda:	4629      	mov	r1, r5
 8014bdc:	f7eb fd34 	bl	8000648 <__aeabi_dmul>
 8014be0:	2200      	movs	r2, #0
 8014be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014be6:	4b59      	ldr	r3, [pc, #356]	; (8014d4c <__ieee754_pow+0x3bc>)
 8014be8:	4620      	mov	r0, r4
 8014bea:	4629      	mov	r1, r5
 8014bec:	f7eb fd2c 	bl	8000648 <__aeabi_dmul>
 8014bf0:	4602      	mov	r2, r0
 8014bf2:	460b      	mov	r3, r1
 8014bf4:	a14c      	add	r1, pc, #304	; (adr r1, 8014d28 <__ieee754_pow+0x398>)
 8014bf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014bfa:	f7eb fb6d 	bl	80002d8 <__aeabi_dsub>
 8014bfe:	4622      	mov	r2, r4
 8014c00:	462b      	mov	r3, r5
 8014c02:	f7eb fd21 	bl	8000648 <__aeabi_dmul>
 8014c06:	4602      	mov	r2, r0
 8014c08:	460b      	mov	r3, r1
 8014c0a:	2000      	movs	r0, #0
 8014c0c:	4950      	ldr	r1, [pc, #320]	; (8014d50 <__ieee754_pow+0x3c0>)
 8014c0e:	f7eb fb63 	bl	80002d8 <__aeabi_dsub>
 8014c12:	4622      	mov	r2, r4
 8014c14:	462b      	mov	r3, r5
 8014c16:	4680      	mov	r8, r0
 8014c18:	4689      	mov	r9, r1
 8014c1a:	4620      	mov	r0, r4
 8014c1c:	4629      	mov	r1, r5
 8014c1e:	f7eb fd13 	bl	8000648 <__aeabi_dmul>
 8014c22:	4602      	mov	r2, r0
 8014c24:	460b      	mov	r3, r1
 8014c26:	4640      	mov	r0, r8
 8014c28:	4649      	mov	r1, r9
 8014c2a:	f7eb fd0d 	bl	8000648 <__aeabi_dmul>
 8014c2e:	a340      	add	r3, pc, #256	; (adr r3, 8014d30 <__ieee754_pow+0x3a0>)
 8014c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c34:	f7eb fd08 	bl	8000648 <__aeabi_dmul>
 8014c38:	4602      	mov	r2, r0
 8014c3a:	460b      	mov	r3, r1
 8014c3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014c40:	f7eb fb4a 	bl	80002d8 <__aeabi_dsub>
 8014c44:	4602      	mov	r2, r0
 8014c46:	460b      	mov	r3, r1
 8014c48:	4604      	mov	r4, r0
 8014c4a:	460d      	mov	r5, r1
 8014c4c:	4630      	mov	r0, r6
 8014c4e:	4639      	mov	r1, r7
 8014c50:	f7eb fb44 	bl	80002dc <__adddf3>
 8014c54:	2000      	movs	r0, #0
 8014c56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014c5a:	4632      	mov	r2, r6
 8014c5c:	463b      	mov	r3, r7
 8014c5e:	f7eb fb3b 	bl	80002d8 <__aeabi_dsub>
 8014c62:	4602      	mov	r2, r0
 8014c64:	460b      	mov	r3, r1
 8014c66:	4620      	mov	r0, r4
 8014c68:	4629      	mov	r1, r5
 8014c6a:	f7eb fb35 	bl	80002d8 <__aeabi_dsub>
 8014c6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014c70:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8014c74:	4313      	orrs	r3, r2
 8014c76:	4606      	mov	r6, r0
 8014c78:	460f      	mov	r7, r1
 8014c7a:	f040 81eb 	bne.w	8015054 <__ieee754_pow+0x6c4>
 8014c7e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014d38 <__ieee754_pow+0x3a8>
 8014c82:	e9dd 4500 	ldrd	r4, r5, [sp]
 8014c86:	2400      	movs	r4, #0
 8014c88:	4622      	mov	r2, r4
 8014c8a:	462b      	mov	r3, r5
 8014c8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014c90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014c94:	f7eb fb20 	bl	80002d8 <__aeabi_dsub>
 8014c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c9c:	f7eb fcd4 	bl	8000648 <__aeabi_dmul>
 8014ca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014ca4:	4680      	mov	r8, r0
 8014ca6:	4689      	mov	r9, r1
 8014ca8:	4630      	mov	r0, r6
 8014caa:	4639      	mov	r1, r7
 8014cac:	f7eb fccc 	bl	8000648 <__aeabi_dmul>
 8014cb0:	4602      	mov	r2, r0
 8014cb2:	460b      	mov	r3, r1
 8014cb4:	4640      	mov	r0, r8
 8014cb6:	4649      	mov	r1, r9
 8014cb8:	f7eb fb10 	bl	80002dc <__adddf3>
 8014cbc:	4622      	mov	r2, r4
 8014cbe:	462b      	mov	r3, r5
 8014cc0:	4680      	mov	r8, r0
 8014cc2:	4689      	mov	r9, r1
 8014cc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014cc8:	f7eb fcbe 	bl	8000648 <__aeabi_dmul>
 8014ccc:	460b      	mov	r3, r1
 8014cce:	4604      	mov	r4, r0
 8014cd0:	460d      	mov	r5, r1
 8014cd2:	4602      	mov	r2, r0
 8014cd4:	4649      	mov	r1, r9
 8014cd6:	4640      	mov	r0, r8
 8014cd8:	e9cd 4500 	strd	r4, r5, [sp]
 8014cdc:	f7eb fafe 	bl	80002dc <__adddf3>
 8014ce0:	4b1c      	ldr	r3, [pc, #112]	; (8014d54 <__ieee754_pow+0x3c4>)
 8014ce2:	4299      	cmp	r1, r3
 8014ce4:	4606      	mov	r6, r0
 8014ce6:	460f      	mov	r7, r1
 8014ce8:	468b      	mov	fp, r1
 8014cea:	f340 82f7 	ble.w	80152dc <__ieee754_pow+0x94c>
 8014cee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014cf2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014cf6:	4303      	orrs	r3, r0
 8014cf8:	f000 81ea 	beq.w	80150d0 <__ieee754_pow+0x740>
 8014cfc:	a310      	add	r3, pc, #64	; (adr r3, 8014d40 <__ieee754_pow+0x3b0>)
 8014cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d06:	f7eb fc9f 	bl	8000648 <__aeabi_dmul>
 8014d0a:	a30d      	add	r3, pc, #52	; (adr r3, 8014d40 <__ieee754_pow+0x3b0>)
 8014d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d10:	e6d5      	b.n	8014abe <__ieee754_pow+0x12e>
 8014d12:	bf00      	nop
 8014d14:	f3af 8000 	nop.w
 8014d18:	60000000 	.word	0x60000000
 8014d1c:	3ff71547 	.word	0x3ff71547
 8014d20:	f85ddf44 	.word	0xf85ddf44
 8014d24:	3e54ae0b 	.word	0x3e54ae0b
 8014d28:	55555555 	.word	0x55555555
 8014d2c:	3fd55555 	.word	0x3fd55555
 8014d30:	652b82fe 	.word	0x652b82fe
 8014d34:	3ff71547 	.word	0x3ff71547
 8014d38:	00000000 	.word	0x00000000
 8014d3c:	bff00000 	.word	0xbff00000
 8014d40:	8800759c 	.word	0x8800759c
 8014d44:	7e37e43c 	.word	0x7e37e43c
 8014d48:	3ff00000 	.word	0x3ff00000
 8014d4c:	3fd00000 	.word	0x3fd00000
 8014d50:	3fe00000 	.word	0x3fe00000
 8014d54:	408fffff 	.word	0x408fffff
 8014d58:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014d5c:	f04f 0200 	mov.w	r2, #0
 8014d60:	da05      	bge.n	8014d6e <__ieee754_pow+0x3de>
 8014d62:	4bd3      	ldr	r3, [pc, #844]	; (80150b0 <__ieee754_pow+0x720>)
 8014d64:	f7eb fc70 	bl	8000648 <__aeabi_dmul>
 8014d68:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014d6c:	460c      	mov	r4, r1
 8014d6e:	1523      	asrs	r3, r4, #20
 8014d70:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014d74:	4413      	add	r3, r2
 8014d76:	9309      	str	r3, [sp, #36]	; 0x24
 8014d78:	4bce      	ldr	r3, [pc, #824]	; (80150b4 <__ieee754_pow+0x724>)
 8014d7a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014d7e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014d82:	429c      	cmp	r4, r3
 8014d84:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014d88:	dd08      	ble.n	8014d9c <__ieee754_pow+0x40c>
 8014d8a:	4bcb      	ldr	r3, [pc, #812]	; (80150b8 <__ieee754_pow+0x728>)
 8014d8c:	429c      	cmp	r4, r3
 8014d8e:	f340 815e 	ble.w	801504e <__ieee754_pow+0x6be>
 8014d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d94:	3301      	adds	r3, #1
 8014d96:	9309      	str	r3, [sp, #36]	; 0x24
 8014d98:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014d9c:	f04f 0a00 	mov.w	sl, #0
 8014da0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8014da4:	930c      	str	r3, [sp, #48]	; 0x30
 8014da6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014da8:	4bc4      	ldr	r3, [pc, #784]	; (80150bc <__ieee754_pow+0x72c>)
 8014daa:	4413      	add	r3, r2
 8014dac:	ed93 7b00 	vldr	d7, [r3]
 8014db0:	4629      	mov	r1, r5
 8014db2:	ec53 2b17 	vmov	r2, r3, d7
 8014db6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014dba:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014dbe:	f7eb fa8b 	bl	80002d8 <__aeabi_dsub>
 8014dc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014dc6:	4606      	mov	r6, r0
 8014dc8:	460f      	mov	r7, r1
 8014dca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014dce:	f7eb fa85 	bl	80002dc <__adddf3>
 8014dd2:	4602      	mov	r2, r0
 8014dd4:	460b      	mov	r3, r1
 8014dd6:	2000      	movs	r0, #0
 8014dd8:	49b9      	ldr	r1, [pc, #740]	; (80150c0 <__ieee754_pow+0x730>)
 8014dda:	f7eb fd5f 	bl	800089c <__aeabi_ddiv>
 8014dde:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014de2:	4602      	mov	r2, r0
 8014de4:	460b      	mov	r3, r1
 8014de6:	4630      	mov	r0, r6
 8014de8:	4639      	mov	r1, r7
 8014dea:	f7eb fc2d 	bl	8000648 <__aeabi_dmul>
 8014dee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014df2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8014df6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014dfa:	2300      	movs	r3, #0
 8014dfc:	9302      	str	r3, [sp, #8]
 8014dfe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014e02:	106d      	asrs	r5, r5, #1
 8014e04:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014e08:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014e0c:	2200      	movs	r2, #0
 8014e0e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014e12:	4640      	mov	r0, r8
 8014e14:	4649      	mov	r1, r9
 8014e16:	4614      	mov	r4, r2
 8014e18:	461d      	mov	r5, r3
 8014e1a:	f7eb fc15 	bl	8000648 <__aeabi_dmul>
 8014e1e:	4602      	mov	r2, r0
 8014e20:	460b      	mov	r3, r1
 8014e22:	4630      	mov	r0, r6
 8014e24:	4639      	mov	r1, r7
 8014e26:	f7eb fa57 	bl	80002d8 <__aeabi_dsub>
 8014e2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014e2e:	4606      	mov	r6, r0
 8014e30:	460f      	mov	r7, r1
 8014e32:	4620      	mov	r0, r4
 8014e34:	4629      	mov	r1, r5
 8014e36:	f7eb fa4f 	bl	80002d8 <__aeabi_dsub>
 8014e3a:	4602      	mov	r2, r0
 8014e3c:	460b      	mov	r3, r1
 8014e3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014e42:	f7eb fa49 	bl	80002d8 <__aeabi_dsub>
 8014e46:	4642      	mov	r2, r8
 8014e48:	464b      	mov	r3, r9
 8014e4a:	f7eb fbfd 	bl	8000648 <__aeabi_dmul>
 8014e4e:	4602      	mov	r2, r0
 8014e50:	460b      	mov	r3, r1
 8014e52:	4630      	mov	r0, r6
 8014e54:	4639      	mov	r1, r7
 8014e56:	f7eb fa3f 	bl	80002d8 <__aeabi_dsub>
 8014e5a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014e5e:	f7eb fbf3 	bl	8000648 <__aeabi_dmul>
 8014e62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e66:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014e6a:	4610      	mov	r0, r2
 8014e6c:	4619      	mov	r1, r3
 8014e6e:	f7eb fbeb 	bl	8000648 <__aeabi_dmul>
 8014e72:	a37b      	add	r3, pc, #492	; (adr r3, 8015060 <__ieee754_pow+0x6d0>)
 8014e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e78:	4604      	mov	r4, r0
 8014e7a:	460d      	mov	r5, r1
 8014e7c:	f7eb fbe4 	bl	8000648 <__aeabi_dmul>
 8014e80:	a379      	add	r3, pc, #484	; (adr r3, 8015068 <__ieee754_pow+0x6d8>)
 8014e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e86:	f7eb fa29 	bl	80002dc <__adddf3>
 8014e8a:	4622      	mov	r2, r4
 8014e8c:	462b      	mov	r3, r5
 8014e8e:	f7eb fbdb 	bl	8000648 <__aeabi_dmul>
 8014e92:	a377      	add	r3, pc, #476	; (adr r3, 8015070 <__ieee754_pow+0x6e0>)
 8014e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e98:	f7eb fa20 	bl	80002dc <__adddf3>
 8014e9c:	4622      	mov	r2, r4
 8014e9e:	462b      	mov	r3, r5
 8014ea0:	f7eb fbd2 	bl	8000648 <__aeabi_dmul>
 8014ea4:	a374      	add	r3, pc, #464	; (adr r3, 8015078 <__ieee754_pow+0x6e8>)
 8014ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eaa:	f7eb fa17 	bl	80002dc <__adddf3>
 8014eae:	4622      	mov	r2, r4
 8014eb0:	462b      	mov	r3, r5
 8014eb2:	f7eb fbc9 	bl	8000648 <__aeabi_dmul>
 8014eb6:	a372      	add	r3, pc, #456	; (adr r3, 8015080 <__ieee754_pow+0x6f0>)
 8014eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ebc:	f7eb fa0e 	bl	80002dc <__adddf3>
 8014ec0:	4622      	mov	r2, r4
 8014ec2:	462b      	mov	r3, r5
 8014ec4:	f7eb fbc0 	bl	8000648 <__aeabi_dmul>
 8014ec8:	a36f      	add	r3, pc, #444	; (adr r3, 8015088 <__ieee754_pow+0x6f8>)
 8014eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ece:	f7eb fa05 	bl	80002dc <__adddf3>
 8014ed2:	4622      	mov	r2, r4
 8014ed4:	4606      	mov	r6, r0
 8014ed6:	460f      	mov	r7, r1
 8014ed8:	462b      	mov	r3, r5
 8014eda:	4620      	mov	r0, r4
 8014edc:	4629      	mov	r1, r5
 8014ede:	f7eb fbb3 	bl	8000648 <__aeabi_dmul>
 8014ee2:	4602      	mov	r2, r0
 8014ee4:	460b      	mov	r3, r1
 8014ee6:	4630      	mov	r0, r6
 8014ee8:	4639      	mov	r1, r7
 8014eea:	f7eb fbad 	bl	8000648 <__aeabi_dmul>
 8014eee:	4642      	mov	r2, r8
 8014ef0:	4604      	mov	r4, r0
 8014ef2:	460d      	mov	r5, r1
 8014ef4:	464b      	mov	r3, r9
 8014ef6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014efa:	f7eb f9ef 	bl	80002dc <__adddf3>
 8014efe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014f02:	f7eb fba1 	bl	8000648 <__aeabi_dmul>
 8014f06:	4622      	mov	r2, r4
 8014f08:	462b      	mov	r3, r5
 8014f0a:	f7eb f9e7 	bl	80002dc <__adddf3>
 8014f0e:	4642      	mov	r2, r8
 8014f10:	4606      	mov	r6, r0
 8014f12:	460f      	mov	r7, r1
 8014f14:	464b      	mov	r3, r9
 8014f16:	4640      	mov	r0, r8
 8014f18:	4649      	mov	r1, r9
 8014f1a:	f7eb fb95 	bl	8000648 <__aeabi_dmul>
 8014f1e:	2200      	movs	r2, #0
 8014f20:	4b68      	ldr	r3, [pc, #416]	; (80150c4 <__ieee754_pow+0x734>)
 8014f22:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014f26:	f7eb f9d9 	bl	80002dc <__adddf3>
 8014f2a:	4632      	mov	r2, r6
 8014f2c:	463b      	mov	r3, r7
 8014f2e:	f7eb f9d5 	bl	80002dc <__adddf3>
 8014f32:	9802      	ldr	r0, [sp, #8]
 8014f34:	460d      	mov	r5, r1
 8014f36:	4604      	mov	r4, r0
 8014f38:	4602      	mov	r2, r0
 8014f3a:	460b      	mov	r3, r1
 8014f3c:	4640      	mov	r0, r8
 8014f3e:	4649      	mov	r1, r9
 8014f40:	f7eb fb82 	bl	8000648 <__aeabi_dmul>
 8014f44:	2200      	movs	r2, #0
 8014f46:	4680      	mov	r8, r0
 8014f48:	4689      	mov	r9, r1
 8014f4a:	4b5e      	ldr	r3, [pc, #376]	; (80150c4 <__ieee754_pow+0x734>)
 8014f4c:	4620      	mov	r0, r4
 8014f4e:	4629      	mov	r1, r5
 8014f50:	f7eb f9c2 	bl	80002d8 <__aeabi_dsub>
 8014f54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014f58:	f7eb f9be 	bl	80002d8 <__aeabi_dsub>
 8014f5c:	4602      	mov	r2, r0
 8014f5e:	460b      	mov	r3, r1
 8014f60:	4630      	mov	r0, r6
 8014f62:	4639      	mov	r1, r7
 8014f64:	f7eb f9b8 	bl	80002d8 <__aeabi_dsub>
 8014f68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f6c:	f7eb fb6c 	bl	8000648 <__aeabi_dmul>
 8014f70:	4622      	mov	r2, r4
 8014f72:	4606      	mov	r6, r0
 8014f74:	460f      	mov	r7, r1
 8014f76:	462b      	mov	r3, r5
 8014f78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014f7c:	f7eb fb64 	bl	8000648 <__aeabi_dmul>
 8014f80:	4602      	mov	r2, r0
 8014f82:	460b      	mov	r3, r1
 8014f84:	4630      	mov	r0, r6
 8014f86:	4639      	mov	r1, r7
 8014f88:	f7eb f9a8 	bl	80002dc <__adddf3>
 8014f8c:	4606      	mov	r6, r0
 8014f8e:	460f      	mov	r7, r1
 8014f90:	4602      	mov	r2, r0
 8014f92:	460b      	mov	r3, r1
 8014f94:	4640      	mov	r0, r8
 8014f96:	4649      	mov	r1, r9
 8014f98:	f7eb f9a0 	bl	80002dc <__adddf3>
 8014f9c:	9802      	ldr	r0, [sp, #8]
 8014f9e:	a33c      	add	r3, pc, #240	; (adr r3, 8015090 <__ieee754_pow+0x700>)
 8014fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fa4:	4604      	mov	r4, r0
 8014fa6:	460d      	mov	r5, r1
 8014fa8:	f7eb fb4e 	bl	8000648 <__aeabi_dmul>
 8014fac:	4642      	mov	r2, r8
 8014fae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014fb2:	464b      	mov	r3, r9
 8014fb4:	4620      	mov	r0, r4
 8014fb6:	4629      	mov	r1, r5
 8014fb8:	f7eb f98e 	bl	80002d8 <__aeabi_dsub>
 8014fbc:	4602      	mov	r2, r0
 8014fbe:	460b      	mov	r3, r1
 8014fc0:	4630      	mov	r0, r6
 8014fc2:	4639      	mov	r1, r7
 8014fc4:	f7eb f988 	bl	80002d8 <__aeabi_dsub>
 8014fc8:	a333      	add	r3, pc, #204	; (adr r3, 8015098 <__ieee754_pow+0x708>)
 8014fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fce:	f7eb fb3b 	bl	8000648 <__aeabi_dmul>
 8014fd2:	a333      	add	r3, pc, #204	; (adr r3, 80150a0 <__ieee754_pow+0x710>)
 8014fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fd8:	4606      	mov	r6, r0
 8014fda:	460f      	mov	r7, r1
 8014fdc:	4620      	mov	r0, r4
 8014fde:	4629      	mov	r1, r5
 8014fe0:	f7eb fb32 	bl	8000648 <__aeabi_dmul>
 8014fe4:	4602      	mov	r2, r0
 8014fe6:	460b      	mov	r3, r1
 8014fe8:	4630      	mov	r0, r6
 8014fea:	4639      	mov	r1, r7
 8014fec:	f7eb f976 	bl	80002dc <__adddf3>
 8014ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014ff2:	4b35      	ldr	r3, [pc, #212]	; (80150c8 <__ieee754_pow+0x738>)
 8014ff4:	4413      	add	r3, r2
 8014ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ffa:	f7eb f96f 	bl	80002dc <__adddf3>
 8014ffe:	4604      	mov	r4, r0
 8015000:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015002:	460d      	mov	r5, r1
 8015004:	f7eb fab6 	bl	8000574 <__aeabi_i2d>
 8015008:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801500a:	4b30      	ldr	r3, [pc, #192]	; (80150cc <__ieee754_pow+0x73c>)
 801500c:	4413      	add	r3, r2
 801500e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015012:	4606      	mov	r6, r0
 8015014:	460f      	mov	r7, r1
 8015016:	4622      	mov	r2, r4
 8015018:	462b      	mov	r3, r5
 801501a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801501e:	f7eb f95d 	bl	80002dc <__adddf3>
 8015022:	4642      	mov	r2, r8
 8015024:	464b      	mov	r3, r9
 8015026:	f7eb f959 	bl	80002dc <__adddf3>
 801502a:	4632      	mov	r2, r6
 801502c:	463b      	mov	r3, r7
 801502e:	f7eb f955 	bl	80002dc <__adddf3>
 8015032:	9802      	ldr	r0, [sp, #8]
 8015034:	4632      	mov	r2, r6
 8015036:	463b      	mov	r3, r7
 8015038:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801503c:	f7eb f94c 	bl	80002d8 <__aeabi_dsub>
 8015040:	4642      	mov	r2, r8
 8015042:	464b      	mov	r3, r9
 8015044:	f7eb f948 	bl	80002d8 <__aeabi_dsub>
 8015048:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801504c:	e607      	b.n	8014c5e <__ieee754_pow+0x2ce>
 801504e:	f04f 0a01 	mov.w	sl, #1
 8015052:	e6a5      	b.n	8014da0 <__ieee754_pow+0x410>
 8015054:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80150a8 <__ieee754_pow+0x718>
 8015058:	e613      	b.n	8014c82 <__ieee754_pow+0x2f2>
 801505a:	bf00      	nop
 801505c:	f3af 8000 	nop.w
 8015060:	4a454eef 	.word	0x4a454eef
 8015064:	3fca7e28 	.word	0x3fca7e28
 8015068:	93c9db65 	.word	0x93c9db65
 801506c:	3fcd864a 	.word	0x3fcd864a
 8015070:	a91d4101 	.word	0xa91d4101
 8015074:	3fd17460 	.word	0x3fd17460
 8015078:	518f264d 	.word	0x518f264d
 801507c:	3fd55555 	.word	0x3fd55555
 8015080:	db6fabff 	.word	0xdb6fabff
 8015084:	3fdb6db6 	.word	0x3fdb6db6
 8015088:	33333303 	.word	0x33333303
 801508c:	3fe33333 	.word	0x3fe33333
 8015090:	e0000000 	.word	0xe0000000
 8015094:	3feec709 	.word	0x3feec709
 8015098:	dc3a03fd 	.word	0xdc3a03fd
 801509c:	3feec709 	.word	0x3feec709
 80150a0:	145b01f5 	.word	0x145b01f5
 80150a4:	be3e2fe0 	.word	0xbe3e2fe0
 80150a8:	00000000 	.word	0x00000000
 80150ac:	3ff00000 	.word	0x3ff00000
 80150b0:	43400000 	.word	0x43400000
 80150b4:	0003988e 	.word	0x0003988e
 80150b8:	000bb679 	.word	0x000bb679
 80150bc:	08016f00 	.word	0x08016f00
 80150c0:	3ff00000 	.word	0x3ff00000
 80150c4:	40080000 	.word	0x40080000
 80150c8:	08016f20 	.word	0x08016f20
 80150cc:	08016f10 	.word	0x08016f10
 80150d0:	a3b4      	add	r3, pc, #720	; (adr r3, 80153a4 <__ieee754_pow+0xa14>)
 80150d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150d6:	4640      	mov	r0, r8
 80150d8:	4649      	mov	r1, r9
 80150da:	f7eb f8ff 	bl	80002dc <__adddf3>
 80150de:	4622      	mov	r2, r4
 80150e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80150e4:	462b      	mov	r3, r5
 80150e6:	4630      	mov	r0, r6
 80150e8:	4639      	mov	r1, r7
 80150ea:	f7eb f8f5 	bl	80002d8 <__aeabi_dsub>
 80150ee:	4602      	mov	r2, r0
 80150f0:	460b      	mov	r3, r1
 80150f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80150f6:	f7eb fd37 	bl	8000b68 <__aeabi_dcmpgt>
 80150fa:	2800      	cmp	r0, #0
 80150fc:	f47f adfe 	bne.w	8014cfc <__ieee754_pow+0x36c>
 8015100:	4aa3      	ldr	r2, [pc, #652]	; (8015390 <__ieee754_pow+0xa00>)
 8015102:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015106:	4293      	cmp	r3, r2
 8015108:	f340 810a 	ble.w	8015320 <__ieee754_pow+0x990>
 801510c:	151b      	asrs	r3, r3, #20
 801510e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8015112:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8015116:	fa4a f303 	asr.w	r3, sl, r3
 801511a:	445b      	add	r3, fp
 801511c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8015120:	4e9c      	ldr	r6, [pc, #624]	; (8015394 <__ieee754_pow+0xa04>)
 8015122:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015126:	4116      	asrs	r6, r2
 8015128:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801512c:	2000      	movs	r0, #0
 801512e:	ea23 0106 	bic.w	r1, r3, r6
 8015132:	f1c2 0214 	rsb	r2, r2, #20
 8015136:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801513a:	fa4a fa02 	asr.w	sl, sl, r2
 801513e:	f1bb 0f00 	cmp.w	fp, #0
 8015142:	4602      	mov	r2, r0
 8015144:	460b      	mov	r3, r1
 8015146:	4620      	mov	r0, r4
 8015148:	4629      	mov	r1, r5
 801514a:	bfb8      	it	lt
 801514c:	f1ca 0a00 	rsblt	sl, sl, #0
 8015150:	f7eb f8c2 	bl	80002d8 <__aeabi_dsub>
 8015154:	e9cd 0100 	strd	r0, r1, [sp]
 8015158:	4642      	mov	r2, r8
 801515a:	464b      	mov	r3, r9
 801515c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015160:	f7eb f8bc 	bl	80002dc <__adddf3>
 8015164:	2000      	movs	r0, #0
 8015166:	a378      	add	r3, pc, #480	; (adr r3, 8015348 <__ieee754_pow+0x9b8>)
 8015168:	e9d3 2300 	ldrd	r2, r3, [r3]
 801516c:	4604      	mov	r4, r0
 801516e:	460d      	mov	r5, r1
 8015170:	f7eb fa6a 	bl	8000648 <__aeabi_dmul>
 8015174:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015178:	4606      	mov	r6, r0
 801517a:	460f      	mov	r7, r1
 801517c:	4620      	mov	r0, r4
 801517e:	4629      	mov	r1, r5
 8015180:	f7eb f8aa 	bl	80002d8 <__aeabi_dsub>
 8015184:	4602      	mov	r2, r0
 8015186:	460b      	mov	r3, r1
 8015188:	4640      	mov	r0, r8
 801518a:	4649      	mov	r1, r9
 801518c:	f7eb f8a4 	bl	80002d8 <__aeabi_dsub>
 8015190:	a36f      	add	r3, pc, #444	; (adr r3, 8015350 <__ieee754_pow+0x9c0>)
 8015192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015196:	f7eb fa57 	bl	8000648 <__aeabi_dmul>
 801519a:	a36f      	add	r3, pc, #444	; (adr r3, 8015358 <__ieee754_pow+0x9c8>)
 801519c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151a0:	4680      	mov	r8, r0
 80151a2:	4689      	mov	r9, r1
 80151a4:	4620      	mov	r0, r4
 80151a6:	4629      	mov	r1, r5
 80151a8:	f7eb fa4e 	bl	8000648 <__aeabi_dmul>
 80151ac:	4602      	mov	r2, r0
 80151ae:	460b      	mov	r3, r1
 80151b0:	4640      	mov	r0, r8
 80151b2:	4649      	mov	r1, r9
 80151b4:	f7eb f892 	bl	80002dc <__adddf3>
 80151b8:	4604      	mov	r4, r0
 80151ba:	460d      	mov	r5, r1
 80151bc:	4602      	mov	r2, r0
 80151be:	460b      	mov	r3, r1
 80151c0:	4630      	mov	r0, r6
 80151c2:	4639      	mov	r1, r7
 80151c4:	f7eb f88a 	bl	80002dc <__adddf3>
 80151c8:	4632      	mov	r2, r6
 80151ca:	463b      	mov	r3, r7
 80151cc:	4680      	mov	r8, r0
 80151ce:	4689      	mov	r9, r1
 80151d0:	f7eb f882 	bl	80002d8 <__aeabi_dsub>
 80151d4:	4602      	mov	r2, r0
 80151d6:	460b      	mov	r3, r1
 80151d8:	4620      	mov	r0, r4
 80151da:	4629      	mov	r1, r5
 80151dc:	f7eb f87c 	bl	80002d8 <__aeabi_dsub>
 80151e0:	4642      	mov	r2, r8
 80151e2:	4606      	mov	r6, r0
 80151e4:	460f      	mov	r7, r1
 80151e6:	464b      	mov	r3, r9
 80151e8:	4640      	mov	r0, r8
 80151ea:	4649      	mov	r1, r9
 80151ec:	f7eb fa2c 	bl	8000648 <__aeabi_dmul>
 80151f0:	a35b      	add	r3, pc, #364	; (adr r3, 8015360 <__ieee754_pow+0x9d0>)
 80151f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151f6:	4604      	mov	r4, r0
 80151f8:	460d      	mov	r5, r1
 80151fa:	f7eb fa25 	bl	8000648 <__aeabi_dmul>
 80151fe:	a35a      	add	r3, pc, #360	; (adr r3, 8015368 <__ieee754_pow+0x9d8>)
 8015200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015204:	f7eb f868 	bl	80002d8 <__aeabi_dsub>
 8015208:	4622      	mov	r2, r4
 801520a:	462b      	mov	r3, r5
 801520c:	f7eb fa1c 	bl	8000648 <__aeabi_dmul>
 8015210:	a357      	add	r3, pc, #348	; (adr r3, 8015370 <__ieee754_pow+0x9e0>)
 8015212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015216:	f7eb f861 	bl	80002dc <__adddf3>
 801521a:	4622      	mov	r2, r4
 801521c:	462b      	mov	r3, r5
 801521e:	f7eb fa13 	bl	8000648 <__aeabi_dmul>
 8015222:	a355      	add	r3, pc, #340	; (adr r3, 8015378 <__ieee754_pow+0x9e8>)
 8015224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015228:	f7eb f856 	bl	80002d8 <__aeabi_dsub>
 801522c:	4622      	mov	r2, r4
 801522e:	462b      	mov	r3, r5
 8015230:	f7eb fa0a 	bl	8000648 <__aeabi_dmul>
 8015234:	a352      	add	r3, pc, #328	; (adr r3, 8015380 <__ieee754_pow+0x9f0>)
 8015236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801523a:	f7eb f84f 	bl	80002dc <__adddf3>
 801523e:	4622      	mov	r2, r4
 8015240:	462b      	mov	r3, r5
 8015242:	f7eb fa01 	bl	8000648 <__aeabi_dmul>
 8015246:	4602      	mov	r2, r0
 8015248:	460b      	mov	r3, r1
 801524a:	4640      	mov	r0, r8
 801524c:	4649      	mov	r1, r9
 801524e:	f7eb f843 	bl	80002d8 <__aeabi_dsub>
 8015252:	4604      	mov	r4, r0
 8015254:	460d      	mov	r5, r1
 8015256:	4602      	mov	r2, r0
 8015258:	460b      	mov	r3, r1
 801525a:	4640      	mov	r0, r8
 801525c:	4649      	mov	r1, r9
 801525e:	f7eb f9f3 	bl	8000648 <__aeabi_dmul>
 8015262:	2200      	movs	r2, #0
 8015264:	e9cd 0100 	strd	r0, r1, [sp]
 8015268:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801526c:	4620      	mov	r0, r4
 801526e:	4629      	mov	r1, r5
 8015270:	f7eb f832 	bl	80002d8 <__aeabi_dsub>
 8015274:	4602      	mov	r2, r0
 8015276:	460b      	mov	r3, r1
 8015278:	e9dd 0100 	ldrd	r0, r1, [sp]
 801527c:	f7eb fb0e 	bl	800089c <__aeabi_ddiv>
 8015280:	4632      	mov	r2, r6
 8015282:	4604      	mov	r4, r0
 8015284:	460d      	mov	r5, r1
 8015286:	463b      	mov	r3, r7
 8015288:	4640      	mov	r0, r8
 801528a:	4649      	mov	r1, r9
 801528c:	f7eb f9dc 	bl	8000648 <__aeabi_dmul>
 8015290:	4632      	mov	r2, r6
 8015292:	463b      	mov	r3, r7
 8015294:	f7eb f822 	bl	80002dc <__adddf3>
 8015298:	4602      	mov	r2, r0
 801529a:	460b      	mov	r3, r1
 801529c:	4620      	mov	r0, r4
 801529e:	4629      	mov	r1, r5
 80152a0:	f7eb f81a 	bl	80002d8 <__aeabi_dsub>
 80152a4:	4642      	mov	r2, r8
 80152a6:	464b      	mov	r3, r9
 80152a8:	f7eb f816 	bl	80002d8 <__aeabi_dsub>
 80152ac:	4602      	mov	r2, r0
 80152ae:	460b      	mov	r3, r1
 80152b0:	2000      	movs	r0, #0
 80152b2:	4939      	ldr	r1, [pc, #228]	; (8015398 <__ieee754_pow+0xa08>)
 80152b4:	f7eb f810 	bl	80002d8 <__aeabi_dsub>
 80152b8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80152bc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80152c0:	4602      	mov	r2, r0
 80152c2:	460b      	mov	r3, r1
 80152c4:	da2f      	bge.n	8015326 <__ieee754_pow+0x996>
 80152c6:	4650      	mov	r0, sl
 80152c8:	ec43 2b10 	vmov	d0, r2, r3
 80152cc:	f000 f9c0 	bl	8015650 <scalbn>
 80152d0:	ec51 0b10 	vmov	r0, r1, d0
 80152d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80152d8:	f7ff bbf1 	b.w	8014abe <__ieee754_pow+0x12e>
 80152dc:	4b2f      	ldr	r3, [pc, #188]	; (801539c <__ieee754_pow+0xa0c>)
 80152de:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80152e2:	429e      	cmp	r6, r3
 80152e4:	f77f af0c 	ble.w	8015100 <__ieee754_pow+0x770>
 80152e8:	4b2d      	ldr	r3, [pc, #180]	; (80153a0 <__ieee754_pow+0xa10>)
 80152ea:	440b      	add	r3, r1
 80152ec:	4303      	orrs	r3, r0
 80152ee:	d00b      	beq.n	8015308 <__ieee754_pow+0x978>
 80152f0:	a325      	add	r3, pc, #148	; (adr r3, 8015388 <__ieee754_pow+0x9f8>)
 80152f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152fa:	f7eb f9a5 	bl	8000648 <__aeabi_dmul>
 80152fe:	a322      	add	r3, pc, #136	; (adr r3, 8015388 <__ieee754_pow+0x9f8>)
 8015300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015304:	f7ff bbdb 	b.w	8014abe <__ieee754_pow+0x12e>
 8015308:	4622      	mov	r2, r4
 801530a:	462b      	mov	r3, r5
 801530c:	f7ea ffe4 	bl	80002d8 <__aeabi_dsub>
 8015310:	4642      	mov	r2, r8
 8015312:	464b      	mov	r3, r9
 8015314:	f7eb fc1e 	bl	8000b54 <__aeabi_dcmpge>
 8015318:	2800      	cmp	r0, #0
 801531a:	f43f aef1 	beq.w	8015100 <__ieee754_pow+0x770>
 801531e:	e7e7      	b.n	80152f0 <__ieee754_pow+0x960>
 8015320:	f04f 0a00 	mov.w	sl, #0
 8015324:	e718      	b.n	8015158 <__ieee754_pow+0x7c8>
 8015326:	4621      	mov	r1, r4
 8015328:	e7d4      	b.n	80152d4 <__ieee754_pow+0x944>
 801532a:	2000      	movs	r0, #0
 801532c:	491a      	ldr	r1, [pc, #104]	; (8015398 <__ieee754_pow+0xa08>)
 801532e:	f7ff bb8f 	b.w	8014a50 <__ieee754_pow+0xc0>
 8015332:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015336:	f7ff bb8b 	b.w	8014a50 <__ieee754_pow+0xc0>
 801533a:	4630      	mov	r0, r6
 801533c:	4639      	mov	r1, r7
 801533e:	f7ff bb87 	b.w	8014a50 <__ieee754_pow+0xc0>
 8015342:	4693      	mov	fp, r2
 8015344:	f7ff bb98 	b.w	8014a78 <__ieee754_pow+0xe8>
 8015348:	00000000 	.word	0x00000000
 801534c:	3fe62e43 	.word	0x3fe62e43
 8015350:	fefa39ef 	.word	0xfefa39ef
 8015354:	3fe62e42 	.word	0x3fe62e42
 8015358:	0ca86c39 	.word	0x0ca86c39
 801535c:	be205c61 	.word	0xbe205c61
 8015360:	72bea4d0 	.word	0x72bea4d0
 8015364:	3e663769 	.word	0x3e663769
 8015368:	c5d26bf1 	.word	0xc5d26bf1
 801536c:	3ebbbd41 	.word	0x3ebbbd41
 8015370:	af25de2c 	.word	0xaf25de2c
 8015374:	3f11566a 	.word	0x3f11566a
 8015378:	16bebd93 	.word	0x16bebd93
 801537c:	3f66c16c 	.word	0x3f66c16c
 8015380:	5555553e 	.word	0x5555553e
 8015384:	3fc55555 	.word	0x3fc55555
 8015388:	c2f8f359 	.word	0xc2f8f359
 801538c:	01a56e1f 	.word	0x01a56e1f
 8015390:	3fe00000 	.word	0x3fe00000
 8015394:	000fffff 	.word	0x000fffff
 8015398:	3ff00000 	.word	0x3ff00000
 801539c:	4090cbff 	.word	0x4090cbff
 80153a0:	3f6f3400 	.word	0x3f6f3400
 80153a4:	652b82fe 	.word	0x652b82fe
 80153a8:	3c971547 	.word	0x3c971547

080153ac <__ieee754_sqrt>:
 80153ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153b0:	4955      	ldr	r1, [pc, #340]	; (8015508 <__ieee754_sqrt+0x15c>)
 80153b2:	ec55 4b10 	vmov	r4, r5, d0
 80153b6:	43a9      	bics	r1, r5
 80153b8:	462b      	mov	r3, r5
 80153ba:	462a      	mov	r2, r5
 80153bc:	d112      	bne.n	80153e4 <__ieee754_sqrt+0x38>
 80153be:	ee10 2a10 	vmov	r2, s0
 80153c2:	ee10 0a10 	vmov	r0, s0
 80153c6:	4629      	mov	r1, r5
 80153c8:	f7eb f93e 	bl	8000648 <__aeabi_dmul>
 80153cc:	4602      	mov	r2, r0
 80153ce:	460b      	mov	r3, r1
 80153d0:	4620      	mov	r0, r4
 80153d2:	4629      	mov	r1, r5
 80153d4:	f7ea ff82 	bl	80002dc <__adddf3>
 80153d8:	4604      	mov	r4, r0
 80153da:	460d      	mov	r5, r1
 80153dc:	ec45 4b10 	vmov	d0, r4, r5
 80153e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153e4:	2d00      	cmp	r5, #0
 80153e6:	ee10 0a10 	vmov	r0, s0
 80153ea:	4621      	mov	r1, r4
 80153ec:	dc0f      	bgt.n	801540e <__ieee754_sqrt+0x62>
 80153ee:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80153f2:	4330      	orrs	r0, r6
 80153f4:	d0f2      	beq.n	80153dc <__ieee754_sqrt+0x30>
 80153f6:	b155      	cbz	r5, 801540e <__ieee754_sqrt+0x62>
 80153f8:	ee10 2a10 	vmov	r2, s0
 80153fc:	4620      	mov	r0, r4
 80153fe:	4629      	mov	r1, r5
 8015400:	f7ea ff6a 	bl	80002d8 <__aeabi_dsub>
 8015404:	4602      	mov	r2, r0
 8015406:	460b      	mov	r3, r1
 8015408:	f7eb fa48 	bl	800089c <__aeabi_ddiv>
 801540c:	e7e4      	b.n	80153d8 <__ieee754_sqrt+0x2c>
 801540e:	151b      	asrs	r3, r3, #20
 8015410:	d073      	beq.n	80154fa <__ieee754_sqrt+0x14e>
 8015412:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8015416:	07dd      	lsls	r5, r3, #31
 8015418:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801541c:	bf48      	it	mi
 801541e:	0fc8      	lsrmi	r0, r1, #31
 8015420:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015424:	bf44      	itt	mi
 8015426:	0049      	lslmi	r1, r1, #1
 8015428:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801542c:	2500      	movs	r5, #0
 801542e:	1058      	asrs	r0, r3, #1
 8015430:	0fcb      	lsrs	r3, r1, #31
 8015432:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8015436:	0049      	lsls	r1, r1, #1
 8015438:	2316      	movs	r3, #22
 801543a:	462c      	mov	r4, r5
 801543c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8015440:	19a7      	adds	r7, r4, r6
 8015442:	4297      	cmp	r7, r2
 8015444:	bfde      	ittt	le
 8015446:	19bc      	addle	r4, r7, r6
 8015448:	1bd2      	suble	r2, r2, r7
 801544a:	19ad      	addle	r5, r5, r6
 801544c:	0fcf      	lsrs	r7, r1, #31
 801544e:	3b01      	subs	r3, #1
 8015450:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8015454:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015458:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801545c:	d1f0      	bne.n	8015440 <__ieee754_sqrt+0x94>
 801545e:	f04f 0c20 	mov.w	ip, #32
 8015462:	469e      	mov	lr, r3
 8015464:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8015468:	42a2      	cmp	r2, r4
 801546a:	eb06 070e 	add.w	r7, r6, lr
 801546e:	dc02      	bgt.n	8015476 <__ieee754_sqrt+0xca>
 8015470:	d112      	bne.n	8015498 <__ieee754_sqrt+0xec>
 8015472:	428f      	cmp	r7, r1
 8015474:	d810      	bhi.n	8015498 <__ieee754_sqrt+0xec>
 8015476:	2f00      	cmp	r7, #0
 8015478:	eb07 0e06 	add.w	lr, r7, r6
 801547c:	da42      	bge.n	8015504 <__ieee754_sqrt+0x158>
 801547e:	f1be 0f00 	cmp.w	lr, #0
 8015482:	db3f      	blt.n	8015504 <__ieee754_sqrt+0x158>
 8015484:	f104 0801 	add.w	r8, r4, #1
 8015488:	1b12      	subs	r2, r2, r4
 801548a:	428f      	cmp	r7, r1
 801548c:	bf88      	it	hi
 801548e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8015492:	1bc9      	subs	r1, r1, r7
 8015494:	4433      	add	r3, r6
 8015496:	4644      	mov	r4, r8
 8015498:	0052      	lsls	r2, r2, #1
 801549a:	f1bc 0c01 	subs.w	ip, ip, #1
 801549e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80154a2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80154a6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80154aa:	d1dd      	bne.n	8015468 <__ieee754_sqrt+0xbc>
 80154ac:	430a      	orrs	r2, r1
 80154ae:	d006      	beq.n	80154be <__ieee754_sqrt+0x112>
 80154b0:	1c5c      	adds	r4, r3, #1
 80154b2:	bf13      	iteet	ne
 80154b4:	3301      	addne	r3, #1
 80154b6:	3501      	addeq	r5, #1
 80154b8:	4663      	moveq	r3, ip
 80154ba:	f023 0301 	bicne.w	r3, r3, #1
 80154be:	106a      	asrs	r2, r5, #1
 80154c0:	085b      	lsrs	r3, r3, #1
 80154c2:	07e9      	lsls	r1, r5, #31
 80154c4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80154c8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80154cc:	bf48      	it	mi
 80154ce:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80154d2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80154d6:	461c      	mov	r4, r3
 80154d8:	e780      	b.n	80153dc <__ieee754_sqrt+0x30>
 80154da:	0aca      	lsrs	r2, r1, #11
 80154dc:	3815      	subs	r0, #21
 80154de:	0549      	lsls	r1, r1, #21
 80154e0:	2a00      	cmp	r2, #0
 80154e2:	d0fa      	beq.n	80154da <__ieee754_sqrt+0x12e>
 80154e4:	02d6      	lsls	r6, r2, #11
 80154e6:	d50a      	bpl.n	80154fe <__ieee754_sqrt+0x152>
 80154e8:	f1c3 0420 	rsb	r4, r3, #32
 80154ec:	fa21 f404 	lsr.w	r4, r1, r4
 80154f0:	1e5d      	subs	r5, r3, #1
 80154f2:	4099      	lsls	r1, r3
 80154f4:	4322      	orrs	r2, r4
 80154f6:	1b43      	subs	r3, r0, r5
 80154f8:	e78b      	b.n	8015412 <__ieee754_sqrt+0x66>
 80154fa:	4618      	mov	r0, r3
 80154fc:	e7f0      	b.n	80154e0 <__ieee754_sqrt+0x134>
 80154fe:	0052      	lsls	r2, r2, #1
 8015500:	3301      	adds	r3, #1
 8015502:	e7ef      	b.n	80154e4 <__ieee754_sqrt+0x138>
 8015504:	46a0      	mov	r8, r4
 8015506:	e7bf      	b.n	8015488 <__ieee754_sqrt+0xdc>
 8015508:	7ff00000 	.word	0x7ff00000

0801550c <fabs>:
 801550c:	ec51 0b10 	vmov	r0, r1, d0
 8015510:	ee10 2a10 	vmov	r2, s0
 8015514:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015518:	ec43 2b10 	vmov	d0, r2, r3
 801551c:	4770      	bx	lr

0801551e <finite>:
 801551e:	ee10 3a90 	vmov	r3, s1
 8015522:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8015526:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801552a:	0fc0      	lsrs	r0, r0, #31
 801552c:	4770      	bx	lr

0801552e <matherr>:
 801552e:	2000      	movs	r0, #0
 8015530:	4770      	bx	lr
 8015532:	0000      	movs	r0, r0
 8015534:	0000      	movs	r0, r0
	...

08015538 <nan>:
 8015538:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015540 <nan+0x8>
 801553c:	4770      	bx	lr
 801553e:	bf00      	nop
 8015540:	00000000 	.word	0x00000000
 8015544:	7ff80000 	.word	0x7ff80000

08015548 <rint>:
 8015548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801554a:	ec51 0b10 	vmov	r0, r1, d0
 801554e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015552:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8015556:	2e13      	cmp	r6, #19
 8015558:	460b      	mov	r3, r1
 801555a:	ee10 4a10 	vmov	r4, s0
 801555e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8015562:	dc56      	bgt.n	8015612 <rint+0xca>
 8015564:	2e00      	cmp	r6, #0
 8015566:	da2b      	bge.n	80155c0 <rint+0x78>
 8015568:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801556c:	4302      	orrs	r2, r0
 801556e:	d023      	beq.n	80155b8 <rint+0x70>
 8015570:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8015574:	4302      	orrs	r2, r0
 8015576:	4254      	negs	r4, r2
 8015578:	4314      	orrs	r4, r2
 801557a:	0c4b      	lsrs	r3, r1, #17
 801557c:	0b24      	lsrs	r4, r4, #12
 801557e:	045b      	lsls	r3, r3, #17
 8015580:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8015584:	ea44 0103 	orr.w	r1, r4, r3
 8015588:	460b      	mov	r3, r1
 801558a:	492f      	ldr	r1, [pc, #188]	; (8015648 <rint+0x100>)
 801558c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8015590:	e9d1 6700 	ldrd	r6, r7, [r1]
 8015594:	4602      	mov	r2, r0
 8015596:	4639      	mov	r1, r7
 8015598:	4630      	mov	r0, r6
 801559a:	f7ea fe9f 	bl	80002dc <__adddf3>
 801559e:	e9cd 0100 	strd	r0, r1, [sp]
 80155a2:	463b      	mov	r3, r7
 80155a4:	4632      	mov	r2, r6
 80155a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80155aa:	f7ea fe95 	bl	80002d8 <__aeabi_dsub>
 80155ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80155b2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80155b6:	4639      	mov	r1, r7
 80155b8:	ec41 0b10 	vmov	d0, r0, r1
 80155bc:	b003      	add	sp, #12
 80155be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80155c0:	4a22      	ldr	r2, [pc, #136]	; (801564c <rint+0x104>)
 80155c2:	4132      	asrs	r2, r6
 80155c4:	ea01 0702 	and.w	r7, r1, r2
 80155c8:	4307      	orrs	r7, r0
 80155ca:	d0f5      	beq.n	80155b8 <rint+0x70>
 80155cc:	0852      	lsrs	r2, r2, #1
 80155ce:	4011      	ands	r1, r2
 80155d0:	430c      	orrs	r4, r1
 80155d2:	d00b      	beq.n	80155ec <rint+0xa4>
 80155d4:	ea23 0202 	bic.w	r2, r3, r2
 80155d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80155dc:	2e13      	cmp	r6, #19
 80155de:	fa43 f306 	asr.w	r3, r3, r6
 80155e2:	bf0c      	ite	eq
 80155e4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80155e8:	2400      	movne	r4, #0
 80155ea:	4313      	orrs	r3, r2
 80155ec:	4916      	ldr	r1, [pc, #88]	; (8015648 <rint+0x100>)
 80155ee:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80155f2:	4622      	mov	r2, r4
 80155f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80155f8:	4620      	mov	r0, r4
 80155fa:	4629      	mov	r1, r5
 80155fc:	f7ea fe6e 	bl	80002dc <__adddf3>
 8015600:	e9cd 0100 	strd	r0, r1, [sp]
 8015604:	4622      	mov	r2, r4
 8015606:	462b      	mov	r3, r5
 8015608:	e9dd 0100 	ldrd	r0, r1, [sp]
 801560c:	f7ea fe64 	bl	80002d8 <__aeabi_dsub>
 8015610:	e7d2      	b.n	80155b8 <rint+0x70>
 8015612:	2e33      	cmp	r6, #51	; 0x33
 8015614:	dd07      	ble.n	8015626 <rint+0xde>
 8015616:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801561a:	d1cd      	bne.n	80155b8 <rint+0x70>
 801561c:	ee10 2a10 	vmov	r2, s0
 8015620:	f7ea fe5c 	bl	80002dc <__adddf3>
 8015624:	e7c8      	b.n	80155b8 <rint+0x70>
 8015626:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801562a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801562e:	40f2      	lsrs	r2, r6
 8015630:	4210      	tst	r0, r2
 8015632:	d0c1      	beq.n	80155b8 <rint+0x70>
 8015634:	0852      	lsrs	r2, r2, #1
 8015636:	4210      	tst	r0, r2
 8015638:	bf1f      	itttt	ne
 801563a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801563e:	ea20 0202 	bicne.w	r2, r0, r2
 8015642:	4134      	asrne	r4, r6
 8015644:	4314      	orrne	r4, r2
 8015646:	e7d1      	b.n	80155ec <rint+0xa4>
 8015648:	08016f30 	.word	0x08016f30
 801564c:	000fffff 	.word	0x000fffff

08015650 <scalbn>:
 8015650:	b570      	push	{r4, r5, r6, lr}
 8015652:	ec55 4b10 	vmov	r4, r5, d0
 8015656:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801565a:	4606      	mov	r6, r0
 801565c:	462b      	mov	r3, r5
 801565e:	b9aa      	cbnz	r2, 801568c <scalbn+0x3c>
 8015660:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015664:	4323      	orrs	r3, r4
 8015666:	d03b      	beq.n	80156e0 <scalbn+0x90>
 8015668:	4b31      	ldr	r3, [pc, #196]	; (8015730 <scalbn+0xe0>)
 801566a:	4629      	mov	r1, r5
 801566c:	2200      	movs	r2, #0
 801566e:	ee10 0a10 	vmov	r0, s0
 8015672:	f7ea ffe9 	bl	8000648 <__aeabi_dmul>
 8015676:	4b2f      	ldr	r3, [pc, #188]	; (8015734 <scalbn+0xe4>)
 8015678:	429e      	cmp	r6, r3
 801567a:	4604      	mov	r4, r0
 801567c:	460d      	mov	r5, r1
 801567e:	da12      	bge.n	80156a6 <scalbn+0x56>
 8015680:	a327      	add	r3, pc, #156	; (adr r3, 8015720 <scalbn+0xd0>)
 8015682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015686:	f7ea ffdf 	bl	8000648 <__aeabi_dmul>
 801568a:	e009      	b.n	80156a0 <scalbn+0x50>
 801568c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015690:	428a      	cmp	r2, r1
 8015692:	d10c      	bne.n	80156ae <scalbn+0x5e>
 8015694:	ee10 2a10 	vmov	r2, s0
 8015698:	4620      	mov	r0, r4
 801569a:	4629      	mov	r1, r5
 801569c:	f7ea fe1e 	bl	80002dc <__adddf3>
 80156a0:	4604      	mov	r4, r0
 80156a2:	460d      	mov	r5, r1
 80156a4:	e01c      	b.n	80156e0 <scalbn+0x90>
 80156a6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80156aa:	460b      	mov	r3, r1
 80156ac:	3a36      	subs	r2, #54	; 0x36
 80156ae:	4432      	add	r2, r6
 80156b0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80156b4:	428a      	cmp	r2, r1
 80156b6:	dd0b      	ble.n	80156d0 <scalbn+0x80>
 80156b8:	ec45 4b11 	vmov	d1, r4, r5
 80156bc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8015728 <scalbn+0xd8>
 80156c0:	f000 f9f0 	bl	8015aa4 <copysign>
 80156c4:	a318      	add	r3, pc, #96	; (adr r3, 8015728 <scalbn+0xd8>)
 80156c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156ca:	ec51 0b10 	vmov	r0, r1, d0
 80156ce:	e7da      	b.n	8015686 <scalbn+0x36>
 80156d0:	2a00      	cmp	r2, #0
 80156d2:	dd08      	ble.n	80156e6 <scalbn+0x96>
 80156d4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80156d8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80156dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80156e0:	ec45 4b10 	vmov	d0, r4, r5
 80156e4:	bd70      	pop	{r4, r5, r6, pc}
 80156e6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80156ea:	da0d      	bge.n	8015708 <scalbn+0xb8>
 80156ec:	f24c 3350 	movw	r3, #50000	; 0xc350
 80156f0:	429e      	cmp	r6, r3
 80156f2:	ec45 4b11 	vmov	d1, r4, r5
 80156f6:	dce1      	bgt.n	80156bc <scalbn+0x6c>
 80156f8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8015720 <scalbn+0xd0>
 80156fc:	f000 f9d2 	bl	8015aa4 <copysign>
 8015700:	a307      	add	r3, pc, #28	; (adr r3, 8015720 <scalbn+0xd0>)
 8015702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015706:	e7e0      	b.n	80156ca <scalbn+0x7a>
 8015708:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801570c:	3236      	adds	r2, #54	; 0x36
 801570e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015712:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015716:	4620      	mov	r0, r4
 8015718:	4629      	mov	r1, r5
 801571a:	2200      	movs	r2, #0
 801571c:	4b06      	ldr	r3, [pc, #24]	; (8015738 <scalbn+0xe8>)
 801571e:	e7b2      	b.n	8015686 <scalbn+0x36>
 8015720:	c2f8f359 	.word	0xc2f8f359
 8015724:	01a56e1f 	.word	0x01a56e1f
 8015728:	8800759c 	.word	0x8800759c
 801572c:	7e37e43c 	.word	0x7e37e43c
 8015730:	43500000 	.word	0x43500000
 8015734:	ffff3cb0 	.word	0xffff3cb0
 8015738:	3c900000 	.word	0x3c900000
 801573c:	00000000 	.word	0x00000000

08015740 <__ieee754_log>:
 8015740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015744:	ec51 0b10 	vmov	r0, r1, d0
 8015748:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 801574c:	b087      	sub	sp, #28
 801574e:	460d      	mov	r5, r1
 8015750:	da27      	bge.n	80157a2 <__ieee754_log+0x62>
 8015752:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015756:	4303      	orrs	r3, r0
 8015758:	ee10 2a10 	vmov	r2, s0
 801575c:	d10a      	bne.n	8015774 <__ieee754_log+0x34>
 801575e:	49cc      	ldr	r1, [pc, #816]	; (8015a90 <__ieee754_log+0x350>)
 8015760:	2200      	movs	r2, #0
 8015762:	2300      	movs	r3, #0
 8015764:	2000      	movs	r0, #0
 8015766:	f7eb f899 	bl	800089c <__aeabi_ddiv>
 801576a:	ec41 0b10 	vmov	d0, r0, r1
 801576e:	b007      	add	sp, #28
 8015770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015774:	2900      	cmp	r1, #0
 8015776:	da05      	bge.n	8015784 <__ieee754_log+0x44>
 8015778:	460b      	mov	r3, r1
 801577a:	f7ea fdad 	bl	80002d8 <__aeabi_dsub>
 801577e:	2200      	movs	r2, #0
 8015780:	2300      	movs	r3, #0
 8015782:	e7f0      	b.n	8015766 <__ieee754_log+0x26>
 8015784:	4bc3      	ldr	r3, [pc, #780]	; (8015a94 <__ieee754_log+0x354>)
 8015786:	2200      	movs	r2, #0
 8015788:	f7ea ff5e 	bl	8000648 <__aeabi_dmul>
 801578c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8015790:	460d      	mov	r5, r1
 8015792:	4ac1      	ldr	r2, [pc, #772]	; (8015a98 <__ieee754_log+0x358>)
 8015794:	4295      	cmp	r5, r2
 8015796:	dd06      	ble.n	80157a6 <__ieee754_log+0x66>
 8015798:	4602      	mov	r2, r0
 801579a:	460b      	mov	r3, r1
 801579c:	f7ea fd9e 	bl	80002dc <__adddf3>
 80157a0:	e7e3      	b.n	801576a <__ieee754_log+0x2a>
 80157a2:	2300      	movs	r3, #0
 80157a4:	e7f5      	b.n	8015792 <__ieee754_log+0x52>
 80157a6:	152c      	asrs	r4, r5, #20
 80157a8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80157ac:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80157b0:	441c      	add	r4, r3
 80157b2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80157b6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80157ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80157be:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80157c2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80157c6:	ea42 0105 	orr.w	r1, r2, r5
 80157ca:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80157ce:	2200      	movs	r2, #0
 80157d0:	4bb2      	ldr	r3, [pc, #712]	; (8015a9c <__ieee754_log+0x35c>)
 80157d2:	f7ea fd81 	bl	80002d8 <__aeabi_dsub>
 80157d6:	1cab      	adds	r3, r5, #2
 80157d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80157dc:	2b02      	cmp	r3, #2
 80157de:	4682      	mov	sl, r0
 80157e0:	468b      	mov	fp, r1
 80157e2:	f04f 0200 	mov.w	r2, #0
 80157e6:	dc53      	bgt.n	8015890 <__ieee754_log+0x150>
 80157e8:	2300      	movs	r3, #0
 80157ea:	f7eb f995 	bl	8000b18 <__aeabi_dcmpeq>
 80157ee:	b1d0      	cbz	r0, 8015826 <__ieee754_log+0xe6>
 80157f0:	2c00      	cmp	r4, #0
 80157f2:	f000 8120 	beq.w	8015a36 <__ieee754_log+0x2f6>
 80157f6:	4620      	mov	r0, r4
 80157f8:	f7ea febc 	bl	8000574 <__aeabi_i2d>
 80157fc:	a390      	add	r3, pc, #576	; (adr r3, 8015a40 <__ieee754_log+0x300>)
 80157fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015802:	4606      	mov	r6, r0
 8015804:	460f      	mov	r7, r1
 8015806:	f7ea ff1f 	bl	8000648 <__aeabi_dmul>
 801580a:	a38f      	add	r3, pc, #572	; (adr r3, 8015a48 <__ieee754_log+0x308>)
 801580c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015810:	4604      	mov	r4, r0
 8015812:	460d      	mov	r5, r1
 8015814:	4630      	mov	r0, r6
 8015816:	4639      	mov	r1, r7
 8015818:	f7ea ff16 	bl	8000648 <__aeabi_dmul>
 801581c:	4602      	mov	r2, r0
 801581e:	460b      	mov	r3, r1
 8015820:	4620      	mov	r0, r4
 8015822:	4629      	mov	r1, r5
 8015824:	e7ba      	b.n	801579c <__ieee754_log+0x5c>
 8015826:	a38a      	add	r3, pc, #552	; (adr r3, 8015a50 <__ieee754_log+0x310>)
 8015828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801582c:	4650      	mov	r0, sl
 801582e:	4659      	mov	r1, fp
 8015830:	f7ea ff0a 	bl	8000648 <__aeabi_dmul>
 8015834:	4602      	mov	r2, r0
 8015836:	460b      	mov	r3, r1
 8015838:	2000      	movs	r0, #0
 801583a:	4999      	ldr	r1, [pc, #612]	; (8015aa0 <__ieee754_log+0x360>)
 801583c:	f7ea fd4c 	bl	80002d8 <__aeabi_dsub>
 8015840:	4652      	mov	r2, sl
 8015842:	4606      	mov	r6, r0
 8015844:	460f      	mov	r7, r1
 8015846:	465b      	mov	r3, fp
 8015848:	4650      	mov	r0, sl
 801584a:	4659      	mov	r1, fp
 801584c:	f7ea fefc 	bl	8000648 <__aeabi_dmul>
 8015850:	4602      	mov	r2, r0
 8015852:	460b      	mov	r3, r1
 8015854:	4630      	mov	r0, r6
 8015856:	4639      	mov	r1, r7
 8015858:	f7ea fef6 	bl	8000648 <__aeabi_dmul>
 801585c:	4606      	mov	r6, r0
 801585e:	460f      	mov	r7, r1
 8015860:	b914      	cbnz	r4, 8015868 <__ieee754_log+0x128>
 8015862:	4632      	mov	r2, r6
 8015864:	463b      	mov	r3, r7
 8015866:	e0a0      	b.n	80159aa <__ieee754_log+0x26a>
 8015868:	4620      	mov	r0, r4
 801586a:	f7ea fe83 	bl	8000574 <__aeabi_i2d>
 801586e:	a374      	add	r3, pc, #464	; (adr r3, 8015a40 <__ieee754_log+0x300>)
 8015870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015874:	4680      	mov	r8, r0
 8015876:	4689      	mov	r9, r1
 8015878:	f7ea fee6 	bl	8000648 <__aeabi_dmul>
 801587c:	a372      	add	r3, pc, #456	; (adr r3, 8015a48 <__ieee754_log+0x308>)
 801587e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015882:	4604      	mov	r4, r0
 8015884:	460d      	mov	r5, r1
 8015886:	4640      	mov	r0, r8
 8015888:	4649      	mov	r1, r9
 801588a:	f7ea fedd 	bl	8000648 <__aeabi_dmul>
 801588e:	e0a5      	b.n	80159dc <__ieee754_log+0x29c>
 8015890:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015894:	f7ea fd22 	bl	80002dc <__adddf3>
 8015898:	4602      	mov	r2, r0
 801589a:	460b      	mov	r3, r1
 801589c:	4650      	mov	r0, sl
 801589e:	4659      	mov	r1, fp
 80158a0:	f7ea fffc 	bl	800089c <__aeabi_ddiv>
 80158a4:	e9cd 0100 	strd	r0, r1, [sp]
 80158a8:	4620      	mov	r0, r4
 80158aa:	f7ea fe63 	bl	8000574 <__aeabi_i2d>
 80158ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80158b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80158b6:	4610      	mov	r0, r2
 80158b8:	4619      	mov	r1, r3
 80158ba:	f7ea fec5 	bl	8000648 <__aeabi_dmul>
 80158be:	4602      	mov	r2, r0
 80158c0:	460b      	mov	r3, r1
 80158c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80158c6:	f7ea febf 	bl	8000648 <__aeabi_dmul>
 80158ca:	a363      	add	r3, pc, #396	; (adr r3, 8015a58 <__ieee754_log+0x318>)
 80158cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158d0:	4680      	mov	r8, r0
 80158d2:	4689      	mov	r9, r1
 80158d4:	f7ea feb8 	bl	8000648 <__aeabi_dmul>
 80158d8:	a361      	add	r3, pc, #388	; (adr r3, 8015a60 <__ieee754_log+0x320>)
 80158da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158de:	f7ea fcfd 	bl	80002dc <__adddf3>
 80158e2:	4642      	mov	r2, r8
 80158e4:	464b      	mov	r3, r9
 80158e6:	f7ea feaf 	bl	8000648 <__aeabi_dmul>
 80158ea:	a35f      	add	r3, pc, #380	; (adr r3, 8015a68 <__ieee754_log+0x328>)
 80158ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158f0:	f7ea fcf4 	bl	80002dc <__adddf3>
 80158f4:	4642      	mov	r2, r8
 80158f6:	464b      	mov	r3, r9
 80158f8:	f7ea fea6 	bl	8000648 <__aeabi_dmul>
 80158fc:	a35c      	add	r3, pc, #368	; (adr r3, 8015a70 <__ieee754_log+0x330>)
 80158fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015902:	f7ea fceb 	bl	80002dc <__adddf3>
 8015906:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801590a:	f7ea fe9d 	bl	8000648 <__aeabi_dmul>
 801590e:	a35a      	add	r3, pc, #360	; (adr r3, 8015a78 <__ieee754_log+0x338>)
 8015910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015914:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015918:	4640      	mov	r0, r8
 801591a:	4649      	mov	r1, r9
 801591c:	f7ea fe94 	bl	8000648 <__aeabi_dmul>
 8015920:	a357      	add	r3, pc, #348	; (adr r3, 8015a80 <__ieee754_log+0x340>)
 8015922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015926:	f7ea fcd9 	bl	80002dc <__adddf3>
 801592a:	4642      	mov	r2, r8
 801592c:	464b      	mov	r3, r9
 801592e:	f7ea fe8b 	bl	8000648 <__aeabi_dmul>
 8015932:	a355      	add	r3, pc, #340	; (adr r3, 8015a88 <__ieee754_log+0x348>)
 8015934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015938:	f7ea fcd0 	bl	80002dc <__adddf3>
 801593c:	4642      	mov	r2, r8
 801593e:	464b      	mov	r3, r9
 8015940:	f7ea fe82 	bl	8000648 <__aeabi_dmul>
 8015944:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8015948:	4602      	mov	r2, r0
 801594a:	460b      	mov	r3, r1
 801594c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8015950:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015954:	f7ea fcc2 	bl	80002dc <__adddf3>
 8015958:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 801595c:	3551      	adds	r5, #81	; 0x51
 801595e:	4335      	orrs	r5, r6
 8015960:	2d00      	cmp	r5, #0
 8015962:	4680      	mov	r8, r0
 8015964:	4689      	mov	r9, r1
 8015966:	dd48      	ble.n	80159fa <__ieee754_log+0x2ba>
 8015968:	2200      	movs	r2, #0
 801596a:	4b4d      	ldr	r3, [pc, #308]	; (8015aa0 <__ieee754_log+0x360>)
 801596c:	4650      	mov	r0, sl
 801596e:	4659      	mov	r1, fp
 8015970:	f7ea fe6a 	bl	8000648 <__aeabi_dmul>
 8015974:	4652      	mov	r2, sl
 8015976:	465b      	mov	r3, fp
 8015978:	f7ea fe66 	bl	8000648 <__aeabi_dmul>
 801597c:	4602      	mov	r2, r0
 801597e:	460b      	mov	r3, r1
 8015980:	4606      	mov	r6, r0
 8015982:	460f      	mov	r7, r1
 8015984:	4640      	mov	r0, r8
 8015986:	4649      	mov	r1, r9
 8015988:	f7ea fca8 	bl	80002dc <__adddf3>
 801598c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015990:	f7ea fe5a 	bl	8000648 <__aeabi_dmul>
 8015994:	4680      	mov	r8, r0
 8015996:	4689      	mov	r9, r1
 8015998:	b964      	cbnz	r4, 80159b4 <__ieee754_log+0x274>
 801599a:	4602      	mov	r2, r0
 801599c:	460b      	mov	r3, r1
 801599e:	4630      	mov	r0, r6
 80159a0:	4639      	mov	r1, r7
 80159a2:	f7ea fc99 	bl	80002d8 <__aeabi_dsub>
 80159a6:	4602      	mov	r2, r0
 80159a8:	460b      	mov	r3, r1
 80159aa:	4650      	mov	r0, sl
 80159ac:	4659      	mov	r1, fp
 80159ae:	f7ea fc93 	bl	80002d8 <__aeabi_dsub>
 80159b2:	e6da      	b.n	801576a <__ieee754_log+0x2a>
 80159b4:	a322      	add	r3, pc, #136	; (adr r3, 8015a40 <__ieee754_log+0x300>)
 80159b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80159be:	f7ea fe43 	bl	8000648 <__aeabi_dmul>
 80159c2:	a321      	add	r3, pc, #132	; (adr r3, 8015a48 <__ieee754_log+0x308>)
 80159c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159c8:	4604      	mov	r4, r0
 80159ca:	460d      	mov	r5, r1
 80159cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80159d0:	f7ea fe3a 	bl	8000648 <__aeabi_dmul>
 80159d4:	4642      	mov	r2, r8
 80159d6:	464b      	mov	r3, r9
 80159d8:	f7ea fc80 	bl	80002dc <__adddf3>
 80159dc:	4602      	mov	r2, r0
 80159de:	460b      	mov	r3, r1
 80159e0:	4630      	mov	r0, r6
 80159e2:	4639      	mov	r1, r7
 80159e4:	f7ea fc78 	bl	80002d8 <__aeabi_dsub>
 80159e8:	4652      	mov	r2, sl
 80159ea:	465b      	mov	r3, fp
 80159ec:	f7ea fc74 	bl	80002d8 <__aeabi_dsub>
 80159f0:	4602      	mov	r2, r0
 80159f2:	460b      	mov	r3, r1
 80159f4:	4620      	mov	r0, r4
 80159f6:	4629      	mov	r1, r5
 80159f8:	e7d9      	b.n	80159ae <__ieee754_log+0x26e>
 80159fa:	4602      	mov	r2, r0
 80159fc:	460b      	mov	r3, r1
 80159fe:	4650      	mov	r0, sl
 8015a00:	4659      	mov	r1, fp
 8015a02:	f7ea fc69 	bl	80002d8 <__aeabi_dsub>
 8015a06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015a0a:	f7ea fe1d 	bl	8000648 <__aeabi_dmul>
 8015a0e:	4606      	mov	r6, r0
 8015a10:	460f      	mov	r7, r1
 8015a12:	2c00      	cmp	r4, #0
 8015a14:	f43f af25 	beq.w	8015862 <__ieee754_log+0x122>
 8015a18:	a309      	add	r3, pc, #36	; (adr r3, 8015a40 <__ieee754_log+0x300>)
 8015a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015a22:	f7ea fe11 	bl	8000648 <__aeabi_dmul>
 8015a26:	a308      	add	r3, pc, #32	; (adr r3, 8015a48 <__ieee754_log+0x308>)
 8015a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a2c:	4604      	mov	r4, r0
 8015a2e:	460d      	mov	r5, r1
 8015a30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015a34:	e729      	b.n	801588a <__ieee754_log+0x14a>
 8015a36:	2000      	movs	r0, #0
 8015a38:	2100      	movs	r1, #0
 8015a3a:	e696      	b.n	801576a <__ieee754_log+0x2a>
 8015a3c:	f3af 8000 	nop.w
 8015a40:	fee00000 	.word	0xfee00000
 8015a44:	3fe62e42 	.word	0x3fe62e42
 8015a48:	35793c76 	.word	0x35793c76
 8015a4c:	3dea39ef 	.word	0x3dea39ef
 8015a50:	55555555 	.word	0x55555555
 8015a54:	3fd55555 	.word	0x3fd55555
 8015a58:	df3e5244 	.word	0xdf3e5244
 8015a5c:	3fc2f112 	.word	0x3fc2f112
 8015a60:	96cb03de 	.word	0x96cb03de
 8015a64:	3fc74664 	.word	0x3fc74664
 8015a68:	94229359 	.word	0x94229359
 8015a6c:	3fd24924 	.word	0x3fd24924
 8015a70:	55555593 	.word	0x55555593
 8015a74:	3fe55555 	.word	0x3fe55555
 8015a78:	d078c69f 	.word	0xd078c69f
 8015a7c:	3fc39a09 	.word	0x3fc39a09
 8015a80:	1d8e78af 	.word	0x1d8e78af
 8015a84:	3fcc71c5 	.word	0x3fcc71c5
 8015a88:	9997fa04 	.word	0x9997fa04
 8015a8c:	3fd99999 	.word	0x3fd99999
 8015a90:	c3500000 	.word	0xc3500000
 8015a94:	43500000 	.word	0x43500000
 8015a98:	7fefffff 	.word	0x7fefffff
 8015a9c:	3ff00000 	.word	0x3ff00000
 8015aa0:	3fe00000 	.word	0x3fe00000

08015aa4 <copysign>:
 8015aa4:	ec51 0b10 	vmov	r0, r1, d0
 8015aa8:	ee11 0a90 	vmov	r0, s3
 8015aac:	ee10 2a10 	vmov	r2, s0
 8015ab0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015ab4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8015ab8:	ea41 0300 	orr.w	r3, r1, r0
 8015abc:	ec43 2b10 	vmov	d0, r2, r3
 8015ac0:	4770      	bx	lr
	...

08015ac4 <_init>:
 8015ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ac6:	bf00      	nop
 8015ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015aca:	bc08      	pop	{r3}
 8015acc:	469e      	mov	lr, r3
 8015ace:	4770      	bx	lr

08015ad0 <_fini>:
 8015ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ad2:	bf00      	nop
 8015ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015ad6:	bc08      	pop	{r3}
 8015ad8:	469e      	mov	lr, r3
 8015ada:	4770      	bx	lr
