{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654515150822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654515150832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 04:32:30 2022 " "Processing started: Mon Jun 06 04:32:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654515150832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515150832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515150833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1654515151356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654515151356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk DE1_SoC.sv(22) " "Verilog HDL Declaration information at DE1_SoC.sv(22): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654515160606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_ff.sv(8) " "Verilog HDL information at d_ff.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654515160611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160612 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_testbench " "Found entity 2: d_ff_testbench" {  } { { "d_ff.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/d_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10_bit " "Found entity 1: LFSR_10_bit" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160613 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10_bit_testbench " "Found entity 2: LFSR_10_bit_testbench" {  } { { "LFSR_10_bit.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LFSR_10_bit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160616 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160616 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160617 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/LED_test.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kinematics.sv 2 2 " "Found 2 design units, including 2 entities, in source file kinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kinematics " "Found entity 1: kinematics" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160619 ""} { "Info" "ISGN_ENTITY_NAME" "2 kinematics_testbench " "Found entity 2: kinematics_testbench" {  } { { "kinematics.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/kinematics.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position.sv 2 2 " "Found 2 design units, including 2 entities, in source file position.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position " "Found entity 1: position" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160621 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_testbench " "Found entity 2: position_testbench" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160621 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipe_generator.sv(35) " "Verilog HDL information at pipe_generator.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654515160623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipe_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Found entity 1: pipe_generator" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160623 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_generator_testbench " "Found entity 2: pipe_generator_testbench" {  } { { "pipe_generator.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/pipe_generator.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160623 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(34) " "Verilog HDL information at board_state.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654515160624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "board_state.sv(58) " "Verilog HDL information at board_state.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654515160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_state.sv 2 2 " "Found 2 design units, including 2 entities, in source file board_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_state " "Found entity 1: board_state" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160625 ""} { "Info" "ISGN_ENTITY_NAME" "2 board_state_testbench " "Found entity 2: board_state_testbench" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_checker.sv 2 2 " "Found 2 design units, including 2 entities, in source file collision_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_checker " "Found entity 1: collision_checker" {  } { { "collision_checker.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160627 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_checker_testbench " "Found entity 2: collision_checker_testbench" {  } { { "collision_checker.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/collision_checker.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654515160627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_keeper.sv 0 0 " "Found 0 design units, including 0 entities, in source file score_keeper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654515160685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GrnPixelsAdjusted DE1_SoC.sv(49) " "Verilog HDL or VHDL warning at DE1_SoC.sv(49): object \"GrnPixelsAdjusted\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654515160686 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(4) " "Output port \"LEDR\" at DE1_SoC.sv(4) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1654515160692 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:divider\"" {  } { { "DE1_SoC.sv" "divider" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:Driver " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:Driver\"" {  } { { "DE1_SoC.sv" "Driver" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_10_bit LFSR_10_bit:random " "Elaborating entity \"LFSR_10_bit\" for hierarchy \"LFSR_10_bit:random\"" {  } { { "DE1_SoC.sv" "random" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_generator pipe_generator:pipe_pair " "Elaborating entity \"pipe_generator\" for hierarchy \"pipe_generator:pipe_pair\"" {  } { { "DE1_SoC.sv" "pipe_pair" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kinematics kinematics:motion " "Elaborating entity \"kinematics\" for hierarchy \"kinematics:motion\"" {  } { { "DE1_SoC.sv" "motion" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position position:p1 " "Elaborating entity \"position\" for hierarchy \"position:p1\"" {  } { { "DE1_SoC.sv" "p1" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 position.sv(32) " "Verilog HDL assignment warning at position.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "position.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/position.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654515160727 "|DE1_SoC|position:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_state board_state:board " "Elaborating entity \"board_state\" for hierarchy \"board_state:board\"" {  } { { "DE1_SoC.sv" "board" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654515160728 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[14\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[14\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[13\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[13\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[12\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[12\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[11\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[11\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[10\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[10\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[9\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[9\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[8\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[8\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[7\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[7\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[6\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[6\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[5\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[5\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[4\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[4\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[3\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[3\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160733 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[2\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[2\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160734 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[1\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[1\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160734 "|DE1_SoC|board_state:board"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nGPs\[0\]\[15\] board_state.sv(38) " "Inferred latch for \"nGPs\[0\]\[15\]\" at board_state.sv(38)" {  } { { "board_state.sv" "" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/board_state.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160734 "|DE1_SoC|board_state:board"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[31\] Mux0 " "Net \"clk\[31\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160850 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[31\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[31\]\"" {  } { { "clock_divider.sv" "divided_clocks\[31\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160850 ""}  } { { "DE1_SoC.sv" "clk\[31\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160850 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[30\] Mux0 " "Net \"clk\[30\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[30\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[30\]\"" {  } { { "clock_divider.sv" "divided_clocks\[30\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[30\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[29\] Mux0 " "Net \"clk\[29\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[29\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[29\]\"" {  } { { "clock_divider.sv" "divided_clocks\[29\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[29\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[28\] Mux0 " "Net \"clk\[28\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[28\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[28\]\"" {  } { { "clock_divider.sv" "divided_clocks\[28\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[28\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[27\] Mux0 " "Net \"clk\[27\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[27\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[27\]\"" {  } { { "clock_divider.sv" "divided_clocks\[27\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[27\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[26\] Mux0 " "Net \"clk\[26\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[26\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[26\]\"" {  } { { "clock_divider.sv" "divided_clocks\[26\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[26\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[25\] Mux0 " "Net \"clk\[25\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[25\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[25\]\"" {  } { { "clock_divider.sv" "divided_clocks\[25\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[25\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[24\] Mux0 " "Net \"clk\[24\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[24\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[24\]\"" {  } { { "clock_divider.sv" "divided_clocks\[24\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[24\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[23\] Mux0 " "Net \"clk\[23\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[23\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[23\]\"" {  } { { "clock_divider.sv" "divided_clocks\[23\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[23\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[22\] Mux0 " "Net \"clk\[22\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[22\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[22\]\"" {  } { { "clock_divider.sv" "divided_clocks\[22\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160851 ""}  } { { "DE1_SoC.sv" "clk\[22\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160851 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[21\] Mux0 " "Net \"clk\[21\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[21\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[21\]\"" {  } { { "clock_divider.sv" "divided_clocks\[21\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[21\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[20\] Mux0 " "Net \"clk\[20\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[20\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[20\]\"" {  } { { "clock_divider.sv" "divided_clocks\[20\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[20\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[19\] Mux0 " "Net \"clk\[19\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[19\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[19\]\"" {  } { { "clock_divider.sv" "divided_clocks\[19\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[19\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[18\] Mux0 " "Net \"clk\[18\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[18\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[18\]\"" {  } { { "clock_divider.sv" "divided_clocks\[18\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[18\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[17\] Mux0 " "Net \"clk\[17\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[17\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[17\]\"" {  } { { "clock_divider.sv" "divided_clocks\[17\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[17\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[16\] Mux0 " "Net \"clk\[16\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[16\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[16\]\"" {  } { { "clock_divider.sv" "divided_clocks\[16\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[16\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[15\] Mux0 " "Net \"clk\[15\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[15\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[15\]\"" {  } { { "clock_divider.sv" "divided_clocks\[15\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160852 ""}  } { { "DE1_SoC.sv" "clk\[15\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160852 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[14\] Mux0 " "Net \"clk\[14\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[14\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[14\]\"" {  } { { "clock_divider.sv" "divided_clocks\[14\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[14\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[13\] Mux0 " "Net \"clk\[13\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[13\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[13\]\"" {  } { { "clock_divider.sv" "divided_clocks\[13\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[13\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[12\] Mux0 " "Net \"clk\[12\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[12\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[12\]\"" {  } { { "clock_divider.sv" "divided_clocks\[12\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[12\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[11\] Mux0 " "Net \"clk\[11\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[11\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[11\]\"" {  } { { "clock_divider.sv" "divided_clocks\[11\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[11\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[10\] Mux0 " "Net \"clk\[10\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[10\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[10\]\"" {  } { { "clock_divider.sv" "divided_clocks\[10\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[10\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[9\] Mux0 " "Net \"clk\[9\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[9\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[9\]\"" {  } { { "clock_divider.sv" "divided_clocks\[9\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[9\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[8\] Mux0 " "Net \"clk\[8\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[8\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[8\]\"" {  } { { "clock_divider.sv" "divided_clocks\[8\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160853 ""}  } { { "DE1_SoC.sv" "clk\[8\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160853 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[7\] Mux0 " "Net \"clk\[7\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[7\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[7\]\"" {  } { { "clock_divider.sv" "divided_clocks\[7\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""}  } { { "DE1_SoC.sv" "clk\[7\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160854 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[6\] Mux0 " "Net \"clk\[6\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[6\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[6\]\"" {  } { { "clock_divider.sv" "divided_clocks\[6\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""}  } { { "DE1_SoC.sv" "clk\[6\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160854 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[5\] Mux0 " "Net \"clk\[5\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[5\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[5\]\"" {  } { { "clock_divider.sv" "divided_clocks\[5\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""}  } { { "DE1_SoC.sv" "clk\[5\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160854 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[4\] Mux0 " "Net \"clk\[4\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[4\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[4\]\"" {  } { { "clock_divider.sv" "divided_clocks\[4\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160854 ""}  } { { "DE1_SoC.sv" "clk\[4\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160854 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[3\] Mux0 " "Net \"clk\[3\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[3\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[3\]\"" {  } { { "clock_divider.sv" "divided_clocks\[3\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[8\] " "Net is fed by \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "SW\[8\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""}  } { { "DE1_SoC.sv" "clk\[3\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160855 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[2\] Mux0 " "Net \"clk\[2\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[2\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[2\]\"" {  } { { "clock_divider.sv" "divided_clocks\[2\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[7\] " "Net is fed by \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "SW\[7\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""}  } { { "DE1_SoC.sv" "clk\[2\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160855 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[1\] Mux0 " "Net \"clk\[1\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[1\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[1\]\"" {  } { { "clock_divider.sv" "divided_clocks\[1\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[6\] " "Net is fed by \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "SW\[6\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""}  } { { "DE1_SoC.sv" "clk\[1\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160855 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "clk\[0\] Mux0 " "Net \"clk\[0\]\", which fans out to \"Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clock_divider:divider\|divided_clocks\[0\] " "Net is fed by \"clock_divider:divider\|divided_clocks\[0\]\"" {  } { { "clock_divider.sv" "divided_clocks\[0\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/clock_divider.sv" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[5\] " "Net is fed by \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "SW\[5\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1654515160855 ""}  } { { "DE1_SoC.sv" "clk\[0\]" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 33 -1 0 } } { "DE1_SoC.sv" "Mux0" { Text "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/DE1_SoC.sv" 40 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1654515160855 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654515160857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab8/StarterFiles1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160887 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654515160956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 06 04:32:40 2022 " "Processing ended: Mon Jun 06 04:32:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654515160956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654515160956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654515160956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654515160956 ""}
