ven 02:49: PROGRESS: MaxCompiler version: 2013.1
ven 02:49: PROGRESS: Build "TwoDAverageDynamic" start time: Fri Jun 14 02:49:07 CEST 2013
ven 02:49: PROGRESS: Main build process running as user emanuele.delsozzo on host maxeler
ven 02:49: INFO    : Loading build properties from bundled MaxCompiler_build.conf...
ven 02:49: INFO    : Loading default build properties from /opt/maxeler/MaxCompiler_build.conf
ven 02:49: INFO    : User build properties not found in file: /home/emanuele.delsozzo/.MaxCompiler_build_user.conf
ven 02:49: INFO    : No user-specified external build property file has been specified.
ven 02:49: INFO    : (Set environment variable MAXCOMPILER_BUILD_CONF_FILE to assign one)
ven 02:49: PROGRESS: Build location: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE
ven 02:49: PROGRESS: Detailed build log available in "_build.log"
ven 02:49: INFO    : Created build manager TwoDAverageDynamic (TwoDAverageDynamic_VECTIS_DFE Fri Jun 14 02:49:07 CEST 2013). (02:49:07 14/06/13)
ven 02:49: INFO    : Working in dir: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE
ven 02:49: INFO    : Java class path (2 paths):
ven 02:49: INFO    : 	/home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/EngineCode/bin
ven 02:49: INFO    : 	/opt/maxeler/maxcompiler/lib/MaxCompiler.jar
ven 02:49: INFO    : Java process started by 'main' method in class 'twodaveragedynamic.TwoDAverageDynamicManager'.
ven 02:49: INFO    : build.arbitrated_core_cache parameter is blank, not using core-cache
ven 02:49: INFO    : Checking license files in directory: /opt/maxeler/maxcompiler/licenses
ven 02:49: INFO    : All license signatures valid.
ven 02:49: INFO    : Backing-up source-files (old source files in build directory will be removed first)...
ven 02:49: INFO    : Source directories: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/EngineCode/src:
ven 02:49: INFO    : Not deleting directory (does not exist): src
ven 02:49: INFO    : Running command:  par | head -n 5 > ise_version_test
ven 02:49: INFO    : Installed ISE version: 13.3
ven 02:49: INFO    : No hash stored for ISE version 13.3
ven 02:49: PROGRESS: Instantiating manager
ven 02:49: PROGRESS: Instantiating kernel "TwoDAverageDynamicKernel"
ven 02:49: PROGRESS: Compiling manager (CPU I/O Only)
ven 02:49: INFO    : Manager Configuration:
ven 02:49: INFO    : 	ManagerConfiguration.allowNonMultipleTransitions = false                                                         [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.board = MAX3424A                                                                            [Init: null, init: MAX3424A]
ven 02:49: INFO    : 	ManagerConfiguration.build.buildEffort = MEDIUM                                                                  [Init: MEDIUM]
ven 02:49: INFO    : 	ManagerConfiguration.build.enableChipScopeInserter = false                                                       [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.build.enableTimingAnalysis = true                                                           [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.build.level = FULL_BUILD                                                                    [Init: FULL_BUILD]
ven 02:49: INFO    : 	ManagerConfiguration.build.mpprContinueAfterMeetingTiming = false                                                [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.build.mpprCtMax = 1                                                                         [Init: 1]
ven 02:49: INFO    : 	ManagerConfiguration.build.mpprCtMin = 1                                                                         [Init: 1]
ven 02:49: INFO    : 	ManagerConfiguration.build.mpprParallelism = 1                                                                   [Init: 1]
ven 02:49: INFO    : 	ManagerConfiguration.build.mpprRetryMissesThrshld = 0                                                            [Init: 0]
ven 02:49: INFO    : 	ManagerConfiguration.build.optGoal = AREA                                                                        [Init: AREA]
ven 02:49: INFO    : 	ManagerConfiguration.build.physSynthAsyncPipelining = AUTO                                                       [Init: AUTO]
ven 02:49: INFO    : 	ManagerConfiguration.build.physSynthCombLogic = AUTO                                                             [Init: AUTO]
ven 02:49: INFO    : 	ManagerConfiguration.build.physSynthCombLogicForArea = AUTO                                                      [Init: AUTO]
ven 02:49: INFO    : 	ManagerConfiguration.build.physSynthEffort = AUTO                                                                [Init: AUTO]
ven 02:49: INFO    : 	ManagerConfiguration.build.physSynthRegDuplication = AUTO                                                        [Init: AUTO]
ven 02:49: INFO    : 	ManagerConfiguration.build.physSynthRetiming = AUTO                                                              [Init: AUTO]
ven 02:49: INFO    : 	ManagerConfiguration.build.physicalSynthesis = false                                                             [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.buildTarget = DFE                                                                           [Init: null, init: DFE]
ven 02:49: INFO    : 	ManagerConfiguration.debug.chipscopeCaptureDepth = 4096                                                          [Init: 4096]
ven 02:49: INFO    : 	ManagerConfiguration.debug.fifoUnderOverFlowRegs = false                                                         [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.debug.memCtlDebugRegs = true                                                                [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.debug.memCtlExtraDebugRegs = false                                                          [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.debug.memMarginingSupport = false                                                           [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.debug.memPhyDebugRegister = NONE                                                            [Init: NONE]
ven 02:49: INFO    : 	ManagerConfiguration.debug.memPllLockDebugRegs = true                                                            [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.debug.streamStatus = false                                                                  [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.debug.streamStatusChecksums = false                                                         [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.addressGeneratorsInSlowClock = false                                                   [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.arbitrationMode = ROUND_ROBIN                                                          [Init: ROUND_ROBIN]
ven 02:49: INFO    : 	ManagerConfiguration.dram.burstSize = 8                                                                          [Init: 8]
ven 02:49: INFO    : 	ManagerConfiguration.dram.cmdFifoInReg = false                                                                   [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.cmdFifoLutRam = false                                                                  [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.cmdFifoRegInRam = true                                                                 [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.dram.cmdFifoSize = 31                                                                       [Init: 31]
ven 02:49: INFO    : 	ManagerConfiguration.dram.dataFifoDepth = 512                                                                    [Init: 512]
ven 02:49: INFO    : 	ManagerConfiguration.dram.dataFifoLutRam = false                                                                 [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.dataFifoWidth = 792                                                                    [Init: 792]
ven 02:49: INFO    : 	ManagerConfiguration.dram.eccMode = false                                                                        [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.fabricDataFifoReg = true                                                               [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.dram.fabricRdDataFifoReg = false                                                            [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.flagSupport = false                                                                    [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.highPrioStream = false                                                                 [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.max2CompatMode = false                                                                 [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.max4m_MAIA_MCP_UseRefClk = false                                                       [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.max4qrateMode = false                                                                  [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.memCmdIncSize = 8                                                                      [Init: 8]
ven 02:49: INFO    : 	ManagerConfiguration.dram.memCmdStartAddrSize = 32                                                               [Init: 32]
ven 02:49: INFO    : 	ManagerConfiguration.dram.onCardMemFreq = 303.0                                                                  [Init: 0.0, change: 303.0]
ven 02:49: INFO    : 	ManagerConfiguration.dram.parEccDebugStream = false                                                              [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.parityEccWidth = 0                                                                     [Init: 0]
ven 02:49: INFO    : 	ManagerConfiguration.dram.parityMode = false                                                                     [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.perdqsPhaseDetect = false                                                              [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.dram.performanceMode = true                                                                 [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.enableMPCX = false                                                                          [Init: false, init: false]
ven 02:49: INFO    : 	ManagerConfiguration.maxring.maxringConnections = []                                                             [Init: []]
ven 02:49: INFO    : 	ManagerConfiguration.maxring.maxringNumLanes = {MAXRING_A=2, MAXRING_LITE_B=1, MAXRING_B=2, MAXRING_LITE_A=1}    [Init: {}]
ven 02:49: INFO    : 	ManagerConfiguration.multiCycleMappedMemoryBus = false                                                           [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.pcie.numPCIeLanes = 0                                                                       [Init: 0]
ven 02:49: INFO    : 	ManagerConfiguration.pcie.pcieFastClock = false                                                                  [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.pcie.streamFromHostMaxNum = 8                                                               [Init: 0, change: 8]
ven 02:49: INFO    : 	ManagerConfiguration.pcie.streamToHostMaxNum = 8                                                                 [Init: 0, change: 8]
ven 02:49: INFO    : 	ManagerConfiguration.persona.boardModel = MAX3424A                                                               [Init: null, change: MAX3424A]
ven 02:49: INFO    : 	ManagerConfiguration.persona.ddr3Frq = 303.0                                                                     [Init: 400.0, change: 303.0]
ven 02:49: INFO    : 	ManagerConfiguration.persona.ddr3Qmode = false                                                                   [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.disableMultiplePersona = false                                                      [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.dynamic_scaling = false                                                             [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.fastBuild = true                                                                    [Init: false, change: true]
ven 02:49: INFO    : 	ManagerConfiguration.persona.maxRingLocal = false                                                                [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.maxRingOptical = false                                                              [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.mode = Off                                                                          [Init: Off]
ven 02:49: INFO    : 	ManagerConfiguration.persona.panMaxRingA = false                                                                 [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.panMaxRingB = false                                                                 [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.persona.personaInterfaceVersion = 1                                                         [Init: 1]
ven 02:49: INFO    : 	ManagerConfiguration.persona.streamClks = 1                                                                      [Init: 1]
ven 02:49: INFO    : 	ManagerConfiguration.persona.streamFrq = [100.0]                                                                 [Init: [150.0], change: [100.0]]
ven 02:49: INFO    : 	ManagerConfiguration.persona.streamPs = [0]                                                                      [Init: [0]]
ven 02:49: INFO    : 	ManagerConfiguration.persona.usePCIeGen1 = true                                                                  [Init: true]
ven 02:49: INFO    : 	ManagerConfiguration.simulation.nativeFloatingPoint = false                                                      [Init: false]
ven 02:49: INFO    : 	ManagerConfiguration.streamClockFrq = 100                                                                        [Init: 100]
ven 02:49: INFO    : 
ven 02:49: INFO    :  -- 
ven 02:49: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
ven 02:49: INFO    : Running manager compiler graph-pass: CalculateBandwidthForward
ven 02:49: INFO    : Running manager compiler graph-pass: CalculateBandwidthBackward
ven 02:49: INFO    : Running manager compiler graph-pass: ScheduleStallLatency
ven 02:49: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
ven 02:49: INFO    : Running manager compiler graph-pass: InsertDualAspectLogic
ven 02:49: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
ven 02:49: INFO    : Running manager compiler graph-pass: InsertPullPushAdapter
ven 02:49: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
ven 02:49: INFO    : Running manager compiler graph-pass: InsertStreamFifos
ven 02:49: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
ven 02:49: INFO    : Running manager compiler graph-pass: InsertStreamStatus
ven 02:49: INFO    : Running manager compiler graph-pass: InsertChipscope
ven 02:49: INFO    : Inserted 0 chipscope manager nodes.
ven 02:49: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
ven 02:49: PROGRESS: 
ven 02:49: PROGRESS: Compiling kernel "TwoDAverageDynamicKernel"
ven 02:49: INFO    : Configuration:
ven 02:49: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
ven 02:49: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
ven 02:49: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
ven 02:49: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
ven 02:49: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
ven 02:49: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
ven 02:49: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
ven 02:49: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
ven 02:49: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
ven 02:49: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
ven 02:49: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
ven 02:49: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
ven 02:49: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
ven 02:49: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
ven 02:49: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
ven 02:49: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
ven 02:49: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
ven 02:49: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
ven 02:49: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
ven 02:49: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
ven 02:49: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
ven 02:49: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
ven 02:49: INFO    : 
ven 02:49: INFO    :  -- 
ven 02:49: INFO    : Writing current graph to: TwoDAverageDynamicKernel_original.pxg
ven 02:49: INFO    : Running kernel graph-pass 'GeneratePXG'.
ven 02:49: INFO    : Graph-pass 'GeneratePXG' took 149.347 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MarkConstantPass'.
ven 02:49: INFO    : Graph-pass 'MarkConstantPass' took 1.33500 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ReachabilityPass'.
ven 02:49: INFO    : Graph-pass 'ReachabilityPass' took 3.26600 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
ven 02:49: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 77.0000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
ven 02:49: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 241.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
ven 02:49: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 621.000 µs (1 iterations)
ven 02:49: INFO    : Not deleting directory (does not exist): neighbours
ven 02:49: INFO    : Running Photon pre-schedule graph optimisations
ven 02:49: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
ven 02:49: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 126.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
ven 02:49: INFO    : Graph-pass 'FoldConstantsPass' took 18.0750 ms (2 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
ven 02:49: INFO    : Graph-pass 'OptimiseNodesPass' took 16.0170 ms (2 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
ven 02:49: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
ven 02:49: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 11.5760 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
ven 02:49: INFO    : Graph-pass 'PO2FPMultOptimiser' took 415.000 µs (1 iterations)
ven 02:49: INFO    : Logging Photon stats to: TwoDAverageDynamicKernel_photon_stats.csv
ven 02:49: INFO    : Running kernel graph-pass 'StatsPass'.
ven 02:49: INFO    : Graph-pass 'StatsPass' took 1.19700 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
ven 02:49: INFO    : Graph-pass 'CollectNumericExceptions' took 103.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
ven 02:49: INFO    : Graph-pass 'StreamOffsetDivExpand' took 100.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
ven 02:49: INFO    : Graph-pass 'FindIllegalLoops' took 634.000 µs (1 iterations)
ven 02:49: INFO    : Scheduling Photon graph (pass 1)
ven 02:49: INFO    : Running kernel graph-pass 'MarkConstantPass'.
ven 02:49: INFO    : Graph-pass 'MarkConstantPass' took 234.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MIPScheduler'.
ven 02:49: INFO    : Running command: "/opt/maxeler/maxcompiler/bin/glpsol" --intopt  --model "scheduler.mod" --data "TwoDAverageDynamicKernel_scheduler_1_C.dat" --display "TwoDAverageDynamicKernel_scheduler_1_C.out" --log "TwoDAverageDynamicKernel_scheduler_1_C.log"
ven 02:49: INFO    : Reading model section from scheduler.mod...
ven 02:49: INFO    : 90 lines were read
ven 02:49: INFO    : Reading data section from TwoDAverageDynamicKernel_scheduler_1_C.dat...
ven 02:49: INFO    : 214 lines were read
ven 02:49: INFO    : Generating schedulingEquation...
ven 02:49: INFO    : Generating bufferingEquation...
ven 02:49: INFO    : Generating afterFlushNode...
ven 02:49: INFO    : Generating forcePairConstraints...
ven 02:49: INFO    : Generating autoVarLatencyUserMin...
ven 02:49: INFO    : Generating autoVarLatencyUserMax...
ven 02:49: INFO    : Generating fifos...
ven 02:49: INFO    : Model has been successfully generated
ven 02:49: INFO    : ipp_basic_tech:  1 row(s) and 2 column(s) removed
ven 02:49: INFO    : ipp_reduce_bnds: 1 pass(es) made, 0 bound(s) reduced
ven 02:49: INFO    : ipp_basic_tech:  0 row(s) and 0 column(s) removed
ven 02:49: INFO    : ipp_reduce_coef: 1 pass(es) made, 0 coefficient(s) reduced
ven 02:49: INFO    : lpx_intopt: presolved MIP has 72 rows, 54 columns, 178 non-zeros
ven 02:49: INFO    : lpx_intopt: 54 integer columns, none of which are binary
ven 02:49: INFO    : lpx_adv_basis: size of triangular part = 72
ven 02:49: INFO    : Solving LP relaxation...
ven 02:49: INFO    :       0:   objval =  -3.979850000e+05   infeas =   1.000000000e+00 (0)
ven 02:49: INFO    :      58:   objval =   3.351520000e+05   infeas =   0.000000000e+00 (0)
ven 02:49: INFO    : *    58:   objval =   3.351520000e+05   infeas =   0.000000000e+00 (0)
ven 02:49: INFO    : *    66:   objval =   1.331200000e+05   infeas =   0.000000000e+00 (0)
ven 02:49: INFO    : OPTIMAL SOLUTION FOUND
ven 02:49: INFO    : Integer optimization begins...
ven 02:49: INFO    : +    66: mip =     not found yet >=              -inf        (1; 0)
ven 02:49: INFO    : +    66: >>>>>   1.331200000e+05 >=   1.331200000e+05   0.0% (1; 0)
ven 02:49: INFO    : +    66: mip =   1.331200000e+05 >=     tree is empty   0.0% (0; 1)
ven 02:49: INFO    : INTEGER OPTIMAL SOLUTION FOUND
ven 02:49: INFO    : Time used:   0.0 secs
ven 02:49: INFO    : Memory used: 0.4 Mb (382839 bytes)
ven 02:49: INFO    : Model has been successfully processed
ven 02:49: INFO    : Graph-pass 'MIPScheduler' took 21.3550 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
ven 02:49: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 149.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ScheduleApplier'.
ven 02:49: INFO    : Graph-pass 'ScheduleApplier' took 1.57000 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'StatsPass'.
ven 02:49: INFO    : Graph-pass 'StatsPass' took 931.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ReachabilityPass'.
ven 02:49: INFO    : Graph-pass 'ReachabilityPass' took 2.36300 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
ven 02:49: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 175.000 µs (1 iterations)
ven 02:49: INFO    : Running Photon post-schedule graph optimisations (pass 1)
ven 02:49: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
ven 02:49: INFO    : Graph-pass 'TapFIFOsPass' took 780.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
ven 02:49: INFO    : Graph-pass 'FoldFIFOsPass' took 328.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
ven 02:49: INFO    : Graph-pass 'ValidateFIFOs' took 99.0000 µs (1 iterations)
ven 02:49: INFO    : Scheduling Photon graph (pass 2)
ven 02:49: INFO    : Running kernel graph-pass 'MarkConstantPass'.
ven 02:49: INFO    : Graph-pass 'MarkConstantPass' took 228.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MIPScheduler'.
ven 02:49: INFO    : Running command: "/opt/maxeler/maxcompiler/bin/glpsol" --intopt  --model "scheduler.mod" --data "TwoDAverageDynamicKernel_scheduler_2_C.dat" --display "TwoDAverageDynamicKernel_scheduler_2_C.out" --log "TwoDAverageDynamicKernel_scheduler_2_C.log"
ven 02:49: INFO    : Reading model section from scheduler.mod...
ven 02:49: INFO    : 90 lines were read
ven 02:49: INFO    : Reading data section from TwoDAverageDynamicKernel_scheduler_2_C.dat...
ven 02:49: INFO    : 214 lines were read
ven 02:49: INFO    : Generating schedulingEquation...
ven 02:49: INFO    : Generating bufferingEquation...
ven 02:49: INFO    : Generating afterFlushNode...
ven 02:49: INFO    : Generating forcePairConstraints...
ven 02:49: INFO    : Generating autoVarLatencyUserMin...
ven 02:49: INFO    : Generating autoVarLatencyUserMax...
ven 02:49: INFO    : Generating fifos...
ven 02:49: INFO    : Model has been successfully generated
ven 02:49: INFO    : ipp_basic_tech:  1 row(s) and 2 column(s) removed
ven 02:49: INFO    : ipp_reduce_bnds: 1 pass(es) made, 0 bound(s) reduced
ven 02:49: INFO    : ipp_basic_tech:  0 row(s) and 0 column(s) removed
ven 02:49: INFO    : ipp_reduce_coef: 1 pass(es) made, 0 coefficient(s) reduced
ven 02:49: INFO    : lpx_intopt: presolved MIP has 72 rows, 54 columns, 178 non-zeros
ven 02:49: INFO    : lpx_intopt: 54 integer columns, none of which are binary
ven 02:49: INFO    : lpx_adv_basis: size of triangular part = 72
ven 02:49: INFO    : Solving LP relaxation...
ven 02:49: INFO    :       0:   objval =  -3.979850000e+05   infeas =   1.000000000e+00 (0)
ven 02:49: INFO    :      58:   objval =   3.351520000e+05   infeas =   0.000000000e+00 (0)
ven 02:49: INFO    : *    58:   objval =   3.351520000e+05   infeas =   0.000000000e+00 (0)
ven 02:49: INFO    : *    66:   objval =   1.331200000e+05   infeas =   0.000000000e+00 (0)
ven 02:49: INFO    : OPTIMAL SOLUTION FOUND
ven 02:49: INFO    : Integer optimization begins...
ven 02:49: INFO    : +    66: mip =     not found yet >=              -inf        (1; 0)
ven 02:49: INFO    : +    66: >>>>>   1.331200000e+05 >=   1.331200000e+05   0.0% (1; 0)
ven 02:49: INFO    : +    66: mip =   1.331200000e+05 >=     tree is empty   0.0% (0; 1)
ven 02:49: INFO    : INTEGER OPTIMAL SOLUTION FOUND
ven 02:49: INFO    : Time used:   0.0 secs
ven 02:49: INFO    : Memory used: 0.4 Mb (382839 bytes)
ven 02:49: INFO    : Model has been successfully processed
ven 02:49: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/TwoDAverageDynamicKernel_schedule_report.csv
ven 02:49: INFO    : Graph-pass 'MIPScheduler' took 23.2390 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
ven 02:49: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 20.0000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
ven 02:49: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 86.0000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ScheduleApplier'.
ven 02:49: INFO    : Graph-pass 'ScheduleApplier' took 15.3510 ms (1 iterations)
ven 02:49: INFO    : Maximum stream latency for kernel 'TwoDAverageDynamicKernel': 4224
ven 02:49: INFO    : Using user logic for flush.
ven 02:49: INFO    : Running kernel graph-pass 'StatsPass'.
ven 02:49: INFO    : Graph-pass 'StatsPass' took 995.000 µs (1 iterations)
ven 02:49: INFO    : Running Photon post-schedule graph optimisations (pass 2)
ven 02:49: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
ven 02:49: INFO    : Graph-pass 'TapFIFOsPass' took 11.2980 ms (2 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
ven 02:49: INFO    : Graph-pass 'FoldFIFOsPass' took 475.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MarkConstantPass'.
ven 02:49: INFO    : Graph-pass 'MarkConstantPass' took 186.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
ven 02:49: INFO    : Graph-pass 'ScheduleAsserter' took 468.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
ven 02:49: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 89.0000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
ven 02:49: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '35'.
ven 02:49: INFO    : Made coalesced FIFO (id=128) of width 64 and depth '35' from the following FIFOs:
ven 02:49: INFO    :     id=116 width=32
ven 02:49: INFO    :     id=122 width=32
ven 02:49: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 17.0440 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'FIFOReport'.
ven 02:49: INFO    : Graph-pass 'FIFOReport' took 1.34500 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'StatsPass'.
ven 02:49: INFO    : Graph-pass 'StatsPass' took 948.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
ven 02:49: INFO    : Graph-pass 'RemoveUntypedConstants' took 11.3900 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
ven 02:49: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 102.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MarkConstantPass'.
ven 02:49: INFO    : Graph-pass 'MarkConstantPass' took 204.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
ven 02:49: INFO    : Graph-pass 'MakeMaxFileNodeData' took 3.55500 ms (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
ven 02:49: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 100.000 µs (1 iterations)
ven 02:49: INFO    : Optimization report for Kernel 'TwoDAverageDynamicKernel'.
ven 02:49: INFO    : Enabled optimizations:
ven 02:49: INFO    : 	DSP-Multiplication
ven 02:49: INFO    : 	Power-of-2 Floating Point
ven 02:49: INFO    : 	Fifo Coalescing
ven 02:49: INFO    : Creating a preliminary MaxCompilerDesignData.dat. (@ CoreCompile TwoDAverageDynamicKernel)
ven 02:49: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
ven 02:49: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
ven 02:49: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 96.0000 µs (1 iterations)
ven 02:49: INFO    : Using maximum counter CE delay chain length 13
ven 02:49: INFO    : CE Partition 0 Clock Phase 0 : Nodes=81 (use fill=7, use flush=4) Fill counters=3 (+4 delay regs) Flush counters=2 (+0 delay regs)
ven 02:49: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
ven 02:49: INFO    : Graph-pass 'FindWriteableMappedMemories' took 29.0000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MarkConstantPass'.
ven 02:49: INFO    : Graph-pass 'MarkConstantPass' took 189.000 µs (1 iterations)
ven 02:49: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
ven 02:49: INFO    : Graph-pass 'MaxConstantLatency' took 752.000 µs (1 iterations)
ven 02:49: INFO    : Maximum constant latency: 2
ven 02:49: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
ven 02:49: INFO    : Implementing static multi-stage delay of 35 (64 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 33, SRL of length 0
ven 02:49: INFO    : Running ' lmutil lmdiag -n ISE'
ven 02:49: INFO    : Successfully checked out license for ISE
ven 02:49: INFO    : Implementing static multi-stage delay of 4013 (32 bits wide), cost 8 RAMB18-equivalents, and 0 SRL32s. Made from: 7 x 512 BRAMs, Straggler BRAM 413, SRL of length 0
ven 02:49: INFO    : Implementing static multi-stage delay of 24 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 24
ven 02:49: INFO    : Implementing static multi-stage delay of 15 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 15
ven 02:49: INFO    : Implementing static multi-stage delay of 21 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 21
ven 02:49: INFO    : Implementing static multi-stage delay of 11 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
ven 02:49: INFO    : Implementing static multi-stage delay of 4 (48 bits wide), cost 0 RAMB18-equivalents, and 48 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
ven 02:49: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 947.995 ms (1 iterations)
ven 02:49: INFO    : Writing current graph to: TwoDAverageDynamicKernel_final-hardware.pxg
ven 02:49: INFO    : Running kernel graph-pass 'GeneratePXG'.
ven 02:49: INFO    : Graph-pass 'GeneratePXG' took 49.8670 ms (1 iterations)
ven 02:49: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
ven 02:49: INFO    : Running manager compiler graph-pass: GenerateSlicHostCode
ven 02:49: INFO    : Generating SLIC interface information
ven 02:49: INFO    : Generating SLIC code for interface 'default'
ven 02:49: INFO    : Skipping blacklisted scalar parameter 'TwoDAverageDynamicKernel.current_run_cycle_count'
ven 02:49: INFO    : Interface 'default' depends on parameter 'N'
ven 02:49: INFO    : Generating XML description for Maxfile
ven 02:49: INFO    : Generating XML description for mode 'default'
ven 02:49: INFO    : Skipping blacklisted scalar parameter 'TwoDAverageDynamicKernel.current_run_cycle_count'
ven 02:49: INFO    : Interface 'default' depends on parameter 'N'
ven 02:49: INFO    : Adding SLIC sections to the maxfile
ven 02:49: INFO    : Generating SLIC include file
ven 02:49: INFO    : Done generating SLIC interface information
ven 02:49: INFO    : Adding frequency: 100,00, phase: 0,00, dc: 0,50
ven 02:49: INFO    : Reporting Actual PLL Output Frequencies for Input Clock STREAM:
ven 02:49: INFO    : 	PLL Output Clock 0: Actual frequency is: 100,000000, Requested frequency was: 100,000000
ven 02:49: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
ven 02:49: INFO    : All asynchronous jobs are now completed.
ven 02:49: INFO    : Not deleting directory (does not exist): tmp
ven 02:49: INFO    : Running command:  coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.cgp
ven 02:49: INFO    : Release 13.3 - Xilinx CORE Generator O.76xd (lin64)
ven 02:49: INFO    : Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
ven 02:49: INFO    : All runtime messages will be recorded in
ven 02:49: INFO    : /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedyna
ven 02:49: INFO    : mic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGFifo_81_ise13_
ven 02:49: INFO    : 3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/coregen.log
ven 02:49: INFO    : CoreGen has not been configured with any user repositories.
ven 02:49: INFO    : CoreGen has been configured with the following Xilinx repositories:
ven 02:49: INFO    :  - '/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
ven 02:49: INFO    : INFO:encore:314 - Created non-GUI application for batch mode execution.
ven 02:49: INFO    : INFO:sim - Generating component instance
ven 02:49: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft' of
ven 02:49: INFO    :    'xilinx.com:ip:fifo_generator:8.1' from
ven 02:49: INFO    :    '/opt/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/fifo_g
ven 02:49: INFO    :    enerator_v8_1/component.xml'.
ven 02:49: INFO    : Resolving generics for
ven 02:49: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:49: INFO    : WARNING:sim - A core named
ven 02:49: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft' already exists in
ven 02:49: INFO    :    the project. Output products for this core may be overwritten.
ven 02:49: INFO    : Applying external generics to
ven 02:49: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:49: INFO    : Delivering associated files for
ven 02:49: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:49: INFO    : Delivering EJava files for
ven 02:49: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:49: INFO    : Generating implementation netlist for
ven 02:49: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:49: INFO    : INFO:sim - Pre-processing HDL files for
ven 02:49: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:49: INFO    : Running synthesis for 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'
ven 02:50: INFO    : Running ngcbuild...
ven 02:50: INFO    : Writing VHO instantiation template for
ven 02:50: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:50: INFO    : Writing VHDL structural simulation model for
ven 02:50: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:50: INFO    : Writing VHDL structural simulation model for
ven 02:50: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
ven 02:50: INFO    : Delivered 4 files into directory
ven 02:50: INFO    : /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedyna
ven 02:50: INFO    : mic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGFifo_81_ise13_
ven 02:50: INFO    : 3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/tmp/_cg/CGFifo_81_ise13_3_xc6vsx475t_2_
ven 02:50: INFO    : FF1759_ES_34_512_rst_fwft
ven 02:50: INFO    : INFO:sim - Finished generation of ASY schematic symbol.
ven 02:50: INFO    : Generating metadata file...
ven 02:50: INFO    : Generating ISE project...
ven 02:50: INFO    : Generating README file...
ven 02:50: INFO    : Generating FLIST file...
ven 02:50: INFO    : INFO:sim - Finished FLIST file generation.
ven 02:50: INFO    : Moving files to output directory...
ven 02:50: INFO    : Finished moving files to output directory
ven 02:50: INFO    : Saved CGP file for project
ven 02:50: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'.
ven 02:50: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
ven 02:50: INFO    : All asynchronous jobs are now completed.
ven 02:50: INFO    : SystemMonitor: Calculated clock divider as 13 --> 0x0d00
ven 02:50: INFO    : Reporting Actual PLL Output Frequencies for Input Clock clk_ref:
ven 02:50: INFO    : 	PLL Output Clock cclk: Actual frequency is: 50,000000, Requested frequency was: 50,000000
ven 02:50: INFO    : Running ' lmutil lmdiag -n aurora_8b10b'
ven 02:50: INFO    : Successfully checked out license for aurora_8b10b
ven 02:50: INFO    : Reporting Actual PLL Output Frequencies for Input Clock GT CLK:
ven 02:50: INFO    : 	PLL Output Clock SYNC CLK: Actual frequency is: 312,500000, Requested frequency was: 312,500000
ven 02:50: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ Main build)
ven 02:50: INFO    : Deleting /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/MaxCompilerDesignData.dat
ven 02:50: PROGRESS: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
ven 02:50: INFO    : Not deleting directory (does not exist): tmp
ven 02:50: INFO    : Running command:  coregen -b CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.xco -p CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.cgp
ven 02:50: INFO    : Release 13.3 - Xilinx CORE Generator O.76xd (lin64)
ven 02:50: INFO    : Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
ven 02:50: INFO    : All runtime messages will be recorded in
ven 02:50: INFO    : /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedyna
ven 02:50: INFO    : mic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52
ven 02:50: INFO    : _ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log
ven 02:50: INFO    : CoreGen has not been configured with any user repositories.
ven 02:50: INFO    : CoreGen has been configured with the following Xilinx repositories:
ven 02:50: INFO    :  - '/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
ven 02:50: INFO    : INFO:encore:314 - Created non-GUI application for batch mode execution.
ven 02:50: INFO    : INFO:sim - Generating component instance
ven 02:50: INFO    :    'CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f
ven 02:50: INFO    :    r' of 'xilinx.com:ip:aurora_8b10b:5.2' from
ven 02:50: INFO    :    '/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8
ven 02:50: INFO    :    b10b_v5_2/aurora_8b10b_v5_2.xcd'.
ven 02:50: INFO    : Resolving generic values...
ven 02:50: INFO    : ERROR:sim - C_REFCLK_FREQUENCY: Invalid value '250,000'.
ven 02:50: INFO    : ERROR:sim - Failed to resolve generic values.
ven 02:50: INFO    : ERROR:sim - Failed to generate
ven 02:50: INFO    :    'CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f
ven 02:50: INFO    :    r'.  Failed to resolve generic values.
ven 02:50: INFO    : 
ven 02:50: INFO    : ERROR:sim:877 - Error found during execution of IP 'Aurora 8B10B v5.2'
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/example_design/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/example_design/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_aurora_pkg.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_aurora_pkg.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_channel_init_sm.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_channel_init_sm.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_global_logic.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_global_logic.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/example_design/gt/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_transceiver_wrapper.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/example_design/gt/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_transceiver_wrapper.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_idle_and_ver_gen.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_idle_and_ver_gen.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_left_align_control.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_left_align_control.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_left_align_mux.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_left_align_mux.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_output_mux.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_output_mux.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_output_switch_control.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_output_switch_control.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll_deframer.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll_deframer.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll_pdu_datapath.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll_pdu_datapath.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sideband_output.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sideband_output.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_ce_control.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_ce_control.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_count_control.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_count_control.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_mux.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_mux.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_switch_control.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_switch_control.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll_control.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll_control.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll_datapath.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll_datapath.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_valid_data_counter.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_valid_data_counter.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_aurora_lane_4byte.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_aurora_lane_4byte.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_chbond_count_dec_4byte.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_chbond_count_dec_4byte.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_lane_init_sm_4byte.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_lane_init_sm_4byte.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sym_dec_4byte.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sym_dec_4byte.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sym_gen_4byte.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sym_gen_4byte.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_channel_err_detect.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_channel_err_detect.vhd
ven 02:50: INFO    : Couldn't find file /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_err_detect_4byte.vhd, giving it a second chance.
ven 02:50: INFO    : Output file does not exist: /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_err_detect_4byte.vhd
ven 02:50: INFO    : Error building core-gen core created at:com.maxeler.maxcompiler.v2.managers.DFEManager.build(DFEManager.java:314)
ven 02:50: INFO    : twodaveragedynamic.TwoDAverageDynamicManager.main(TwoDAverageDynamicManager.maxj:26)
ven 02:50: ERROR   : Error running external tool :-
ven 02:50: ERROR   : Problem            : Error running Xilinx Core Generator: Errors reported in coregen.log. The first error is: 
ven 02:50: ERROR   : sim - C_REFCLK_FREQUENCY: Invalid value '250,000'.
ven 02:50: ERROR   : Program log        : /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log
ven 02:50: ERROR   : Command run        :  coregen -b CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.xco -p CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.cgp
ven 02:50: ERROR   : Directory run in   : /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
ven 02:50: ERROR   : Exit code          : 1
ven 02:50: ERROR   : Detailed build log : /home/emanuele.delsozzo/repo/MaxelerRTM/tutorial-chap08-example5-twodaveragedynamic/RunRules/DFE/maxfiles/TwoDAverageDynamic_VECTIS_DFE/_build.log
