# CPU_pipeline
My MIPS pipeline 32-bit CPU in Verilog
This is P6 work in BUAA CC course 2018.
The document (in Chinese) contains more information.
