
---------- Begin Simulation Statistics ----------
final_tick                                   27829998                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 404725                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665624                       # Number of bytes of host memory used
host_op_rate                                   458188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                              860627584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13030                       # Number of instructions simulated
sim_ops                                         14796                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27829998                       # Number of ticks simulated
system.cpu.Branches                              2574                       # Number of branches fetched
system.cpu.committedInsts                       13030                       # Number of instructions committed
system.cpu.committedOps                         14796                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           441746                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               441745.984127                       # Number of busy cycles
system.cpu.num_cc_register_reads                51164                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                8448                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1818                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         453                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.015873                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 12936                       # Number of integer alu accesses
system.cpu.num_int_insts                        12936                       # number of integer instructions
system.cpu.num_int_register_reads               20729                       # number of times the integer registers were read
system.cpu.num_int_register_writes               8665                       # number of times the integer registers were written
system.cpu.num_load_insts                        2290                       # Number of load instructions
system.cpu.num_mem_refs                          4480                       # number of memory refs
system.cpu.num_store_insts                       2190                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 12                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     10456     69.54%     69.54% # Class of executed instruction
system.cpu.op_class::IntMult                       85      0.57%     70.11% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.11% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 14      0.09%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::MemRead                     2290     15.23%     85.43% # Class of executed instruction
system.cpu.op_class::MemWrite                    2190     14.57%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      15035                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          508                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data         4035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4055                       # number of overall hits
system.cpu.dcache.overall_hits::total            4055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          171                       # number of overall misses
system.cpu.dcache.overall_misses::total           171                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9152451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9152451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9152451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9152451                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4197                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4226                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56496.611111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56496.611111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53523.105263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53523.105263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9038673                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9038673                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9380826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9380826                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56491.706250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56491.706250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        56511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        56511                       # average overall mshr miss latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5005035                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5005035                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043900                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52684.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52684.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4899699                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4899699                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.042976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52684.935484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52684.935484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4147416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4147416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61901.731343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61901.731343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4138974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4138974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61775.731343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61775.731343                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.310345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.310345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       342153                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       342153                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57025.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57025.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       133182                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       133182                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66591                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66591                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132930                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132930                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        66465                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66465                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            98.514558                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.482143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145341                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.514558                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.096206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.096206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8740                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14754                       # number of overall hits
system.cpu.icache.overall_hits::total           14754                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.icache.overall_misses::total           288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16169076                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16169076                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16169076                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16169076                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15042                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15042                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019146                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56142.625000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56142.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56142.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56142.625000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16132788                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16132788                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16132788                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16132788                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019146                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56016.625000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56016.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56016.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56016.625000                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14754                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16169076                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16169076                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56142.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56142.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16132788                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16132788                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56016.625000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56016.625000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           122.335883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15042                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.229167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             78372                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   122.335883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.238937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.238937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30372                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30372                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     27829998                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                        63                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       24                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      24                       # number of overall hits
system.l2.demand_misses::.cpu.inst                273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                159                       # number of demand (read+write) misses
system.l2.demand_misses::total                    432                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               273                       # number of overall misses
system.l2.overall_misses::.cpu.data               159                       # number of overall misses
system.l2.overall_misses::total                   432                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     16052274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      9463230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         25515504                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     16052274                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      9463230                       # number of overall miss cycles
system.l2.overall_miss_latency::total        25515504                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              168                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  456                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             168                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 456                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.947917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.946429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.947368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.947917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.946429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.947368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 58799.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 59517.169811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59063.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 58799.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 59517.169811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59063.666667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              432                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     15699946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      9258255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     24958201                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     15699946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      9258255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     24958201                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.947917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.946429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.947917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.946429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947368                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 57508.959707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 58228.018868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57773.613426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 57508.959707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 58228.018868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57773.613426                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  67                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4126311                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4126311                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 61586.731343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61586.731343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4039770                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4039770                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60295.074627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60295.074627                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     16052274                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     16052274                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.947917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.947917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 58799.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58799.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          273                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     15699946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     15699946                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.947917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.947917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 57508.959707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 57508.959707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5336919                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5336919                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.910891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 58009.989130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 58009.989130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5218485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5218485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.910891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56722.663043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 56722.663043                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   221.019863                       # Cycle average of tags in use
system.l2.tags.total_refs                         505                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       432                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.168981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       127.447893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        93.571970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.006745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.013184                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4472                       # Number of tag accesses
system.l2.tags.data_accesses                     4472                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000541168                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       432                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   27648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    993.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      27745263                       # Total gap between requests
system.mem_ctrls.avgGap                      64225.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        17472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 627811759.095347404480                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 365648606.945641875267                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          273                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          159                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      6911882                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4150517                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25318.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26103.88                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        17472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         27648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        17472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        17472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          273                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            432                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    627811759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    365648607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        993460366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    627811759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    627811759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    627811759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    365648607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       993460366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  432                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           23                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 2962399                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2160000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           11062399                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6857.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25607.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 326                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           97                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   263.917526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   172.485863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   275.469284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           30     30.93%     30.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           33     34.02%     64.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           12     12.37%     77.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            8      8.25%     85.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            1      1.03%     86.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      3.09%     89.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      2.06%     91.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      2.06%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            6      6.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           97                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 27648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              993.460366                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.76                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          271320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          121440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1406580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     12133020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       469440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      16245720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   583.748515                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1123631                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     25926367                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          485520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     11661060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       866880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      16781955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.016752                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      2172741                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     24877257                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                365                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           365                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        27648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   27648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 432                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              646365                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2307799                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              67                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           288                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          627                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          337                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   964                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        10752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  32448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178557                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    441     96.71%     96.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      3.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                456                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     27829998                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              38430                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             54432                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             31752                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
