WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000000 cycles: 250070 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250070 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 1075307 cumulative IPC: 0.93 (Simulation time: 00 hr 00 min 20 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 1075307 cumulative IPC: 0.93 (Simulation time: 00 hr 00 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.93 instructions: 1000001 cycles: 1075307
CPU 0 Branch Prediction Accuracy: 97.05% MPKI: 1.92 Average ROB Occupancy at Mispredict: 125.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.147
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.73
BRANCH_DIRECT_CALL: 0.006
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.038

LLC TOTAL        ACCESS:      15259 HIT:       1166 MISS:      14093
LLC LOAD         ACCESS:      14150 HIT:        735 MISS:      13415
LLC RFO          ACCESS:        475 HIT:          0 MISS:        475
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        419 HIT:        419 MISS:          0
LLC TRANSLATION  ACCESS:        215 HIT:         12 MISS:        203
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 286.4 cycles
cpu0_DTLB TOTAL        ACCESS:     198020 HIT:     193697 MISS:       4323
cpu0_DTLB LOAD         ACCESS:     198020 HIT:     193697 MISS:       4323
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.3 cycles
cpu0_ITLB TOTAL        ACCESS:         44 HIT:         38 MISS:          6
cpu0_ITLB LOAD         ACCESS:         44 HIT:         38 MISS:          6
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 308.2 cycles
cpu0_L1D TOTAL        ACCESS:     236999 HIT:      81217 MISS:     155782
cpu0_L1D LOAD         ACCESS:     222380 HIT:      69119 MISS:     153261
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      14069 HIT:      11875 MISS:       2194
cpu0_L1D TRANSLATION  ACCESS:        550 HIT:        223 MISS:        327
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.69 cycles
cpu0_L1I TOTAL        ACCESS:         52 HIT:         15 MISS:         37
cpu0_L1I LOAD         ACCESS:         52 HIT:         15 MISS:         37
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 182.6 cycles
cpu0_L2C TOTAL        ACCESS:      16829 HIT:       1986 MISS:      14843
cpu0_L2C LOAD         ACCESS:      15549 HIT:       1399 MISS:      14150
cpu0_L2C RFO          ACCESS:        477 HIT:          2 MISS:        475
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        491 HIT:        488 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:        312 HIT:         97 MISS:        215
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 292.8 cycles
cpu0_STLB TOTAL        ACCESS:       1096 HIT:        556 MISS:        540
cpu0_STLB LOAD         ACCESS:       1096 HIT:        556 MISS:        540
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 369.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11096
  ROW_BUFFER_MISS:       2997
 AVG DBUS CONGESTED CYCLE: 3.886
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          2
  FULL:          1
