#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~56.in[2] (.names)                                                                        1.173     2.449
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                       0.235     2.684
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                               1.879     4.563
data arrival time                                                                                                                          4.563

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.563
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.563


#Path 2
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~24.in[2] (.names)                                                                        1.028     2.304
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                       0.235     2.539
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                               1.877     4.416
data arrival time                                                                                                                          4.416

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.416
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.416


#Path 3
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~41.in[1] (.names)                                                                        1.035     2.311
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                       0.235     2.546
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                               1.622     4.168
data arrival time                                                                                                                          4.168

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.168
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.168


#Path 4
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~58.in[3] (.names)                                                                        0.765     2.041
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                       0.235     2.276
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                               1.891     4.166
data arrival time                                                                                                                          4.166

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.166
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.166


#Path 5
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~47.in[2] (.names)                                                                        0.897     2.174
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                       0.235     2.409
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                               1.746     4.155
data arrival time                                                                                                                          4.155

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.155
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.155


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~57.in[3] (.names)                                                                        0.895     2.172
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                       0.235     2.407
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                               1.743     4.149
data arrival time                                                                                                                          4.149

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.149
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.149


#Path 7
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                        0.898     2.175
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                       0.235     2.410
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                               1.736     4.145
data arrival time                                                                                                                          4.145

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.145
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.145


#Path 8
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~15.in[1] (.names)                                                                        1.036     2.312
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                       0.235     2.547
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                               1.594     4.141
data arrival time                                                                                                                          4.141

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.141
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.141


#Path 9
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~44.in[2] (.names)                                                                        0.889     2.166
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                       0.235     2.401
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                               1.726     4.127
data arrival time                                                                                                                          4.127

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.127
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.127


#Path 10
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                        1.037     2.313
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                       0.235     2.548
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                               1.577     4.125
data arrival time                                                                                                                          4.125

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.125
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.125


#Path 11
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                        0.907     2.183
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                       0.235     2.418
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                               1.706     4.124
data arrival time                                                                                                                          4.124

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.124
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.124


#Path 12
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~13.in[2] (.names)                                                                        0.898     2.175
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                       0.235     2.410
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                               1.711     4.121
data arrival time                                                                                                                          4.121

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.121
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.121


#Path 13
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~62.in[3] (.names)                                                                        0.765     2.042
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                       0.235     2.277
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                               1.779     4.056
data arrival time                                                                                                                          4.056

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.056
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.056


#Path 14
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~49.in[3] (.names)                                                                        0.763     2.040
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                       0.235     2.275
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                               1.780     4.055
data arrival time                                                                                                                          4.055

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.055
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.055


#Path 15
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~42.in[2] (.names)                                                                        1.027     2.303
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                       0.235     2.538
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                               1.501     4.039
data arrival time                                                                                                                          4.039

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -4.039
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.039


#Path 16
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~1.in[2] (.names)                                                                        0.751     2.027
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                       0.235     2.262
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                               1.757     4.019
data arrival time                                                                                                                         4.019

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -4.019
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.019


#Path 17
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~9.in[2] (.names)                                                                        0.757     2.034
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                       0.235     2.269
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                               1.731     4.000
data arrival time                                                                                                                         4.000

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -4.000
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -4.000


#Path 18
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~6.in[3] (.names)                                                                        0.627     1.904
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                       0.235     2.139
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                               1.848     3.986
data arrival time                                                                                                                         3.986

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.986
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.986


#Path 19
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~26.in[3] (.names)                                                                        0.763     2.040
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                       0.235     2.275
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                               1.645     3.920
data arrival time                                                                                                                          3.920

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.920
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.920


#Path 20
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~63.in[2] (.names)                                                                        0.622     1.899
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                       0.235     2.134
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                               1.767     3.900
data arrival time                                                                                                                          3.900

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.900
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.900


#Path 21
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~59.in[1] (.names)                                                                        1.315     2.591
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                       0.235     2.826
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                               1.062     3.888
data arrival time                                                                                                                          3.888

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.888
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.888


#Path 22
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~51.in[3] (.names)                                                                        0.896     2.173
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                       0.235     2.408
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                               1.476     3.884
data arrival time                                                                                                                          3.884

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.884
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.884


#Path 23
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~38.in[2] (.names)                                                                        0.754     2.031
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                       0.235     2.266
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                               1.611     3.877
data arrival time                                                                                                                          3.877

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.877
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.877


#Path 24
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~16.in[2] (.names)                                                                        1.161     2.438
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                       0.235     2.673
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                               1.195     3.868
data arrival time                                                                                                                          3.868

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.868
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.868


#Path 25
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~22.in[2] (.names)                                                                        0.895     2.172
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                       0.235     2.407
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                               1.458     3.865
data arrival time                                                                                                                          3.865

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.865
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.865


#Path 26
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~28.in[1] (.names)                                                                        0.891     2.168
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                       0.235     2.403
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                               1.459     3.861
data arrival time                                                                                                                          3.861

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.861
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.861


#Path 27
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~60.in[1] (.names)                                                                        1.327     2.603
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                       0.235     2.838
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                               0.947     3.785
data arrival time                                                                                                                          3.785

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.785
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.785


#Path 28
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~0.in[3] (.names)                                                                        0.627     1.904
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                       0.235     2.139
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                               1.641     3.780
data arrival time                                                                                                                         3.780

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.780
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.780


#Path 29
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~46.in[2] (.names)                                                                        0.894     2.171
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                       0.235     2.406
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                               1.373     3.779
data arrival time                                                                                                                          3.779

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.779
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.779


#Path 30
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~3.in[1] (.names)                                                                        1.474     2.750
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                       0.235     2.985
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                               0.792     3.777
data arrival time                                                                                                                         3.777

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.777
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.777


#Path 31
Startpoint: matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~45.in[0] (.names)                                                                        0.757     2.034
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                       0.235     2.269
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                               1.504     3.773
data arrival time                                                                                                                          3.773

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.773
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.773


#Path 32
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~53.in[3] (.names)                                                                        0.758     2.034
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                       0.235     2.269
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                               1.497     3.766
data arrival time                                                                                                                          3.766

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.766
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.766


#Path 33
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~36.in[2] (.names)                                                                        0.757     2.034
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                       0.235     2.269
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                               1.495     3.763
data arrival time                                                                                                                          3.763

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.763
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.763


#Path 34
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~39.in[1] (.names)                                                                        0.904     2.181
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                       0.235     2.416
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                               1.344     3.760
data arrival time                                                                                                                          3.760

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.760
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.760


#Path 35
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~43.in[2] (.names)                                                                        0.892     2.169
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                       0.235     2.404
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                               1.348     3.752
data arrival time                                                                                                                          3.752

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.752
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.752


#Path 36
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~4.in[2] (.names)                                                                        0.752     2.028
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                       0.235     2.263
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                               1.488     3.751
data arrival time                                                                                                                         3.751

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.751
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.751


#Path 37
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~52.in[2] (.names)                                                                        0.756     2.032
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                       0.235     2.267
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                               1.482     3.749
data arrival time                                                                                                                          3.749

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.749
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.749


#Path 38
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~11.in[1] (.names)                                                                        0.755     2.031
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                       0.235     2.266
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                               1.480     3.746
data arrival time                                                                                                                          3.746

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.746
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.746


#Path 39
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~23.in[2] (.names)                                                                        0.752     2.028
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                       0.235     2.263
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                               1.483     3.746
data arrival time                                                                                                                          3.746

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.746
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.746


#Path 40
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~35.in[1] (.names)                                                                        0.896     2.173
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                       0.235     2.408
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                               1.338     3.745
data arrival time                                                                                                                          3.745

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.745
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.745


#Path 41
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~29.in[2] (.names)                                                                        1.441     2.718
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                       0.235     2.953
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                               0.790     3.742
data arrival time                                                                                                                          3.742

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.742
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.742


#Path 42
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~40.in[1] (.names)                                                                        1.180     2.457
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                       0.235     2.692
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                               1.044     3.736
data arrival time                                                                                                                          3.736

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.736
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.736


#Path 43
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~33.in[1] (.names)                                                                        0.896     2.173
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                       0.235     2.408
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                               1.315     3.722
data arrival time                                                                                                                          3.722

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.722
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.722


#Path 44
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~37.in[1] (.names)                                                                        0.899     2.176
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                       0.235     2.411
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                               1.308     3.719
data arrival time                                                                                                                          3.719

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.719
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.719


#Path 45
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~10.in[2] (.names)                                                                        1.035     2.312
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                       0.235     2.547
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                               1.164     3.710
data arrival time                                                                                                                          3.710

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.710
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.710


#Path 46
Startpoint: matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                        0.626     1.902
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                       0.235     2.137
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                               1.559     3.696
data arrival time                                                                                                                          3.696

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.696
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.696


#Path 47
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~12.in[1] (.names)                                                                        0.894     2.171
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                       0.235     2.406
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                               1.211     3.617
data arrival time                                                                                                                          3.617

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.617
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.617


#Path 48
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~27.in[1] (.names)                                                                        0.896     2.172
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                       0.235     2.407
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                               1.208     3.615
data arrival time                                                                                                                          3.615

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.615
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.615


#Path 49
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~34.in[1] (.names)                                                                        0.757     2.033
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                       0.235     2.268
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                               1.347     3.615
data arrival time                                                                                                                          3.615

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.615
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.615


#Path 50
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~61.in[2] (.names)                                                                        0.618     1.895
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                       0.235     2.130
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                               1.483     3.613
data arrival time                                                                                                                          3.613

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.613
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.613


#Path 51
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~5.in[1] (.names)                                                                        1.464     2.741
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                       0.235     2.976
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                               0.625     3.601
data arrival time                                                                                                                         3.601

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.601
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.601


#Path 52
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~7.in[2] (.names)                                                                        1.436     2.712
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                       0.235     2.947
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                               0.652     3.599
data arrival time                                                                                                                         3.599

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.599
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.599


#Path 53
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~55.in[1] (.names)                                                                        0.619     1.895
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                       0.235     2.130
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                               1.441     3.571
data arrival time                                                                                                                          3.571

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.571
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.571


#Path 54
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~32.in[2] (.names)                                                                        1.298     2.574
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                       0.235     2.809
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                               0.745     3.554
data arrival time                                                                                                                          3.554

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.554
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.554


#Path 55
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~50.in[1] (.names)                                                                        0.487     1.763
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                       0.235     1.998
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                               1.544     3.542
data arrival time                                                                                                                          3.542

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.542


#Path 56
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~21.in[1] (.names)                                                                        0.766     2.042
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                       0.235     2.277
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                               1.230     3.507
data arrival time                                                                                                                          3.507

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.507
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.507


#Path 57
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~30.in[1] (.names)                                                                        0.901     2.178
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                       0.235     2.413
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                               1.087     3.499
data arrival time                                                                                                                          3.499

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.499
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.499


#Path 58
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~25.in[1] (.names)                                                                        0.897     2.173
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                       0.235     2.408
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                               1.090     3.498
data arrival time                                                                                                                          3.498

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.498
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.498


#Path 59
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~20.in[2] (.names)                                                                        1.317     2.594
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                       0.235     2.829
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                               0.649     3.478
data arrival time                                                                                                                          3.478

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.478
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.478


#Path 60
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~31.in[2] (.names)                                                                        0.758     2.035
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                       0.235     2.270
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                               1.190     3.460
data arrival time                                                                                                                          3.460

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.460
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.460


#Path 61
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~19.in[2] (.names)                                                                        0.900     2.176
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                       0.235     2.411
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                               1.048     3.460
data arrival time                                                                                                                          3.460

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.460
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.460


#Path 62
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~17.in[1] (.names)                                                                        1.198     2.474
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                       0.235     2.709
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                               0.745     3.455
data arrival time                                                                                                                          3.455

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                         -3.455
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.455


#Path 63
Startpoint: matrix_multiplication^data_pi~20.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~20.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20.data[0] (single_port_ram)                       2.985     2.985
data arrival time                                                                                                                        2.985

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.985
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.451


#Path 64
Startpoint: matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~2.in[1] (.names)                                                                        1.327     2.603
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                       0.235     2.838
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                               0.532     3.370
data arrival time                                                                                                                         3.370

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.370
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.370


#Path 65
Startpoint: matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C_quad4.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication^data_from_out_mat~8.in[2] (.names)                                                                        1.160     2.437
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                       0.235     2.672
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                               0.673     3.345
data arrival time                                                                                                                         3.345

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                        -3.345
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.345


#Path 66
Startpoint: matrix_multiplication^data_pi~9.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^data_pi~9.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9.data[0] (single_port_ram)                       2.875     2.875
data arrival time                                                                                                                       2.875

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_20.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.875
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.342


#Path 67
Startpoint: matrix_multiplication^data_pi~1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^data_pi~1.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1.data[0] (single_port_ram)                       2.855     2.855
data arrival time                                                                                                                       2.855

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.855
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.321


#Path 68
Startpoint: matrix_multiplication^data_pi~14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~14.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14.data[0] (single_port_ram)                       2.851     2.851
data arrival time                                                                                                                        2.851

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.851
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.317


#Path 69
Startpoint: matrix_multiplication^data_pi~48.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~48.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48.data[0] (single_port_ram)                       2.834     2.834
data arrival time                                                                                                                        2.834

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.834
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.301


#Path 70
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 71
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 72
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 73
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#Path 74
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 75
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#Path 76
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 77
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 78
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 79
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 80
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 81
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 82
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 83
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 84
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 85
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 86
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 87
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 88
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 89
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 90
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 91
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 92
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 93
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 94
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#Path 95
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#Path 96
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 97
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
input external delay                                                                                                             0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                          2.808

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.509    -0.467
data required time                                                                                                                        -0.467
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.467
data arrival time                                                                                                                         -2.808
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -3.275


#Path 98
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#Path 99
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#Path 100
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram)                        2.808     2.808
data arrival time                                                                                                                         2.808

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_C_quad1.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.808
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.275


#End of timing report
