<profile>

<section name = "Vitis HLS Report for 'load_layer_params_from_DRAM'" level="0">
<item name = "Date">Sat Mar 25 14:07:41 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">617, 617, 6.170 us, 6.170 us, 617, 617, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170">load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG, 591, 591, 5.910 us, 5.910 us, 591, 591, no</column>
<column name="grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191">load_layer_params_from_DRAM_Pipeline_BIAS, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 206, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 150, 486, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 368, -</column>
<column name="Register">-, -, 228, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191">load_layer_params_from_DRAM_Pipeline_BIAS, 0, 0, 76, 69, 0</column>
<column name="grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170">load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG, 0, 0, 74, 354, 0</column>
<column name="mul_6ns_10ns_15_1_1_U184">mul_6ns_10ns_15_1_1, 0, 0, 0, 63, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln77_fu_227_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln95_fu_264_p2">+, 0, 0, 71, 64, 64</column>
<column name="select_ln100_1_fu_322_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln100_2_fu_330_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln100_3_fu_338_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln100_fu_314_p3">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 22, 1, 22</column>
<column name="ap_return_0">9, 2, 16, 32</column>
<column name="ap_return_1">9, 2, 16, 32</column>
<column name="ap_return_2">9, 2, 16, 32</column>
<column name="ap_return_3">9, 2, 16, 32</column>
<column name="m_axi_wt_ARADDR">25, 5, 64, 320</column>
<column name="m_axi_wt_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_wt_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_wt_ARID">14, 3, 1, 3</column>
<column name="m_axi_wt_ARLEN">25, 5, 32, 160</column>
<column name="m_axi_wt_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_wt_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_wt_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_wt_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_wt_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_wt_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_wt_ARVALID">20, 4, 1, 4</column>
<column name="m_axi_wt_RREADY">14, 3, 1, 3</column>
<column name="wt_blk_n_AR">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">21, 0, 21, 0</column>
<column name="ap_return_0_preg">16, 0, 16, 0</column>
<column name="ap_return_1_preg">16, 0, 16, 0</column>
<column name="ap_return_2_preg">16, 0, 16, 0</column>
<column name="ap_return_3_preg">16, 0, 16, 0</column>
<column name="grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln77_reg_423">15, 0, 15, 0</column>
<column name="trunc_ln1_reg_439">63, 0, 63, 0</column>
<column name="trunc_ln_reg_428">63, 0, 63, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_return_2">out, 16, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="ap_return_3">out, 16, ap_ctrl_hs, load_layer_params_from_DRAM, return value</column>
<column name="weight_buf_0_address0">out, 7, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_0_ce0">out, 1, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_0_we0">out, 1, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_0_d0">out, 16, ap_memory, weight_buf_0, array</column>
<column name="weight_buf_1_address0">out, 7, ap_memory, weight_buf_1, array</column>
<column name="weight_buf_1_ce0">out, 1, ap_memory, weight_buf_1, array</column>
<column name="weight_buf_1_we0">out, 1, ap_memory, weight_buf_1, array</column>
<column name="weight_buf_1_d0">out, 16, ap_memory, weight_buf_1, array</column>
<column name="weight_buf_2_address0">out, 7, ap_memory, weight_buf_2, array</column>
<column name="weight_buf_2_ce0">out, 1, ap_memory, weight_buf_2, array</column>
<column name="weight_buf_2_we0">out, 1, ap_memory, weight_buf_2, array</column>
<column name="weight_buf_2_d0">out, 16, ap_memory, weight_buf_2, array</column>
<column name="weight_buf_3_address0">out, 7, ap_memory, weight_buf_3, array</column>
<column name="weight_buf_3_ce0">out, 1, ap_memory, weight_buf_3, array</column>
<column name="weight_buf_3_we0">out, 1, ap_memory, weight_buf_3, array</column>
<column name="weight_buf_3_d0">out, 16, ap_memory, weight_buf_3, array</column>
<column name="weight_buf_4_address0">out, 7, ap_memory, weight_buf_4, array</column>
<column name="weight_buf_4_ce0">out, 1, ap_memory, weight_buf_4, array</column>
<column name="weight_buf_4_we0">out, 1, ap_memory, weight_buf_4, array</column>
<column name="weight_buf_4_d0">out, 16, ap_memory, weight_buf_4, array</column>
<column name="weight_buf_5_address0">out, 7, ap_memory, weight_buf_5, array</column>
<column name="weight_buf_5_ce0">out, 1, ap_memory, weight_buf_5, array</column>
<column name="weight_buf_5_we0">out, 1, ap_memory, weight_buf_5, array</column>
<column name="weight_buf_5_d0">out, 16, ap_memory, weight_buf_5, array</column>
<column name="weight_buf_6_address0">out, 7, ap_memory, weight_buf_6, array</column>
<column name="weight_buf_6_ce0">out, 1, ap_memory, weight_buf_6, array</column>
<column name="weight_buf_6_we0">out, 1, ap_memory, weight_buf_6, array</column>
<column name="weight_buf_6_d0">out, 16, ap_memory, weight_buf_6, array</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 16, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 16, ap_none, p_read3, scalar</column>
<column name="m_axi_wt_AWVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLEN">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WDATA">out, 16, m_axi, wt, pointer</column>
<column name="m_axi_wt_WSTRB">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_WLAST">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLEN">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RDATA">in, 16, m_axi, wt, pointer</column>
<column name="m_axi_wt_RLAST">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RFIFONUM">in, 10, m_axi, wt, pointer</column>
<column name="m_axi_wt_RUSER">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BUSER">in, 1, m_axi, wt, pointer</column>
<column name="weights">in, 64, ap_none, weights, scalar</column>
<column name="bias">in, 64, ap_none, bias, scalar</column>
<column name="kernel_group">in, 4, ap_none, kernel_group, scalar</column>
</table>
</item>
</section>
</profile>
