Loading db file '/mnt/hgfs/Digital/Courses/System/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
        -verbose
Design : Design_Top
Version: K-2015.06
Date   : Wed Aug 31 03:46:30 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /mnt/hgfs/Digital/Courses/System/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Design_Top                             1.92e-02    0.141 3.62e+06    0.163 100.0
  u_RST_Sync (RST_Sync_0)              9.92e-06 4.94e-04 1.17e+04 5.16e-04   0.3
    u_Multi_Flop_Synchronizer (Multi_Flop_Synchronizer_NUM_STAGES2_2)
                                       9.92e-06 4.94e-04 1.17e+04 5.16e-04   0.3
  u_REF_CLK_RST_SYN (RST_Sync_1)       1.29e-05 1.76e-03 1.20e+04 1.79e-03   1.1
    u_Multi_Flop_Synchronizer (Multi_Flop_Synchronizer_NUM_STAGES2_3)
                                       1.29e-05 1.76e-03 1.20e+04 1.79e-03   1.1
  u_Clock_Divider (Clock_Divider)      1.30e-04 1.23e-03 9.51e+04 1.45e-03   0.9
  u_Tx_Data_Syn (Data_Sync_0)             0.000 1.42e-03 7.42e+04 1.49e-03   0.9
    u_Pulse_Gen (Pulse_Gen_0)             0.000 1.18e-04 6.14e+03 1.24e-04   0.1
    u_Multi_Flop_Synchronizer_Multi_bits (Multi_Flop_Synchronizer_Multi_bits_NUM_STAGES2_BUS_WIDTH1_0)
                                          0.000 2.36e-04 9.03e+03 2.45e-04   0.2
      genblk1[0].u0 (Multi_Flop_Synchronizer_NUM_STAGES2_0)
                                          0.000 2.36e-04 9.03e+03 2.45e-04   0.2
  u_Busy_Syn (Multi_Flop_Synchronizer)    0.000 1.09e-03 9.68e+03 1.10e-03   0.7
  u_UART (UART)                        8.28e-04 5.47e-03 4.94e+05 6.80e-03   4.2
    u_UART_TX_Top1 (UART_TX_Top)          0.000 1.66e-03 1.61e+05 1.82e-03   1.1
      u_Mux_4 (Mux_4)                     0.000    0.000 1.20e+04 1.20e-05   0.0
      u_Parity_Unit (Parity_Unit)         0.000 1.19e-04 4.06e+04 1.60e-04   0.1
      u_FSM (FSM)                         0.000 2.36e-04 2.25e+04 2.59e-04   0.2
      u_Serializer_Top (Serializer_Top)
                                          0.000 1.30e-03 8.57e+04 1.39e-03   0.8
        u_Serializer (Serializer)         0.000 9.46e-04 6.05e+04 1.01e-03   0.6
        u_Counter (Counter)               0.000 3.55e-04 2.52e+04 3.80e-04   0.2
    u_RX1 (RX)                         6.08e-04 3.78e-03 3.32e+05 4.72e-03   2.9
      u_Deserializer (Deserializer)       0.000 1.00e-03 5.62e+04 1.06e-03   0.6
      u_Data_Sampling (Data_Sampling)  6.38e-06 4.15e-04 2.15e+04 4.43e-04   0.3
      u_Counter_Unit (Counter_Unit)    9.95e-05 1.42e-03 1.26e+05 1.65e-03   1.0
        u_Edge_Bit_Counter (Edge_Bit_Counter)
                                       9.95e-05 1.05e-03 9.43e+04 1.24e-03   0.8
        u_Bits_Counter (Bits_Counter)     0.000 3.76e-04 3.11e+04 4.07e-04   0.2
      u_Error_Unit (Error_Unit)        8.62e-08 2.02e-07 5.56e+03 5.85e-06   0.0
      u_RX_FSM (RX_FSM)                1.03e-04 8.85e-04 1.21e+05 1.11e-03   0.7
  u_REG_File (REG_File_00000008_00000010_00000004_00000000_00000000_0000001c_00000008)
                                       2.62e-03 7.02e-02 1.23e+06 7.41e-02  45.3
  u_Clock_Gating (Clock_Gating)        4.51e-03 1.48e-03 7.14e+03 6.00e-03   3.7
  u_ALU (ALU_00000008_00000010_0000000e_00000004)
                                       6.60e-04 4.40e-02 1.38e+06 4.60e-02  28.2
    add_57 (ALU_00000008_00000010_0000000e_00000004_DW01_add_0)
                                          0.000    0.000 7.24e+04 7.24e-05   0.0
    sub_61 (ALU_00000008_00000010_0000000e_00000004_DW01_sub_0)
                                          0.000    0.000 8.19e+04 8.19e-05   0.1
    div_71 (ALU_00000008_00000010_0000000e_00000004_DW_div_uns_0)
                                          0.000    0.000 4.28e+05 4.28e-04   0.3
    u_Booth_Multi (Booth_Multi_00000008_00000003)
                                       6.60e-04 2.84e-02 4.51e+05 2.95e-02  18.1
      SC (Multi_Counter_00000008_00000003)
                                          0.000 2.74e-03 2.79e+04 2.77e-03   1.7
      u_REG_File (Multi_REG_File_00000001_00000000)
                                          0.000 9.15e-04 8.46e+03 9.23e-04   0.6
      u_Q (Multi_REG_File_00000008_0)     0.000 7.32e-03 6.26e+04 7.38e-03   4.5
      u_Multiplicand (Multi_REG_File_00000008_1)
                                          0.000 7.32e-03 6.25e+04 7.38e-03   4.5
      u_AC (Multi_REG_File_00000008_2)    0.000 7.32e-03 6.14e+04 7.38e-03   4.5
      u_ALU (Multi_ALU_00000008)          0.000    0.000 1.81e+05 1.81e-04   0.1
        sub_25 (Multi_ALU_00000008_DW01_sub_0)
                                          0.000    0.000 7.74e+04 7.74e-05   0.0
        add_30 (Multi_ALU_00000008_DW01_add_0)
                                          0.000    0.000 7.28e+04 7.28e-05   0.0
      u_Control_Unit (Control_Unit)       0.000 2.74e-03 4.51e+04 2.79e-03   1.7
  u_Tx_Controler (Tx_Controler_00000008_00000010)
                                          0.000 1.64e-03 5.71e+04 1.70e-03   1.0
  u_Data_Sync (Data_Sync_1)               0.000 6.56e-03 7.89e+04 6.63e-03   4.1
    u_Pulse_Gen (Pulse_Gen_1)             0.000 5.47e-04 6.55e+03 5.53e-04   0.3
    u_Multi_Flop_Synchronizer_Multi_bits (Multi_Flop_Synchronizer_Multi_bits_NUM_STAGES2_BUS_WIDTH1_1)
                                          0.000 1.09e-03 9.68e+03 1.10e-03   0.7
      genblk1[0].u0 (Multi_Flop_Synchronizer_NUM_STAGES2_1)
                                          0.000 1.09e-03 9.68e+03 1.10e-03   0.7
  u_RX_Controler (RX_Controler_00000008_00000010_00000004_0000000e_00000004)
                                          0.000 3.83e-03 1.50e+05 3.98e-03   2.4
  u_MUX2_UART_RST (MUX2_0)             2.75e-04 6.25e-05 4.22e+03 3.42e-04   0.2
  u_MUX2_REF_RST (MUX2_1)              1.40e-05 7.22e-05 4.17e+03 9.04e-05   0.1
  u_MUX2_RST (MUX2_2)                  8.44e-05 8.29e-05 3.98e+03 1.71e-04   0.1
  u_MUX2 (MUX2_3)                      2.94e-04 1.39e-04 3.98e+03 4.37e-04   0.3
  u_MUX2_RX_CLOCK (MUX2_4)             4.31e-04 1.50e-04 3.98e+03 5.85e-04   0.4
  u_MUX2_TX_CLOCK (MUX2_5)             8.47e-03 8.63e-04 4.27e+03 9.33e-03   5.7
1
