initSidebarItems({"mod":[["alrmar","alarm A register"],["alrmassr","alarm A sub second register"],["alrmbr","alarm B register"],["alrmbssr","alarm B sub second register"],["bkp0r","backup register"],["bkp10r","backup register"],["bkp11r","backup register"],["bkp12r","backup register"],["bkp13r","backup register"],["bkp14r","backup register"],["bkp15r","backup register"],["bkp16r","backup register"],["bkp17r","backup register"],["bkp18r","backup register"],["bkp19r","backup register"],["bkp1r","backup register"],["bkp2r","backup register"],["bkp3r","backup register"],["bkp4r","backup register"],["bkp5r","backup register"],["bkp6r","backup register"],["bkp7r","backup register"],["bkp8r","backup register"],["bkp9r","backup register"],["calibr","calibration register"],["calr","calibration register"],["cr","control register"],["dr","date register"],["isr","initialization and status register"],["prer","prescaler register"],["shiftr","shift control register"],["ssr","sub second register"],["tafcr","tamper and alternate function configuration register"],["tr","time register"],["tsdr","time stamp date register"],["tsssr","timestamp sub second register"],["tstr","time stamp time register"],["wpr","write protection register"],["wutr","wakeup timer register"]],"struct":[["ALRMAR","alarm A register"],["ALRMASSR","alarm A sub second register"],["ALRMBR","alarm B register"],["ALRMBSSR","alarm B sub second register"],["BKP0R","backup register"],["BKP10R","backup register"],["BKP11R","backup register"],["BKP12R","backup register"],["BKP13R","backup register"],["BKP14R","backup register"],["BKP15R","backup register"],["BKP16R","backup register"],["BKP17R","backup register"],["BKP18R","backup register"],["BKP19R","backup register"],["BKP1R","backup register"],["BKP2R","backup register"],["BKP3R","backup register"],["BKP4R","backup register"],["BKP5R","backup register"],["BKP6R","backup register"],["BKP7R","backup register"],["BKP8R","backup register"],["BKP9R","backup register"],["CALIBR","calibration register"],["CALR","calibration register"],["CR","control register"],["DR","date register"],["ISR","initialization and status register"],["PRER","prescaler register"],["RegisterBlock","Register block"],["SHIFTR","shift control register"],["SSR","sub second register"],["TAFCR","tamper and alternate function configuration register"],["TR","time register"],["TSDR","time stamp date register"],["TSSSR","timestamp sub second register"],["TSTR","time stamp time register"],["WPR","write protection register"],["WUTR","wakeup timer register"]]});