// Seed: 3171980438
module module_0 (
    input  wor   id_0,
    output logic id_1,
    input  wand  id_2,
    output logic id_3
);
  always @(-1 or id_0) begin : LABEL_0
    if (1) begin : LABEL_1
      id_1 <= id_0;
      if (1'b0) for (id_1 = id_2; id_2; id_3 = -1'h0) @(posedge -1) force id_1 = -1;
      id_3 = #id_5 1'b0;
    end
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd65
) (
    input  wire  id_0
    , id_3,
    output logic id_1
);
  initial id_1 <= 1;
  assign id_3#(.id_0("")) = ~(-1 && !id_3);
  tri0 _id_4 = -1;
  localparam id_5 = 1;
  logic id_6 = id_5;
  logic [7:0] id_7;
  assign id_7[""&-1 : id_4] = id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
