
Loading design for application trce from file LedTest_impl1.ncd.
Design name: test
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Thu Dec 20 17:47:22 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            1715 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i1  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_12 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R22C27A.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R22C27A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i3  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_14 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C26A.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C26A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i5  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_16 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C25C.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C25C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i7  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_18 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C27A.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C27A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i9  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_20 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C24C.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C24C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i11  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_22 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R22C27B.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R22C27B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i13  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_24 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C27B.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C27B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i16  (to clk +)
                   FF                        chara_i0_i15

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_26 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C27D.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C27D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i8  (to clk +)

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_48 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R21C26D.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R21C26D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i18  (from clk +)
   Destination:    FF         Data in        chara_i0_i2  (to clk +)
                   FF                        chara_i0_i12

   Delay:              12.187ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

     12.187ns physical path delay SLICE_3 to SLICE_51 meets
     82.713ns delay constraint less
      0.036ns skew and
      0.249ns CE_SET requirement (totaling 82.428ns) by 70.241ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21B.CLK to     R16C21B.Q1 SLICE_3 (from clk)
ROUTE         2     1.230     R16C21B.Q1 to     R16C22C.A1 count_18
CTOF_DEL    ---     0.452     R16C22C.A1 to     R16C22C.F1 SLICE_64
ROUTE         1     0.854     R16C22C.F1 to     R16C22A.A0 n36
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SLICE_56
ROUTE         1     0.579     R16C22A.F0 to     R16C22A.A1 n40
CTOF_DEL    ---     0.452     R16C22A.A1 to     R16C22A.F1 SLICE_56
ROUTE         1     1.057     R16C22A.F1 to     R14C20A.C1 n42
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 SLICE_55
ROUTE        15     3.301     R14C20A.F1 to     R21C20B.D0 clk_enable_28
CTOF_DEL    ---     0.452     R21C20B.D0 to     R21C20B.F0 SLICE_57
ROUTE        12     2.497     R21C20B.F0 to     R22C27C.CE clk_enable_37 (to clk)
                  --------
                   12.187   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.765        OSC.OSC to    R16C21B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     3.729        OSC.OSC to    R22C27C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   80.180MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |   12.090 MHz|   80.180 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 36
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1715 paths, 1 nets, and 527 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Thu Dec 20 17:47:22 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            1715 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i7  (from clk +)
   Destination:    FF         Data in        count_490__i7  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q0 SLICE_0 (from clk)
ROUTE         2     0.132     R16C20A.Q0 to     R16C20A.A0 count_7
CTOF_DEL    ---     0.101     R16C20A.A0 to     R16C20A.F0 SLICE_0
ROUTE         1     0.000     R16C20A.F0 to    R16C20A.DI0 n108 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i8  (from clk +)
   Destination:    FF         Data in        count_490__i8  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q1 SLICE_0 (from clk)
ROUTE         2     0.132     R16C20A.Q1 to     R16C20A.A1 count_8
CTOF_DEL    ---     0.101     R16C20A.A1 to     R16C20A.F1 SLICE_0
ROUTE         1     0.000     R16C20A.F1 to    R16C20A.DI1 n107 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i21  (from clk +)
   Destination:    FF         Data in        count_490__i21  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21D.CLK to     R16C21D.Q0 SLICE_1 (from clk)
ROUTE         2     0.132     R16C21D.Q0 to     R16C21D.A0 count_21
CTOF_DEL    ---     0.101     R16C21D.A0 to     R16C21D.F0 SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 n94 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i13  (from clk +)
   Destination:    FF         Data in        count_490__i13  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20D.CLK to     R16C20D.Q0 SLICE_10 (from clk)
ROUTE         2     0.132     R16C20D.Q0 to     R16C20D.A0 count_13
CTOF_DEL    ---     0.101     R16C20D.A0 to     R16C20D.F0 SLICE_10
ROUTE         1     0.000     R16C20D.F0 to    R16C20D.DI0 n102 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i14  (from clk +)
   Destination:    FF         Data in        count_490__i14  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20D.CLK to     R16C20D.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R16C20D.Q1 to     R16C20D.A1 count_14
CTOF_DEL    ---     0.101     R16C20D.A1 to     R16C20D.F1 SLICE_10
ROUTE         1     0.000     R16C20D.F1 to    R16C20D.DI1 n101 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C20D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i3  (from clk +)
   Destination:    FF         Data in        count_490__i3  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 SLICE_11 (from clk)
ROUTE         2     0.132     R16C19C.Q0 to     R16C19C.A0 count_3
CTOF_DEL    ---     0.101     R16C19C.A0 to     R16C19C.F0 SLICE_11
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 n112 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i4  (from clk +)
   Destination:    FF         Data in        count_490__i4  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 SLICE_11 (from clk)
ROUTE         2     0.132     R16C19C.Q1 to     R16C19C.A1 count_4
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 SLICE_11
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 n111 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C19C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i20  (from clk +)
   Destination:    FF         Data in        count_490__i20  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q1 SLICE_2 (from clk)
ROUTE         2     0.132     R16C21C.Q1 to     R16C21C.A1 count_20
CTOF_DEL    ---     0.101     R16C21C.A1 to     R16C21C.F1 SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 n95 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i19  (from clk +)
   Destination:    FF         Data in        count_490__i19  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q0 SLICE_2 (from clk)
ROUTE         2     0.132     R16C21C.Q0 to     R16C21C.A0 count_19
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 n96 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_490__i17  (from clk +)
   Destination:    FF         Data in        count_490__i17  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21B.CLK to     R16C21B.Q0 SLICE_3 (from clk)
ROUTE         2     0.132     R16C21B.Q0 to     R16C21B.A0 count_17
CTOF_DEL    ---     0.101     R16C21B.A0 to     R16C21B.F0 SLICE_3
ROUTE         1     0.000     R16C21B.F0 to    R16C21B.DI0 n98_adj_2 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        36     1.443        OSC.OSC to    R16C21B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 36
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1715 paths, 1 nets, and 527 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

