lib_name: bag2_analog
cell_name: amp_gm_mirr
pins: [ "VGTAIL", "VINN", "VINP", "VOUT", "VDD", "VSS" ]
instances:
  XDIFFPAIR:
    lib_name: bag2_analog
    cell_name: diffpair_n
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUT1B"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUT1A"
        num_bits: 1
      VGTAIL:
        direction: input
        net_name: "VGTAIL"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
  XMIRRA:
    lib_name: bag2_analog
    cell_name: mirror_p
    instpins:
      s_out:
        direction: input
        net_name: "VDD"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VDD"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "VOUT2A"
        num_bits: 1
      in:
        direction: input
        net_name: "VOUT1A"
        num_bits: 1
  XMIRRB:
    lib_name: bag2_analog
    cell_name: mirror_p
    instpins:
      s_out:
        direction: input
        net_name: "VDD"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VDD"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      in:
        direction: input
        net_name: "VOUT1B"
        num_bits: 1
  XMIRRC:
    lib_name: bag2_analog
    cell_name: mirror_n
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      out:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      s_out:
        direction: input
        net_name: "VSS"
        num_bits: 1
      in:
        direction: input
        net_name: "VOUT2A"
        num_bits: 1
      s_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
