
*** Running vivado
    with args -log axi_lvds_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lvds_v1_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_lvds_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 358.496 ; gain = 64.043
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KITCODE/Scope/repo/axi_lvds_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KITCODE/Vivado_prj/USER_IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0.v:]
Command: synth_design -top axi_lvds_v1_0 -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 823.969 ; gain = 184.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_lvds_v1_0' [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0.v:4]
	Parameter C_NO_OF_TX bound to: 4 - type: integer 
	Parameter C_NO_OF_RX bound to: 4 - type: integer 
	Parameter ENABLE_RX bound to: 1 - type: integer 
	Parameter ENABLE_TX bound to: 1 - type: integer 
	Parameter C_NO_OF_GPIO bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lvds1_v1_0_S00_AXI' [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:4]
	Parameter C_NO_OF_TX bound to: 4 - type: integer 
	Parameter C_NO_OF_RX bound to: 4 - type: integer 
	Parameter ENABLE_RX bound to: 1 - type: integer 
	Parameter ENABLE_TX bound to: 1 - type: integer 
	Parameter C_NO_OF_GPIO bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'piso' [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:3]
	Parameter Start_bit bound to: 3'b000 
	Parameter Data_byte bound to: 3'b001 
	Parameter Stop_bit bound to: 3'b010 
	Parameter Idle bound to: 3'b011 
	Parameter Rd_byte bound to: 3'b100 
	Parameter delay bound to: 3'b101 
INFO: [Synth 8-251] in Idle [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:46]
INFO: [Synth 8-251] Rd_byte [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:58]
INFO: [Synth 8-251] in Start_bit [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:65]
INFO: [Synth 8-251] in Data_byte [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:82]
INFO: [Synth 8-251] in Stop_bit [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:87]
INFO: [Synth 8-251] in delay [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:44]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/synth/fifo_generator_0.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4093 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4092 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at 'e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/synth/fifo_generator_0.vhd:547]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (1#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (14#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (28#1) [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/synth/fifo_generator_0.vhd:76]
WARNING: [Synth 8-7023] instance 'intst_fifo' of module 'fifo_generator_0' has 12 connections declared, but only 10 given [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:106]
INFO: [Synth 8-6155] done synthesizing module 'piso' (29#1) [E:/KITCODE/Scope/repo/axi_lvds_2/src/piso.v:3]
INFO: [Synth 8-6157] synthesizing module 'sipo' [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:22]
	Parameter Start_bit bound to: 3'b000 
	Parameter Data_byte bound to: 3'b001 
	Parameter Stop_bit bound to: 3'b010 
	Parameter Idle bound to: 3'b100 
	Parameter Wr_fifo bound to: 3'b101 
	Parameter HIGH bound to: 3'b001 
	Parameter LOW bound to: 3'b010 
	Parameter IDLE bound to: 3'b100 
INFO: [Synth 8-251] in R Start_bit [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:81]
INFO: [Synth 8-251] in R Data_byte [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:88]
INFO: [Synth 8-251] in R Stop_bit [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:77]
WARNING: [Synth 8-7023] instance 'intst_fifo' of module 'fifo_generator_0' has 12 connections declared, but only 10 given [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:119]
INFO: [Synth 8-6155] done synthesizing module 'sipo' (30#1) [E:/KITCODE/Scope/repo/axi_lvds_2/src/sipo.v:22]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:252]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:253]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:254]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:256]
WARNING: [Synth 8-3848] Net parallel_out[4] in module/entity lvds1_v1_0_S00_AXI does not have driver. [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:135]
WARNING: [Synth 8-3848] Net parallel_out[5] in module/entity lvds1_v1_0_S00_AXI does not have driver. [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:135]
WARNING: [Synth 8-3848] Net parallel_out[6] in module/entity lvds1_v1_0_S00_AXI does not have driver. [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:135]
WARNING: [Synth 8-3848] Net parallel_out[7] in module/entity lvds1_v1_0_S00_AXI does not have driver. [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:135]
INFO: [Synth 8-6155] done synthesizing module 'lvds1_v1_0_S00_AXI' (31#1) [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_lvds_v1_0' (32#1) [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0.v:4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[11]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[10]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[10]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[11]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[10]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[11]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[11]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:02:41 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:02:42 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:35 ; elapsed = 00:02:42 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0'
Parsing XDC File [E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_lvds_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_lvds_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0'
Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0'
Finished Parsing XDC File [e:/KITCODE/Scope/repo/axi_lvds_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_lvds_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_lvds_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_lvds_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_lvds_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[1].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[2].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_rx[3].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1119.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 1119.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:58 ; elapsed = 00:03:05 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:58 ; elapsed = 00:03:05 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0. (constraint file  E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[0].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[1].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[2].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_tx[3].inst_piso /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[0].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[1].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[2].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lvds1_v1_0_S00_AXI_inst/\lvds_rx[3].inst_sipo /intst_fifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:59 ; elapsed = 00:03:06 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'piso__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'piso__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'piso__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'piso'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sipo__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sipo__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sipo__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sipo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                              000 |                             0000
               Data_byte |                              001 |                             0001
                Stop_bit |                              010 |                             0010
                   delay |                              011 |                             0101
                    Idle |                              100 |                             0011
                 Rd_byte |                              101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'piso__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                              000 |                             0000
               Data_byte |                              001 |                             0001
                Stop_bit |                              010 |                             0010
                   delay |                              011 |                             0101
                    Idle |                              100 |                             0011
                 Rd_byte |                              101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'piso__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                              000 |                             0000
               Data_byte |                              001 |                             0001
                Stop_bit |                              010 |                             0010
                   delay |                              011 |                             0101
                    Idle |                              100 |                             0011
                 Rd_byte |                              101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'piso__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                              000 |                             0000
               Data_byte |                              001 |                             0001
                Stop_bit |                              010 |                             0010
                   delay |                              011 |                             0101
                    Idle |                              100 |                             0011
                 Rd_byte |                              101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'piso'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                             0001 |                             0000
               Data_byte |                             0010 |                             0001
                Stop_bit |                             0100 |                             0010
                 Wr_fifo |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sipo__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                             0001 |                             0000
               Data_byte |                             0010 |                             0001
                Stop_bit |                             0100 |                             0010
                 Wr_fifo |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sipo__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                             0001 |                             0000
               Data_byte |                             0010 |                             0001
                Stop_bit |                             0100 |                             0010
                 Wr_fifo |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sipo__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Start_bit |                             0001 |                             0000
               Data_byte |                             0010 |                             0001
                Stop_bit |                             0100 |                             0010
                 Wr_fifo |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sipo'
WARNING: [Synth 8-327] inferring latch for variable 'wr_en_reg' [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:519]
WARNING: [Synth 8-327] inferring latch for variable 'rd_en_reg' [E:/KITCODE/Scope/repo/axi_lvds_2/src/axi_lvds_v1_0_S00_AXI.v:451]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:06 ; elapsed = 00:03:14 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---XORs : 
	   2 Input     12 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 720   
+---Registers : 
	               32 Bit    Registers := 18    
	               12 Bit    Registers := 96    
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 96    
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 362   
+---Muxes : 
	   6 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 61    
	   6 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module piso__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 7     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module piso__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 7     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module piso__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 7     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module piso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 7     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sipo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sipo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module reset_blk_ramfifo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sipo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sipo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module lvds1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'lvds1_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lvds1_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'lvds1_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lvds1_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (lvds1_v1_0_S00_AXI_inst/wr_en_reg[7]) is unused and will be removed from module axi_lvds_v1_0.
WARNING: [Synth 8-3332] Sequential element (lvds1_v1_0_S00_AXI_inst/wr_en_reg[6]) is unused and will be removed from module axi_lvds_v1_0.
WARNING: [Synth 8-3332] Sequential element (lvds1_v1_0_S00_AXI_inst/wr_en_reg[5]) is unused and will be removed from module axi_lvds_v1_0.
WARNING: [Synth 8-3332] Sequential element (lvds1_v1_0_S00_AXI_inst/wr_en_reg[4]) is unused and will be removed from module axi_lvds_v1_0.
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[1].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[2].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'lvds1_v1_0_S00_AXI_inst/lvds_tx[3].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:26 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:38 ; elapsed = 00:03:47 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:03:47 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:42 ; elapsed = 00:03:51 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:03:56 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:03:57 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:03:57 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:03:58 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:03:58 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_4 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |    48|
|3     |LUT1     |    18|
|4     |LUT2     |   282|
|5     |LUT3     |   223|
|6     |LUT4     |   345|
|7     |LUT5     |    96|
|8     |LUT6     |   165|
|9     |MUXCY    |   240|
|10    |RAMB36E1 |    32|
|11    |SRL16E   |    16|
|12    |FDRE     |  2294|
|13    |FDSE     |    89|
|14    |LD       |     5|
|15    |IBUF     |    61|
|16    |OBUF     |    50|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                                                                  |Module                                       |Cells |
+------+------------------------------------------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                                                       |                                             |  3968|
|2     |  lvds1_v1_0_S00_AXI_inst                                                                 |lvds1_v1_0_S00_AXI                           |  3853|
|3     |    \lvds_rx[0].inst_sipo                                                                 |sipo__xdcDup__1                              |   442|
|4     |      intst_fifo                                                                          |fifo_generator_0__xdcDup__1                  |   346|
|5     |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__5            |   346|
|6     |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__5      |   346|
|7     |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__5                |   346|
|8     |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__5            |   346|
|9     |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__5                       |   140|
|10    |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__24                             |    70|
|11    |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__25                             |    70|
|12    |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_148                                 |    82|
|13    |                  \gras.rsts                                                              |rd_status_flags_as_167                       |    42|
|14    |                    c0                                                                    |compare_169                                  |    12|
|15    |                    c1                                                                    |compare_170                                  |    13|
|16    |                    \gae.c2                                                               |compare_171                                  |    12|
|17    |                  rpntr                                                                   |rd_bin_cntr_168                              |    40|
|18    |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_149                                 |    68|
|19    |                  \gwas.wsts                                                              |wr_status_flags_as_163                       |    28|
|20    |                    c1                                                                    |compare_165                                  |    12|
|21    |                    c2                                                                    |compare_166                                  |    12|
|22    |                  wpntr                                                                   |wr_bin_cntr_164                              |    40|
|23    |                \gntv_or_sync_fifo.mem                                                    |memory_150                                   |    20|
|24    |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_151                       |    20|
|25    |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_152                 |    20|
|26    |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_153                          |    20|
|27    |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_154                 |    20|
|28    |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_155                   |     1|
|29    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_162                 |     1|
|30    |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_156   |     1|
|31    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_161 |     1|
|32    |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_157   |     1|
|33    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_160 |     1|
|34    |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_158   |    17|
|35    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_159 |     3|
|36    |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__5                 |    36|
|37    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__24                         |     5|
|38    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__25                         |     5|
|39    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__24                           |     5|
|40    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__25                           |     5|
|41    |    \lvds_rx[1].inst_sipo                                                                 |sipo__xdcDup__2                              |   506|
|42    |      intst_fifo                                                                          |fifo_generator_0__xdcDup__2                  |   346|
|43    |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__6            |   346|
|44    |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__6      |   346|
|45    |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__6                |   346|
|46    |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__6            |   346|
|47    |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__6                       |   140|
|48    |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__26                             |    70|
|49    |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__27                             |    70|
|50    |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_124                                 |    82|
|51    |                  \gras.rsts                                                              |rd_status_flags_as_143                       |    42|
|52    |                    c0                                                                    |compare_145                                  |    12|
|53    |                    c1                                                                    |compare_146                                  |    13|
|54    |                    \gae.c2                                                               |compare_147                                  |    12|
|55    |                  rpntr                                                                   |rd_bin_cntr_144                              |    40|
|56    |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_125                                 |    68|
|57    |                  \gwas.wsts                                                              |wr_status_flags_as_139                       |    28|
|58    |                    c1                                                                    |compare_141                                  |    12|
|59    |                    c2                                                                    |compare_142                                  |    12|
|60    |                  wpntr                                                                   |wr_bin_cntr_140                              |    40|
|61    |                \gntv_or_sync_fifo.mem                                                    |memory_126                                   |    20|
|62    |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_127                       |    20|
|63    |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_128                 |    20|
|64    |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_129                          |    20|
|65    |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_130                 |    20|
|66    |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_131                   |     1|
|67    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_138                 |     1|
|68    |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_132   |     1|
|69    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_137 |     1|
|70    |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_133   |     1|
|71    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_136 |     1|
|72    |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_134   |    17|
|73    |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_135 |     3|
|74    |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__6                 |    36|
|75    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__26                         |     5|
|76    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__27                         |     5|
|77    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__26                           |     5|
|78    |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__27                           |     5|
|79    |    \lvds_rx[2].inst_sipo                                                                 |sipo__xdcDup__3                              |   442|
|80    |      intst_fifo                                                                          |fifo_generator_0__xdcDup__3                  |   346|
|81    |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__7            |   346|
|82    |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__7      |   346|
|83    |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__7                |   346|
|84    |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__7            |   346|
|85    |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__7                       |   140|
|86    |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__28                             |    70|
|87    |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__29                             |    70|
|88    |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_100                                 |    82|
|89    |                  \gras.rsts                                                              |rd_status_flags_as_119                       |    42|
|90    |                    c0                                                                    |compare_121                                  |    12|
|91    |                    c1                                                                    |compare_122                                  |    13|
|92    |                    \gae.c2                                                               |compare_123                                  |    12|
|93    |                  rpntr                                                                   |rd_bin_cntr_120                              |    40|
|94    |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_101                                 |    68|
|95    |                  \gwas.wsts                                                              |wr_status_flags_as_115                       |    28|
|96    |                    c1                                                                    |compare_117                                  |    12|
|97    |                    c2                                                                    |compare_118                                  |    12|
|98    |                  wpntr                                                                   |wr_bin_cntr_116                              |    40|
|99    |                \gntv_or_sync_fifo.mem                                                    |memory_102                                   |    20|
|100   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_103                       |    20|
|101   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_104                 |    20|
|102   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_105                          |    20|
|103   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_106                 |    20|
|104   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_107                   |     1|
|105   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_114                 |     1|
|106   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_108   |     1|
|107   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_113 |     1|
|108   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_109   |     1|
|109   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_112 |     1|
|110   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_110   |    17|
|111   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_111 |     3|
|112   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__7                 |    36|
|113   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__28                         |     5|
|114   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__29                         |     5|
|115   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__28                           |     5|
|116   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__29                           |     5|
|117   |    \lvds_rx[3].inst_sipo                                                                 |sipo                                         |   442|
|118   |      intst_fifo                                                                          |fifo_generator_0__xdcDup__4                  |   346|
|119   |        U0                                                                                |fifo_generator_v13_2_4                       |   346|
|120   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth                 |   346|
|121   |            \gconvfifo.rf                                                                 |fifo_generator_top                           |   346|
|122   |              \grf.rf                                                                     |fifo_generator_ramfifo                       |   346|
|123   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs                                  |   140|
|124   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__30                             |    70|
|125   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray                                 |    70|
|126   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_76                                  |    82|
|127   |                  \gras.rsts                                                              |rd_status_flags_as_95                        |    42|
|128   |                    c0                                                                    |compare_97                                   |    12|
|129   |                    c1                                                                    |compare_98                                   |    13|
|130   |                    \gae.c2                                                               |compare_99                                   |    12|
|131   |                  rpntr                                                                   |rd_bin_cntr_96                               |    40|
|132   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_77                                  |    68|
|133   |                  \gwas.wsts                                                              |wr_status_flags_as_91                        |    28|
|134   |                    c1                                                                    |compare_93                                   |    12|
|135   |                    c2                                                                    |compare_94                                   |    12|
|136   |                  wpntr                                                                   |wr_bin_cntr_92                               |    40|
|137   |                \gntv_or_sync_fifo.mem                                                    |memory_78                                    |    20|
|138   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_79                        |    20|
|139   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_80                  |    20|
|140   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_81                           |    20|
|141   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_82                  |    20|
|142   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_83                    |     1|
|143   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_90                  |     1|
|144   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_84    |     1|
|145   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_89  |     1|
|146   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_85    |     1|
|147   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_88  |     1|
|148   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_86    |    17|
|149   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_87  |     3|
|150   |                rstblk                                                                    |reset_blk_ramfifo                            |    36|
|151   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__30                         |     5|
|152   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                             |     5|
|153   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__30                           |     5|
|154   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                               |     5|
|155   |    \lvds_tx[0].inst_piso                                                                 |piso__xdcDup__1                              |   451|
|156   |      intst_fifo                                                                          |fifo_generator_0__xdcDup__5                  |   346|
|157   |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__1            |   346|
|158   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__1      |   346|
|159   |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__1                |   346|
|160   |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__1            |   346|
|161   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__1                       |   140|
|162   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__16                             |    70|
|163   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__17                             |    70|
|164   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_52                                  |    82|
|165   |                  \gras.rsts                                                              |rd_status_flags_as_71                        |    42|
|166   |                    c0                                                                    |compare_73                                   |    12|
|167   |                    c1                                                                    |compare_74                                   |    13|
|168   |                    \gae.c2                                                               |compare_75                                   |    12|
|169   |                  rpntr                                                                   |rd_bin_cntr_72                               |    40|
|170   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_53                                  |    68|
|171   |                  \gwas.wsts                                                              |wr_status_flags_as_67                        |    28|
|172   |                    c1                                                                    |compare_69                                   |    12|
|173   |                    c2                                                                    |compare_70                                   |    12|
|174   |                  wpntr                                                                   |wr_bin_cntr_68                               |    40|
|175   |                \gntv_or_sync_fifo.mem                                                    |memory_54                                    |    20|
|176   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_55                        |    20|
|177   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_56                  |    20|
|178   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_57                           |    20|
|179   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_58                  |    20|
|180   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_59                    |     1|
|181   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_66                  |     1|
|182   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_60    |     1|
|183   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_65  |     1|
|184   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_61    |     1|
|185   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_64  |     1|
|186   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_62    |    17|
|187   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_63  |     3|
|188   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__1                 |    36|
|189   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__16                         |     5|
|190   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__17                         |     5|
|191   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__16                           |     5|
|192   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__17                           |     5|
|193   |    \lvds_tx[1].inst_piso                                                                 |piso__xdcDup__2                              |   451|
|194   |      intst_fifo                                                                          |fifo_generator_0__xdcDup__6                  |   346|
|195   |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__2            |   346|
|196   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__2      |   346|
|197   |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__2                |   346|
|198   |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__2            |   346|
|199   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__2                       |   140|
|200   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__18                             |    70|
|201   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__19                             |    70|
|202   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_28                                  |    82|
|203   |                  \gras.rsts                                                              |rd_status_flags_as_47                        |    42|
|204   |                    c0                                                                    |compare_49                                   |    12|
|205   |                    c1                                                                    |compare_50                                   |    13|
|206   |                    \gae.c2                                                               |compare_51                                   |    12|
|207   |                  rpntr                                                                   |rd_bin_cntr_48                               |    40|
|208   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_29                                  |    68|
|209   |                  \gwas.wsts                                                              |wr_status_flags_as_43                        |    28|
|210   |                    c1                                                                    |compare_45                                   |    12|
|211   |                    c2                                                                    |compare_46                                   |    12|
|212   |                  wpntr                                                                   |wr_bin_cntr_44                               |    40|
|213   |                \gntv_or_sync_fifo.mem                                                    |memory_30                                    |    20|
|214   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_31                        |    20|
|215   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_32                  |    20|
|216   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_33                           |    20|
|217   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_34                  |    20|
|218   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_35                    |     1|
|219   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_42                  |     1|
|220   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_36    |     1|
|221   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_41  |     1|
|222   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_37    |     1|
|223   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_40  |     1|
|224   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_38    |    17|
|225   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_39  |     3|
|226   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__2                 |    36|
|227   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__18                         |     5|
|228   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__19                         |     5|
|229   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__18                           |     5|
|230   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__19                           |     5|
|231   |    \lvds_tx[2].inst_piso                                                                 |piso__xdcDup__3                              |   451|
|232   |      intst_fifo                                                                          |fifo_generator_0__xdcDup__7                  |   346|
|233   |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__3            |   346|
|234   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__3      |   346|
|235   |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__3                |   346|
|236   |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__3            |   346|
|237   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__3                       |   140|
|238   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__20                             |    70|
|239   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__21                             |    70|
|240   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic_4                                   |    82|
|241   |                  \gras.rsts                                                              |rd_status_flags_as_23                        |    42|
|242   |                    c0                                                                    |compare_25                                   |    12|
|243   |                    c1                                                                    |compare_26                                   |    13|
|244   |                    \gae.c2                                                               |compare_27                                   |    12|
|245   |                  rpntr                                                                   |rd_bin_cntr_24                               |    40|
|246   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic_5                                   |    68|
|247   |                  \gwas.wsts                                                              |wr_status_flags_as_19                        |    28|
|248   |                    c1                                                                    |compare_21                                   |    12|
|249   |                    c2                                                                    |compare_22                                   |    12|
|250   |                  wpntr                                                                   |wr_bin_cntr_20                               |    40|
|251   |                \gntv_or_sync_fifo.mem                                                    |memory_6                                     |    20|
|252   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3_7                         |    20|
|253   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth_8                   |    20|
|254   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top_9                            |    20|
|255   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr_10                  |    20|
|256   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width_11                    |     1|
|257   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper_18                  |     1|
|258   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0_12    |     1|
|259   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0_17  |     1|
|260   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1_13    |     1|
|261   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1_16  |     1|
|262   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2_14    |    17|
|263   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2_15  |     3|
|264   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__3                 |    36|
|265   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__20                         |     5|
|266   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__21                         |     5|
|267   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__20                           |     5|
|268   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__21                           |     5|
|269   |    \lvds_tx[3].inst_piso                                                                 |piso                                         |   454|
|270   |      intst_fifo                                                                          |fifo_generator_0                             |   346|
|271   |        U0                                                                                |fifo_generator_v13_2_4__xdcDup__4            |   346|
|272   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth__xdcDup__4      |   346|
|273   |            \gconvfifo.rf                                                                 |fifo_generator_top__xdcDup__4                |   346|
|274   |              \grf.rf                                                                     |fifo_generator_ramfifo__xdcDup__4            |   346|
|275   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs__xdcDup__4                       |   140|
|276   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray__22                             |    70|
|277   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__23                             |    70|
|278   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic                                     |    82|
|279   |                  \gras.rsts                                                              |rd_status_flags_as                           |    42|
|280   |                    c0                                                                    |compare_1                                    |    12|
|281   |                    c1                                                                    |compare_2                                    |    13|
|282   |                    \gae.c2                                                               |compare_3                                    |    12|
|283   |                  rpntr                                                                   |rd_bin_cntr                                  |    40|
|284   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic                                     |    68|
|285   |                  \gwas.wsts                                                              |wr_status_flags_as                           |    28|
|286   |                    c1                                                                    |compare                                      |    12|
|287   |                    c2                                                                    |compare_0                                    |    12|
|288   |                  wpntr                                                                   |wr_bin_cntr                                  |    40|
|289   |                \gntv_or_sync_fifo.mem                                                    |memory                                       |    20|
|290   |                  \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_3                           |    20|
|291   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth                     |    20|
|292   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top                              |    20|
|293   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr                     |    20|
|294   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width                       |     1|
|295   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper                     |     1|
|296   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0       |     1|
|297   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0     |     1|
|298   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1       |     1|
|299   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1     |     1|
|300   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2       |    17|
|301   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2     |     3|
|302   |                rstblk                                                                    |reset_blk_ramfifo__xdcDup__4                 |    36|
|303   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__22                         |     5|
|304   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst__23                         |     5|
|305   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__22                           |     5|
|306   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__23                           |     5|
+------+------------------------------------------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:03:58 . Memory (MB): peak = 1119.461 ; gain = 479.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3901 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:03:44 . Memory (MB): peak = 1119.461 ; gain = 479.648
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:03:58 . Memory (MB): peak = 1119.461 ; gain = 479.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1119.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 80 instances
  LD => LDCE: 4 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:10 ; elapsed = 00:04:21 . Memory (MB): peak = 1119.461 ; gain = 723.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1119.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/KITCODE/Scope/repo/axi_lvds_2/tmp_edit_project.runs/synth_1/axi_lvds_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_lvds_v1_0_utilization_synth.rpt -pb axi_lvds_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 16:04:10 2022...
