|MultiFunctionSampProc
CLK_NX => CLK_NX~0.IN1
TECLKOUT => TECLKOUT~0.IN5
TCE2n => UART_A_RDn_TEMP~0.IN0
TCE2n => UART_A_WEn_TEMP~0.IN0
TSDWEn => UART_A_WEn_TEMP~1.IN1
TSDRASn => UART_A_RDn_TEMP~1.IN1
TED[0] <= TED[0]~26
TED[0] <= UART_TXD:UART_TXD_A.fifo_data8
TED[0] <= UART_TXD:UART_TXD_B.fifo_data8
TED[1] <= TED[1]~25
TED[1] <= UART_TXD:UART_TXD_A.fifo_data8
TED[1] <= UART_TXD:UART_TXD_B.fifo_data8
TED[2] <= TED[2]~24
TED[2] <= UART_TXD:UART_TXD_A.fifo_data8
TED[2] <= UART_TXD:UART_TXD_B.fifo_data8
TED[3] <= TED[3]~23
TED[3] <= UART_TXD:UART_TXD_A.fifo_data8
TED[3] <= UART_TXD:UART_TXD_B.fifo_data8
TED[4] <= TED[4]~22
TED[4] <= UART_TXD:UART_TXD_A.fifo_data8
TED[4] <= UART_TXD:UART_TXD_B.fifo_data8
TED[5] <= TED[5]~21
TED[5] <= UART_TXD:UART_TXD_A.fifo_data8
TED[5] <= UART_TXD:UART_TXD_B.fifo_data8
TED[6] <= TED[6]~20
TED[6] <= UART_TXD:UART_TXD_A.fifo_data8
TED[6] <= UART_TXD:UART_TXD_B.fifo_data8
TED[7] <= TED[7]~19
TED[7] <= UART_TXD:UART_TXD_A.fifo_data8
TED[7] <= UART_TXD:UART_TXD_B.fifo_data8
TED[8] <= TED[8]~18
TED[9] <= TED[9]~17
TED[10] <= TED[10]~16
TED[11] <= TED[11]~15
TED[12] <= TED[12]~14
TED[13] <= TED[13]~13
TED[14] <= TED[14]~12
TED[15] <= TED[15]~11
TED[16] <= TED[16]~10
TED[17] <= TED[17]~9
TED[18] <= TED[18]~8
TED[19] <= TED[19]~7
TED[20] <= TED[20]~6
TED[21] <= TED[21]~5
TED[22] <= TED[22]~4
TED[23] <= TED[23]~3
TED[24] <= TED[24]~2
TED[25] <= TED[25]~1
TED[26] <= TED[26]~0
TED[27] <= TED[27]~27
TED[28] <= TED[28]~28
TED[29] <= TED[29]~29
TED[30] <= TED[30]~30
TED[31] <= TED[31]~31
TEA[2] => Equal7.IN31
TEA[2] => Equal6.IN31
TEA[2] => Equal5.IN31
TEA[2] => Equal4.IN31
TEA[2] => Equal3.IN31
TEA[2] => Equal2.IN31
TEA[2] => Equal1.IN31
TEA[2] => Equal0.IN31
TEA[2] => Equal9.IN0
TEA[2] => Equal10.IN0
TEA[2] => Equal12.IN15
TEA[2] => Equal13.IN15
TEA[2] => Equal14.IN15
TEA[3] => Equal7.IN30
TEA[3] => Equal6.IN30
TEA[3] => Equal5.IN30
TEA[3] => Equal4.IN30
TEA[3] => Equal3.IN30
TEA[3] => Equal2.IN30
TEA[3] => Equal1.IN30
TEA[3] => Equal0.IN30
TEA[3] => Equal9.IN15
TEA[3] => Equal10.IN15
TEA[3] => Equal12.IN14
TEA[3] => Equal13.IN14
TEA[3] => Equal14.IN0
TEA[4] => Equal7.IN29
TEA[4] => Equal6.IN29
TEA[4] => Equal5.IN29
TEA[4] => Equal4.IN29
TEA[4] => Equal3.IN29
TEA[4] => Equal2.IN29
TEA[4] => Equal1.IN29
TEA[4] => Equal0.IN29
TEA[4] => Equal9.IN14
TEA[4] => Equal10.IN14
TEA[4] => Equal12.IN13
TEA[4] => Equal13.IN13
TEA[4] => Equal14.IN14
TEA[5] => Equal7.IN28
TEA[5] => Equal6.IN28
TEA[5] => Equal5.IN28
TEA[5] => Equal4.IN28
TEA[5] => Equal3.IN28
TEA[5] => Equal2.IN28
TEA[5] => Equal1.IN28
TEA[5] => Equal0.IN28
TEA[5] => Equal9.IN13
TEA[5] => Equal10.IN13
TEA[5] => Equal12.IN12
TEA[5] => Equal13.IN12
TEA[5] => Equal14.IN13
TEA[6] => Equal7.IN27
TEA[6] => Equal6.IN27
TEA[6] => Equal5.IN27
TEA[6] => Equal4.IN27
TEA[6] => Equal3.IN27
TEA[6] => Equal2.IN27
TEA[6] => Equal1.IN27
TEA[6] => Equal0.IN27
TEA[6] => Equal9.IN12
TEA[6] => Equal10.IN12
TEA[6] => Equal12.IN11
TEA[6] => Equal13.IN11
TEA[6] => Equal14.IN12
TEA[7] => Equal7.IN26
TEA[7] => Equal6.IN26
TEA[7] => Equal5.IN26
TEA[7] => Equal4.IN26
TEA[7] => Equal3.IN26
TEA[7] => Equal2.IN26
TEA[7] => Equal1.IN26
TEA[7] => Equal0.IN26
TEA[7] => Equal9.IN11
TEA[7] => Equal10.IN11
TEA[7] => Equal12.IN10
TEA[7] => Equal13.IN10
TEA[7] => Equal14.IN11
TEA[8] => Equal7.IN25
TEA[8] => Equal6.IN25
TEA[8] => Equal5.IN25
TEA[8] => Equal4.IN25
TEA[8] => Equal3.IN25
TEA[8] => Equal2.IN25
TEA[8] => Equal1.IN25
TEA[8] => Equal0.IN25
TEA[8] => Equal9.IN10
TEA[8] => Equal10.IN10
TEA[8] => Equal12.IN9
TEA[8] => Equal13.IN9
TEA[8] => Equal14.IN10
TEA[9] => Equal7.IN24
TEA[9] => Equal6.IN24
TEA[9] => Equal5.IN24
TEA[9] => Equal4.IN24
TEA[9] => Equal3.IN24
TEA[9] => Equal2.IN24
TEA[9] => Equal1.IN24
TEA[9] => Equal0.IN24
TEA[9] => Equal9.IN9
TEA[9] => Equal10.IN9
TEA[9] => Equal12.IN8
TEA[9] => Equal13.IN8
TEA[9] => Equal14.IN9
TEA[10] => Equal7.IN23
TEA[10] => Equal6.IN23
TEA[10] => Equal5.IN23
TEA[10] => Equal4.IN23
TEA[10] => Equal3.IN23
TEA[10] => Equal2.IN23
TEA[10] => Equal1.IN23
TEA[10] => Equal0.IN23
TEA[10] => Equal9.IN1
TEA[10] => Equal10.IN8
TEA[10] => Equal12.IN0
TEA[10] => Equal13.IN7
TEA[10] => Equal14.IN8
TEA[11] => Equal7.IN22
TEA[11] => Equal6.IN22
TEA[11] => Equal5.IN22
TEA[11] => Equal4.IN22
TEA[11] => Equal3.IN22
TEA[11] => Equal2.IN22
TEA[11] => Equal1.IN22
TEA[11] => Equal0.IN22
TEA[11] => Equal9.IN8
TEA[11] => Equal10.IN1
TEA[11] => Equal12.IN7
TEA[11] => Equal13.IN0
TEA[11] => Equal14.IN7
TEA[12] => Equal7.IN21
TEA[12] => Equal6.IN21
TEA[12] => Equal5.IN21
TEA[12] => Equal4.IN21
TEA[12] => Equal3.IN21
TEA[12] => Equal2.IN21
TEA[12] => Equal1.IN21
TEA[12] => Equal0.IN21
TEA[12] => Equal9.IN7
TEA[12] => Equal10.IN7
TEA[12] => Equal12.IN6
TEA[12] => Equal13.IN6
TEA[12] => Equal14.IN6
TEA[13] => Equal7.IN20
TEA[13] => Equal6.IN20
TEA[13] => Equal5.IN20
TEA[13] => Equal4.IN20
TEA[13] => Equal3.IN20
TEA[13] => Equal2.IN20
TEA[13] => Equal1.IN20
TEA[13] => Equal0.IN20
TEA[13] => Equal9.IN6
TEA[13] => Equal10.IN6
TEA[13] => Equal12.IN5
TEA[13] => Equal13.IN5
TEA[13] => Equal14.IN5
TEA[14] => Equal7.IN19
TEA[14] => Equal6.IN19
TEA[14] => Equal5.IN19
TEA[14] => Equal4.IN19
TEA[14] => Equal3.IN19
TEA[14] => Equal2.IN19
TEA[14] => Equal1.IN19
TEA[14] => Equal0.IN19
TEA[14] => Equal9.IN2
TEA[14] => Equal10.IN2
TEA[14] => Equal12.IN1
TEA[14] => Equal13.IN1
TEA[14] => Equal14.IN4
TEA[15] => Equal7.IN18
TEA[15] => Equal6.IN18
TEA[15] => Equal5.IN18
TEA[15] => Equal4.IN18
TEA[15] => Equal3.IN18
TEA[15] => Equal2.IN18
TEA[15] => Equal1.IN18
TEA[15] => Equal0.IN18
TEA[15] => Equal9.IN5
TEA[15] => Equal10.IN5
TEA[15] => Equal12.IN4
TEA[15] => Equal13.IN4
TEA[15] => Equal14.IN3
TEA[16] => Equal7.IN17
TEA[16] => Equal6.IN17
TEA[16] => Equal5.IN17
TEA[16] => Equal4.IN17
TEA[16] => Equal3.IN17
TEA[16] => Equal2.IN17
TEA[16] => Equal1.IN17
TEA[16] => Equal0.IN17
TEA[16] => Equal9.IN4
TEA[16] => Equal10.IN4
TEA[16] => Equal12.IN3
TEA[16] => Equal13.IN3
TEA[16] => Equal14.IN2
TEA[17] => Equal7.IN16
TEA[17] => Equal6.IN16
TEA[17] => Equal5.IN16
TEA[17] => Equal4.IN16
TEA[17] => Equal3.IN16
TEA[17] => Equal2.IN16
TEA[17] => Equal1.IN16
TEA[17] => Equal0.IN16
TEA[17] => Equal9.IN3
TEA[17] => Equal10.IN3
TEA[17] => Equal12.IN2
TEA[17] => Equal13.IN2
TEA[17] => Equal14.IN1
TEA[18] => Equal8.IN0
TEA[18] => Equal11.IN3
TEA[19] => Equal8.IN3
TEA[19] => Equal11.IN0
TEA[20] => Equal8.IN2
TEA[20] => Equal11.IN2
TEA[21] => Equal8.IN1
TEA[21] => Equal11.IN1
EXTINT4 <= REG_INT_VALID_STATUS.DB_MAX_OUTPUT_PORT_TYPE
EXTINT5 <= <GND>
EXTINT6 <= <GND>
EXTINT7 <= <GND>
RXD_232[0] => RXD_232[0]~1.IN1
RXD_232[1] => RXD_232[1]~0.IN1
TXD_232[0] <= UART_TXD:UART_TXD_A.TXD
TXD_232[1] <= UART_TXD:UART_TXD_B.TXD
ADC_CLOCK <= PLL_25MxN:PLL_25MxN_M.c0
ADC1_CLK => ADC1_CLK~0.IN1
ADC2_CLK => ADC2_CLK~0.IN1
ADC3_CLK => ADC3_CLK~0.IN1
ADC4_CLK => ADC4_CLK~0.IN1
ADC1_D[0] => ~NO_FANOUT~
ADC1_D[1] => ~NO_FANOUT~
ADC1_D[2] => ADC1_D[2]~11.IN1
ADC1_D[3] => ADC1_D[3]~10.IN1
ADC1_D[4] => ADC1_D[4]~9.IN1
ADC1_D[5] => ADC1_D[5]~8.IN1
ADC1_D[6] => ADC1_D[6]~7.IN1
ADC1_D[7] => ADC1_D[7]~6.IN1
ADC1_D[8] => ADC1_D[8]~5.IN1
ADC1_D[9] => ADC1_D[9]~4.IN1
ADC1_D[10] => ADC1_D[10]~3.IN1
ADC1_D[11] => ADC1_D[11]~2.IN1
ADC1_D[12] => ADC1_D[12]~1.IN1
ADC1_D[13] => ADC1_D[13]~0.IN1
ADC2_D[0] => ~NO_FANOUT~
ADC2_D[1] => ~NO_FANOUT~
ADC2_D[2] => ADC2_D[2]~11.IN1
ADC2_D[3] => ADC2_D[3]~10.IN1
ADC2_D[4] => ADC2_D[4]~9.IN1
ADC2_D[5] => ADC2_D[5]~8.IN1
ADC2_D[6] => ADC2_D[6]~7.IN1
ADC2_D[7] => ADC2_D[7]~6.IN1
ADC2_D[8] => ADC2_D[8]~5.IN1
ADC2_D[9] => ADC2_D[9]~4.IN1
ADC2_D[10] => ADC2_D[10]~3.IN1
ADC2_D[11] => ADC2_D[11]~2.IN1
ADC2_D[12] => ADC2_D[12]~1.IN1
ADC2_D[13] => ADC2_D[13]~0.IN1
ADC3_D[0] => ~NO_FANOUT~
ADC3_D[1] => ~NO_FANOUT~
ADC3_D[2] => ADC3_D[2]~11.IN1
ADC3_D[3] => ADC3_D[3]~10.IN1
ADC3_D[4] => ADC3_D[4]~9.IN1
ADC3_D[5] => ADC3_D[5]~8.IN1
ADC3_D[6] => ADC3_D[6]~7.IN1
ADC3_D[7] => ADC3_D[7]~6.IN1
ADC3_D[8] => ADC3_D[8]~5.IN1
ADC3_D[9] => ADC3_D[9]~4.IN1
ADC3_D[10] => ADC3_D[10]~3.IN1
ADC3_D[11] => ADC3_D[11]~2.IN1
ADC3_D[12] => ADC3_D[12]~1.IN1
ADC3_D[13] => ADC3_D[13]~0.IN1
ADC4_D[0] => ~NO_FANOUT~
ADC4_D[1] => ~NO_FANOUT~
ADC4_D[2] => ADC4_D[2]~11.IN1
ADC4_D[3] => ADC4_D[3]~10.IN1
ADC4_D[4] => ADC4_D[4]~9.IN1
ADC4_D[5] => ADC4_D[5]~8.IN1
ADC4_D[6] => ADC4_D[6]~7.IN1
ADC4_D[7] => ADC4_D[7]~6.IN1
ADC4_D[8] => ADC4_D[8]~5.IN1
ADC4_D[9] => ADC4_D[9]~4.IN1
ADC4_D[10] => ADC4_D[10]~3.IN1
ADC4_D[11] => ADC4_D[11]~2.IN1
ADC4_D[12] => ADC4_D[12]~1.IN1
ADC4_D[13] => ADC4_D[13]~0.IN1
ADC1_PDWN <= <GND>
ADC2_PDWN <= <GND>
ADC3_PDWN <= <GND>
ADC4_PDWN <= <GND>
DAC1_CLK <= CLK100M.DB_MAX_OUTPUT_PORT_TYPE
DAC2_CLK <= CLK100M.DB_MAX_OUTPUT_PORT_TYPE
DAC3_CLK <= CLK100M.DB_MAX_OUTPUT_PORT_TYPE
DAC4_CLK <= CLK100M.DB_MAX_OUTPUT_PORT_TYPE
DAC1_D[0] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[1] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[2] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[3] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[4] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[5] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[6] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[7] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[8] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[9] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[10] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[11] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[12] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC1_D[13] <= DAC_TABLE:DAC_TABLE_DAC1.q
DAC2_D[0] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[1] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[2] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[3] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[4] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[5] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[6] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[7] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[8] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[9] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[10] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[11] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[12] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC2_D[13] <= DAC_TABLE:DAC_TABLE_DAC2.q
DAC3_D[0] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[1] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[2] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[3] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[4] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[5] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[6] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[7] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[8] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[9] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[10] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[11] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[12] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC3_D[13] <= DAC_TABLE:DAC_TABLE_DAC3.q
DAC4_D[0] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[1] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[2] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[3] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[4] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[5] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[6] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[7] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[8] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[9] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[10] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[11] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[12] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC4_D[13] <= DAC_TABLE:DAC_TABLE_DAC4.q
DAC1_PDWN <= <GND>
DAC2_PDWN <= <GND>
DAC3_PDWN <= <GND>
DAC4_PDWN <= <GND>


|MultiFunctionSampProc|PLL_25MxN:PLL_25MxN_M
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|MultiFunctionSampProc|PLL_25MxN:PLL_25MxN_M|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|MultiFunctionSampProc|Reset_Gen:Reset_Gen_M
clock => cnt_for_reset[9].CLK
clock => cnt_for_reset[8].CLK
clock => cnt_for_reset[7].CLK
clock => cnt_for_reset[6].CLK
clock => cnt_for_reset[5].CLK
clock => cnt_for_reset[4].CLK
clock => cnt_for_reset[3].CLK
clock => cnt_for_reset[2].CLK
clock => cnt_for_reset[1].CLK
clock => cnt_for_reset[0].CLK
clock => reset~reg0.CLK
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|UART_TXD:UART_TXD_A
clock => clock~0.IN1
reset => fifo_rdreq~2.OUTPUTSELECT
reset => table_data~39.OUTPUTSELECT
reset => table_data~38.OUTPUTSELECT
reset => table_data~37.OUTPUTSELECT
reset => table_data~36.OUTPUTSELECT
reset => table_data~35.OUTPUTSELECT
reset => table_data~34.OUTPUTSELECT
reset => table_data~33.OUTPUTSELECT
reset => table_data~32.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~15.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~14.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~13.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~12.OUTPUTSELECT
reset => clken_divBaudRate~0.OUTPUTSELECT
reset => cnt_for_divBaudRate~25.OUTPUTSELECT
reset => cnt_for_divBaudRate~24.OUTPUTSELECT
reset => cnt_for_divBaudRate~23.OUTPUTSELECT
reset => cnt_for_divBaudRate~22.OUTPUTSELECT
reset => cnt_for_divBaudRate~21.OUTPUTSELECT
reset => cnt_for_divBaudRate~20.OUTPUTSELECT
reset => cnt_for_divBaudRate~19.OUTPUTSELECT
reset => cnt_for_divBaudRate~18.OUTPUTSELECT
reset => cnt_for_divBaudRate~17.OUTPUTSELECT
reset => cnt_for_divBaudRate~16.OUTPUTSELECT
reset => cnt_for_divBaudRate~15.OUTPUTSELECT
reset => cnt_for_divBaudRate~14.OUTPUTSELECT
reset => cnt_for_divBaudRate~13.OUTPUTSELECT
BaudRate[0] => Equal0.IN12
BaudRate[1] => Equal0.IN11
BaudRate[2] => Equal0.IN10
BaudRate[3] => Equal0.IN9
BaudRate[4] => Equal0.IN8
BaudRate[5] => Equal0.IN7
BaudRate[6] => Equal0.IN6
BaudRate[7] => Equal0.IN5
BaudRate[8] => Equal0.IN4
BaudRate[9] => Equal0.IN3
BaudRate[10] => Equal0.IN2
BaudRate[11] => Equal0.IN1
BaudRate[12] => Equal0.IN0
fifo_data8[0] => fifo_data8[0]~7.IN1
fifo_data8[1] => fifo_data8[1]~6.IN1
fifo_data8[2] => fifo_data8[2]~5.IN1
fifo_data8[3] => fifo_data8[3]~4.IN1
fifo_data8[4] => fifo_data8[4]~3.IN1
fifo_data8[5] => fifo_data8[5]~2.IN1
fifo_data8[6] => fifo_data8[6]~1.IN1
fifo_data8[7] => fifo_data8[7]~0.IN1
fifo_wrreq => fifo_wrreq~0.IN1
TXD <= table_data[0].DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component
data[0] => scfifo_0d31:auto_generated.data[0]
data[1] => scfifo_0d31:auto_generated.data[1]
data[2] => scfifo_0d31:auto_generated.data[2]
data[3] => scfifo_0d31:auto_generated.data[3]
data[4] => scfifo_0d31:auto_generated.data[4]
data[5] => scfifo_0d31:auto_generated.data[5]
data[6] => scfifo_0d31:auto_generated.data[6]
data[7] => scfifo_0d31:auto_generated.data[7]
q[0] <= scfifo_0d31:auto_generated.q[0]
q[1] <= scfifo_0d31:auto_generated.q[1]
q[2] <= scfifo_0d31:auto_generated.q[2]
q[3] <= scfifo_0d31:auto_generated.q[3]
q[4] <= scfifo_0d31:auto_generated.q[4]
q[5] <= scfifo_0d31:auto_generated.q[5]
q[6] <= scfifo_0d31:auto_generated.q[6]
q[7] <= scfifo_0d31:auto_generated.q[7]
wrreq => scfifo_0d31:auto_generated.wrreq
rdreq => scfifo_0d31:auto_generated.rdreq
clock => scfifo_0d31:auto_generated.clock
aclr => scfifo_0d31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_0d31:auto_generated.empty
full <= scfifo_0d31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated
aclr => a_dpfifo_7j31:dpfifo.aclr
clock => a_dpfifo_7j31:dpfifo.clock
data[0] => a_dpfifo_7j31:dpfifo.data[0]
data[1] => a_dpfifo_7j31:dpfifo.data[1]
data[2] => a_dpfifo_7j31:dpfifo.data[2]
data[3] => a_dpfifo_7j31:dpfifo.data[3]
data[4] => a_dpfifo_7j31:dpfifo.data[4]
data[5] => a_dpfifo_7j31:dpfifo.data[5]
data[6] => a_dpfifo_7j31:dpfifo.data[6]
data[7] => a_dpfifo_7j31:dpfifo.data[7]
empty <= a_dpfifo_7j31:dpfifo.empty
full <= a_dpfifo_7j31:dpfifo.full
q[0] <= a_dpfifo_7j31:dpfifo.q[0]
q[1] <= a_dpfifo_7j31:dpfifo.q[1]
q[2] <= a_dpfifo_7j31:dpfifo.q[2]
q[3] <= a_dpfifo_7j31:dpfifo.q[3]
q[4] <= a_dpfifo_7j31:dpfifo.q[4]
q[5] <= a_dpfifo_7j31:dpfifo.q[5]
q[6] <= a_dpfifo_7j31:dpfifo.q[6]
q[7] <= a_dpfifo_7j31:dpfifo.q[7]
rdreq => a_dpfifo_7j31:dpfifo.rreq
wrreq => a_dpfifo_7j31:dpfifo.wreq


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_tlb:rd_ptr_count.aclr
aclr => cntr_tlb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => dpram_c011:FIFOram.inclock
clock => dpram_c011:FIFOram.outclock
clock => cntr_tlb:rd_ptr_count.clock
clock => cntr_tlb:wr_ptr.clock
data[0] => dpram_c011:FIFOram.data[0]
data[1] => dpram_c011:FIFOram.data[1]
data[2] => dpram_c011:FIFOram.data[2]
data[3] => dpram_c011:FIFOram.data[3]
data[4] => dpram_c011:FIFOram.data[4]
data[5] => dpram_c011:FIFOram.data[5]
data[6] => dpram_c011:FIFOram.data[6]
data[7] => dpram_c011:FIFOram.data[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= dpram_c011:FIFOram.q[0]
q[1] <= dpram_c011:FIFOram.q[1]
q[2] <= dpram_c011:FIFOram.q[2]
q[3] <= dpram_c011:FIFOram.q[3]
q[4] <= dpram_c011:FIFOram.q[4]
q[5] <= dpram_c011:FIFOram.q[5]
q[6] <= dpram_c011:FIFOram.q[6]
q[7] <= dpram_c011:FIFOram.q[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => cntr_tlb:rd_ptr_count.sclr
sclr => cntr_tlb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state
aclr => cntr_9m7:count_usedw.aclr
clock => cntr_9m7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_9m7:count_usedw.sclr
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram
data[0] => altsyncram_uvj1:altsyncram2.data_a[0]
data[1] => altsyncram_uvj1:altsyncram2.data_a[1]
data[2] => altsyncram_uvj1:altsyncram2.data_a[2]
data[3] => altsyncram_uvj1:altsyncram2.data_a[3]
data[4] => altsyncram_uvj1:altsyncram2.data_a[4]
data[5] => altsyncram_uvj1:altsyncram2.data_a[5]
data[6] => altsyncram_uvj1:altsyncram2.data_a[6]
data[7] => altsyncram_uvj1:altsyncram2.data_a[7]
inclock => altsyncram_uvj1:altsyncram2.clock0
outclock => altsyncram_uvj1:altsyncram2.clock1
outclocken => altsyncram_uvj1:altsyncram2.clocken1
q[0] <= altsyncram_uvj1:altsyncram2.q_b[0]
q[1] <= altsyncram_uvj1:altsyncram2.q_b[1]
q[2] <= altsyncram_uvj1:altsyncram2.q_b[2]
q[3] <= altsyncram_uvj1:altsyncram2.q_b[3]
q[4] <= altsyncram_uvj1:altsyncram2.q_b[4]
q[5] <= altsyncram_uvj1:altsyncram2.q_b[5]
q[6] <= altsyncram_uvj1:altsyncram2.q_b[6]
q[7] <= altsyncram_uvj1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_uvj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_uvj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_uvj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_uvj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_uvj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_uvj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_uvj1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_uvj1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_uvj1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_uvj1:altsyncram2.address_b[9]
rdaddress[10] => altsyncram_uvj1:altsyncram2.address_b[10]
wraddress[0] => altsyncram_uvj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_uvj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_uvj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_uvj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_uvj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_uvj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_uvj1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_uvj1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_uvj1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_uvj1:altsyncram2.address_a[9]
wraddress[10] => altsyncram_uvj1:altsyncram2.address_a[10]
wren => altsyncram_uvj1:altsyncram2.wren_a


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_TXD:UART_TXD_B
clock => clock~0.IN1
reset => fifo_rdreq~2.OUTPUTSELECT
reset => table_data~39.OUTPUTSELECT
reset => table_data~38.OUTPUTSELECT
reset => table_data~37.OUTPUTSELECT
reset => table_data~36.OUTPUTSELECT
reset => table_data~35.OUTPUTSELECT
reset => table_data~34.OUTPUTSELECT
reset => table_data~33.OUTPUTSELECT
reset => table_data~32.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~15.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~14.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~13.OUTPUTSELECT
reset => CNT_FOR_UART_SEND~12.OUTPUTSELECT
reset => clken_divBaudRate~0.OUTPUTSELECT
reset => cnt_for_divBaudRate~25.OUTPUTSELECT
reset => cnt_for_divBaudRate~24.OUTPUTSELECT
reset => cnt_for_divBaudRate~23.OUTPUTSELECT
reset => cnt_for_divBaudRate~22.OUTPUTSELECT
reset => cnt_for_divBaudRate~21.OUTPUTSELECT
reset => cnt_for_divBaudRate~20.OUTPUTSELECT
reset => cnt_for_divBaudRate~19.OUTPUTSELECT
reset => cnt_for_divBaudRate~18.OUTPUTSELECT
reset => cnt_for_divBaudRate~17.OUTPUTSELECT
reset => cnt_for_divBaudRate~16.OUTPUTSELECT
reset => cnt_for_divBaudRate~15.OUTPUTSELECT
reset => cnt_for_divBaudRate~14.OUTPUTSELECT
reset => cnt_for_divBaudRate~13.OUTPUTSELECT
BaudRate[0] => Equal0.IN12
BaudRate[1] => Equal0.IN11
BaudRate[2] => Equal0.IN10
BaudRate[3] => Equal0.IN9
BaudRate[4] => Equal0.IN8
BaudRate[5] => Equal0.IN7
BaudRate[6] => Equal0.IN6
BaudRate[7] => Equal0.IN5
BaudRate[8] => Equal0.IN4
BaudRate[9] => Equal0.IN3
BaudRate[10] => Equal0.IN2
BaudRate[11] => Equal0.IN1
BaudRate[12] => Equal0.IN0
fifo_data8[0] => fifo_data8[0]~7.IN1
fifo_data8[1] => fifo_data8[1]~6.IN1
fifo_data8[2] => fifo_data8[2]~5.IN1
fifo_data8[3] => fifo_data8[3]~4.IN1
fifo_data8[4] => fifo_data8[4]~3.IN1
fifo_data8[5] => fifo_data8[5]~2.IN1
fifo_data8[6] => fifo_data8[6]~1.IN1
fifo_data8[7] => fifo_data8[7]~0.IN1
fifo_wrreq => fifo_wrreq~0.IN1
TXD <= table_data[0].DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component
data[0] => scfifo_0d31:auto_generated.data[0]
data[1] => scfifo_0d31:auto_generated.data[1]
data[2] => scfifo_0d31:auto_generated.data[2]
data[3] => scfifo_0d31:auto_generated.data[3]
data[4] => scfifo_0d31:auto_generated.data[4]
data[5] => scfifo_0d31:auto_generated.data[5]
data[6] => scfifo_0d31:auto_generated.data[6]
data[7] => scfifo_0d31:auto_generated.data[7]
q[0] <= scfifo_0d31:auto_generated.q[0]
q[1] <= scfifo_0d31:auto_generated.q[1]
q[2] <= scfifo_0d31:auto_generated.q[2]
q[3] <= scfifo_0d31:auto_generated.q[3]
q[4] <= scfifo_0d31:auto_generated.q[4]
q[5] <= scfifo_0d31:auto_generated.q[5]
q[6] <= scfifo_0d31:auto_generated.q[6]
q[7] <= scfifo_0d31:auto_generated.q[7]
wrreq => scfifo_0d31:auto_generated.wrreq
rdreq => scfifo_0d31:auto_generated.rdreq
clock => scfifo_0d31:auto_generated.clock
aclr => scfifo_0d31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_0d31:auto_generated.empty
full <= scfifo_0d31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated
aclr => a_dpfifo_7j31:dpfifo.aclr
clock => a_dpfifo_7j31:dpfifo.clock
data[0] => a_dpfifo_7j31:dpfifo.data[0]
data[1] => a_dpfifo_7j31:dpfifo.data[1]
data[2] => a_dpfifo_7j31:dpfifo.data[2]
data[3] => a_dpfifo_7j31:dpfifo.data[3]
data[4] => a_dpfifo_7j31:dpfifo.data[4]
data[5] => a_dpfifo_7j31:dpfifo.data[5]
data[6] => a_dpfifo_7j31:dpfifo.data[6]
data[7] => a_dpfifo_7j31:dpfifo.data[7]
empty <= a_dpfifo_7j31:dpfifo.empty
full <= a_dpfifo_7j31:dpfifo.full
q[0] <= a_dpfifo_7j31:dpfifo.q[0]
q[1] <= a_dpfifo_7j31:dpfifo.q[1]
q[2] <= a_dpfifo_7j31:dpfifo.q[2]
q[3] <= a_dpfifo_7j31:dpfifo.q[3]
q[4] <= a_dpfifo_7j31:dpfifo.q[4]
q[5] <= a_dpfifo_7j31:dpfifo.q[5]
q[6] <= a_dpfifo_7j31:dpfifo.q[6]
q[7] <= a_dpfifo_7j31:dpfifo.q[7]
rdreq => a_dpfifo_7j31:dpfifo.rreq
wrreq => a_dpfifo_7j31:dpfifo.wreq


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_tlb:rd_ptr_count.aclr
aclr => cntr_tlb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => dpram_c011:FIFOram.inclock
clock => dpram_c011:FIFOram.outclock
clock => cntr_tlb:rd_ptr_count.clock
clock => cntr_tlb:wr_ptr.clock
data[0] => dpram_c011:FIFOram.data[0]
data[1] => dpram_c011:FIFOram.data[1]
data[2] => dpram_c011:FIFOram.data[2]
data[3] => dpram_c011:FIFOram.data[3]
data[4] => dpram_c011:FIFOram.data[4]
data[5] => dpram_c011:FIFOram.data[5]
data[6] => dpram_c011:FIFOram.data[6]
data[7] => dpram_c011:FIFOram.data[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= dpram_c011:FIFOram.q[0]
q[1] <= dpram_c011:FIFOram.q[1]
q[2] <= dpram_c011:FIFOram.q[2]
q[3] <= dpram_c011:FIFOram.q[3]
q[4] <= dpram_c011:FIFOram.q[4]
q[5] <= dpram_c011:FIFOram.q[5]
q[6] <= dpram_c011:FIFOram.q[6]
q[7] <= dpram_c011:FIFOram.q[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => cntr_tlb:rd_ptr_count.sclr
sclr => cntr_tlb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state
aclr => cntr_9m7:count_usedw.aclr
clock => cntr_9m7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_9m7:count_usedw.sclr
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram
data[0] => altsyncram_uvj1:altsyncram2.data_a[0]
data[1] => altsyncram_uvj1:altsyncram2.data_a[1]
data[2] => altsyncram_uvj1:altsyncram2.data_a[2]
data[3] => altsyncram_uvj1:altsyncram2.data_a[3]
data[4] => altsyncram_uvj1:altsyncram2.data_a[4]
data[5] => altsyncram_uvj1:altsyncram2.data_a[5]
data[6] => altsyncram_uvj1:altsyncram2.data_a[6]
data[7] => altsyncram_uvj1:altsyncram2.data_a[7]
inclock => altsyncram_uvj1:altsyncram2.clock0
outclock => altsyncram_uvj1:altsyncram2.clock1
outclocken => altsyncram_uvj1:altsyncram2.clocken1
q[0] <= altsyncram_uvj1:altsyncram2.q_b[0]
q[1] <= altsyncram_uvj1:altsyncram2.q_b[1]
q[2] <= altsyncram_uvj1:altsyncram2.q_b[2]
q[3] <= altsyncram_uvj1:altsyncram2.q_b[3]
q[4] <= altsyncram_uvj1:altsyncram2.q_b[4]
q[5] <= altsyncram_uvj1:altsyncram2.q_b[5]
q[6] <= altsyncram_uvj1:altsyncram2.q_b[6]
q[7] <= altsyncram_uvj1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_uvj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_uvj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_uvj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_uvj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_uvj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_uvj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_uvj1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_uvj1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_uvj1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_uvj1:altsyncram2.address_b[9]
rdaddress[10] => altsyncram_uvj1:altsyncram2.address_b[10]
wraddress[0] => altsyncram_uvj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_uvj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_uvj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_uvj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_uvj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_uvj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_uvj1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_uvj1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_uvj1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_uvj1:altsyncram2.address_a[9]
wraddress[10] => altsyncram_uvj1:altsyncram2.address_a[10]
wren => altsyncram_uvj1:altsyncram2.wren_a


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_RXD:UART_RXD_A
clock => clock~0.IN1
reset => reset~0.IN1
BaudRate[0] => Equal0.IN12
BaudRate[1] => cnt_for_divBaudRate~25.DATAB
BaudRate[1] => Equal0.IN11
BaudRate[2] => cnt_for_divBaudRate~24.DATAB
BaudRate[2] => Equal0.IN10
BaudRate[3] => cnt_for_divBaudRate~23.DATAB
BaudRate[3] => Equal0.IN9
BaudRate[4] => cnt_for_divBaudRate~22.DATAB
BaudRate[4] => Equal0.IN8
BaudRate[5] => cnt_for_divBaudRate~21.DATAB
BaudRate[5] => Equal0.IN7
BaudRate[6] => cnt_for_divBaudRate~20.DATAB
BaudRate[6] => Equal0.IN6
BaudRate[7] => cnt_for_divBaudRate~19.DATAB
BaudRate[7] => Equal0.IN5
BaudRate[8] => cnt_for_divBaudRate~18.DATAB
BaudRate[8] => Equal0.IN4
BaudRate[9] => cnt_for_divBaudRate~17.DATAB
BaudRate[9] => Equal0.IN3
BaudRate[10] => cnt_for_divBaudRate~16.DATAB
BaudRate[10] => Equal0.IN2
BaudRate[11] => cnt_for_divBaudRate~15.DATAB
BaudRate[11] => Equal0.IN1
BaudRate[12] => cnt_for_divBaudRate~14.DATAB
BaudRate[12] => Equal0.IN0
RXD => RXD_DEL1.DATAIN
fifo_rdreq => fifo_rdreq~0.IN1
fifo_data8[0] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[1] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[2] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[3] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[4] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[5] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[6] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[7] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
RXD_DATA_VALID_STATUS <= FIFO8x2048:FIFO8x2048_UART_RXD.empty


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component
data[0] => scfifo_0d31:auto_generated.data[0]
data[1] => scfifo_0d31:auto_generated.data[1]
data[2] => scfifo_0d31:auto_generated.data[2]
data[3] => scfifo_0d31:auto_generated.data[3]
data[4] => scfifo_0d31:auto_generated.data[4]
data[5] => scfifo_0d31:auto_generated.data[5]
data[6] => scfifo_0d31:auto_generated.data[6]
data[7] => scfifo_0d31:auto_generated.data[7]
q[0] <= scfifo_0d31:auto_generated.q[0]
q[1] <= scfifo_0d31:auto_generated.q[1]
q[2] <= scfifo_0d31:auto_generated.q[2]
q[3] <= scfifo_0d31:auto_generated.q[3]
q[4] <= scfifo_0d31:auto_generated.q[4]
q[5] <= scfifo_0d31:auto_generated.q[5]
q[6] <= scfifo_0d31:auto_generated.q[6]
q[7] <= scfifo_0d31:auto_generated.q[7]
wrreq => scfifo_0d31:auto_generated.wrreq
rdreq => scfifo_0d31:auto_generated.rdreq
clock => scfifo_0d31:auto_generated.clock
aclr => scfifo_0d31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_0d31:auto_generated.empty
full <= scfifo_0d31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated
aclr => a_dpfifo_7j31:dpfifo.aclr
clock => a_dpfifo_7j31:dpfifo.clock
data[0] => a_dpfifo_7j31:dpfifo.data[0]
data[1] => a_dpfifo_7j31:dpfifo.data[1]
data[2] => a_dpfifo_7j31:dpfifo.data[2]
data[3] => a_dpfifo_7j31:dpfifo.data[3]
data[4] => a_dpfifo_7j31:dpfifo.data[4]
data[5] => a_dpfifo_7j31:dpfifo.data[5]
data[6] => a_dpfifo_7j31:dpfifo.data[6]
data[7] => a_dpfifo_7j31:dpfifo.data[7]
empty <= a_dpfifo_7j31:dpfifo.empty
full <= a_dpfifo_7j31:dpfifo.full
q[0] <= a_dpfifo_7j31:dpfifo.q[0]
q[1] <= a_dpfifo_7j31:dpfifo.q[1]
q[2] <= a_dpfifo_7j31:dpfifo.q[2]
q[3] <= a_dpfifo_7j31:dpfifo.q[3]
q[4] <= a_dpfifo_7j31:dpfifo.q[4]
q[5] <= a_dpfifo_7j31:dpfifo.q[5]
q[6] <= a_dpfifo_7j31:dpfifo.q[6]
q[7] <= a_dpfifo_7j31:dpfifo.q[7]
rdreq => a_dpfifo_7j31:dpfifo.rreq
wrreq => a_dpfifo_7j31:dpfifo.wreq


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_tlb:rd_ptr_count.aclr
aclr => cntr_tlb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => dpram_c011:FIFOram.inclock
clock => dpram_c011:FIFOram.outclock
clock => cntr_tlb:rd_ptr_count.clock
clock => cntr_tlb:wr_ptr.clock
data[0] => dpram_c011:FIFOram.data[0]
data[1] => dpram_c011:FIFOram.data[1]
data[2] => dpram_c011:FIFOram.data[2]
data[3] => dpram_c011:FIFOram.data[3]
data[4] => dpram_c011:FIFOram.data[4]
data[5] => dpram_c011:FIFOram.data[5]
data[6] => dpram_c011:FIFOram.data[6]
data[7] => dpram_c011:FIFOram.data[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= dpram_c011:FIFOram.q[0]
q[1] <= dpram_c011:FIFOram.q[1]
q[2] <= dpram_c011:FIFOram.q[2]
q[3] <= dpram_c011:FIFOram.q[3]
q[4] <= dpram_c011:FIFOram.q[4]
q[5] <= dpram_c011:FIFOram.q[5]
q[6] <= dpram_c011:FIFOram.q[6]
q[7] <= dpram_c011:FIFOram.q[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => cntr_tlb:rd_ptr_count.sclr
sclr => cntr_tlb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state
aclr => cntr_9m7:count_usedw.aclr
clock => cntr_9m7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_9m7:count_usedw.sclr
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram
data[0] => altsyncram_uvj1:altsyncram2.data_a[0]
data[1] => altsyncram_uvj1:altsyncram2.data_a[1]
data[2] => altsyncram_uvj1:altsyncram2.data_a[2]
data[3] => altsyncram_uvj1:altsyncram2.data_a[3]
data[4] => altsyncram_uvj1:altsyncram2.data_a[4]
data[5] => altsyncram_uvj1:altsyncram2.data_a[5]
data[6] => altsyncram_uvj1:altsyncram2.data_a[6]
data[7] => altsyncram_uvj1:altsyncram2.data_a[7]
inclock => altsyncram_uvj1:altsyncram2.clock0
outclock => altsyncram_uvj1:altsyncram2.clock1
outclocken => altsyncram_uvj1:altsyncram2.clocken1
q[0] <= altsyncram_uvj1:altsyncram2.q_b[0]
q[1] <= altsyncram_uvj1:altsyncram2.q_b[1]
q[2] <= altsyncram_uvj1:altsyncram2.q_b[2]
q[3] <= altsyncram_uvj1:altsyncram2.q_b[3]
q[4] <= altsyncram_uvj1:altsyncram2.q_b[4]
q[5] <= altsyncram_uvj1:altsyncram2.q_b[5]
q[6] <= altsyncram_uvj1:altsyncram2.q_b[6]
q[7] <= altsyncram_uvj1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_uvj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_uvj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_uvj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_uvj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_uvj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_uvj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_uvj1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_uvj1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_uvj1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_uvj1:altsyncram2.address_b[9]
rdaddress[10] => altsyncram_uvj1:altsyncram2.address_b[10]
wraddress[0] => altsyncram_uvj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_uvj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_uvj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_uvj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_uvj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_uvj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_uvj1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_uvj1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_uvj1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_uvj1:altsyncram2.address_a[9]
wraddress[10] => altsyncram_uvj1:altsyncram2.address_a[10]
wren => altsyncram_uvj1:altsyncram2.wren_a


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_RXD:UART_RXD_A|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_RXD:UART_RXD_B
clock => clock~0.IN1
reset => reset~0.IN1
BaudRate[0] => Equal0.IN12
BaudRate[1] => cnt_for_divBaudRate~25.DATAB
BaudRate[1] => Equal0.IN11
BaudRate[2] => cnt_for_divBaudRate~24.DATAB
BaudRate[2] => Equal0.IN10
BaudRate[3] => cnt_for_divBaudRate~23.DATAB
BaudRate[3] => Equal0.IN9
BaudRate[4] => cnt_for_divBaudRate~22.DATAB
BaudRate[4] => Equal0.IN8
BaudRate[5] => cnt_for_divBaudRate~21.DATAB
BaudRate[5] => Equal0.IN7
BaudRate[6] => cnt_for_divBaudRate~20.DATAB
BaudRate[6] => Equal0.IN6
BaudRate[7] => cnt_for_divBaudRate~19.DATAB
BaudRate[7] => Equal0.IN5
BaudRate[8] => cnt_for_divBaudRate~18.DATAB
BaudRate[8] => Equal0.IN4
BaudRate[9] => cnt_for_divBaudRate~17.DATAB
BaudRate[9] => Equal0.IN3
BaudRate[10] => cnt_for_divBaudRate~16.DATAB
BaudRate[10] => Equal0.IN2
BaudRate[11] => cnt_for_divBaudRate~15.DATAB
BaudRate[11] => Equal0.IN1
BaudRate[12] => cnt_for_divBaudRate~14.DATAB
BaudRate[12] => Equal0.IN0
RXD => RXD_DEL1.DATAIN
fifo_rdreq => fifo_rdreq~0.IN1
fifo_data8[0] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[1] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[2] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[3] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[4] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[5] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[6] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
fifo_data8[7] <= FIFO8x2048:FIFO8x2048_UART_RXD.q
RXD_DATA_VALID_STATUS <= FIFO8x2048:FIFO8x2048_UART_RXD.empty


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component
data[0] => scfifo_0d31:auto_generated.data[0]
data[1] => scfifo_0d31:auto_generated.data[1]
data[2] => scfifo_0d31:auto_generated.data[2]
data[3] => scfifo_0d31:auto_generated.data[3]
data[4] => scfifo_0d31:auto_generated.data[4]
data[5] => scfifo_0d31:auto_generated.data[5]
data[6] => scfifo_0d31:auto_generated.data[6]
data[7] => scfifo_0d31:auto_generated.data[7]
q[0] <= scfifo_0d31:auto_generated.q[0]
q[1] <= scfifo_0d31:auto_generated.q[1]
q[2] <= scfifo_0d31:auto_generated.q[2]
q[3] <= scfifo_0d31:auto_generated.q[3]
q[4] <= scfifo_0d31:auto_generated.q[4]
q[5] <= scfifo_0d31:auto_generated.q[5]
q[6] <= scfifo_0d31:auto_generated.q[6]
q[7] <= scfifo_0d31:auto_generated.q[7]
wrreq => scfifo_0d31:auto_generated.wrreq
rdreq => scfifo_0d31:auto_generated.rdreq
clock => scfifo_0d31:auto_generated.clock
aclr => scfifo_0d31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_0d31:auto_generated.empty
full <= scfifo_0d31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated
aclr => a_dpfifo_7j31:dpfifo.aclr
clock => a_dpfifo_7j31:dpfifo.clock
data[0] => a_dpfifo_7j31:dpfifo.data[0]
data[1] => a_dpfifo_7j31:dpfifo.data[1]
data[2] => a_dpfifo_7j31:dpfifo.data[2]
data[3] => a_dpfifo_7j31:dpfifo.data[3]
data[4] => a_dpfifo_7j31:dpfifo.data[4]
data[5] => a_dpfifo_7j31:dpfifo.data[5]
data[6] => a_dpfifo_7j31:dpfifo.data[6]
data[7] => a_dpfifo_7j31:dpfifo.data[7]
empty <= a_dpfifo_7j31:dpfifo.empty
full <= a_dpfifo_7j31:dpfifo.full
q[0] <= a_dpfifo_7j31:dpfifo.q[0]
q[1] <= a_dpfifo_7j31:dpfifo.q[1]
q[2] <= a_dpfifo_7j31:dpfifo.q[2]
q[3] <= a_dpfifo_7j31:dpfifo.q[3]
q[4] <= a_dpfifo_7j31:dpfifo.q[4]
q[5] <= a_dpfifo_7j31:dpfifo.q[5]
q[6] <= a_dpfifo_7j31:dpfifo.q[6]
q[7] <= a_dpfifo_7j31:dpfifo.q[7]
rdreq => a_dpfifo_7j31:dpfifo.rreq
wrreq => a_dpfifo_7j31:dpfifo.wreq


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_tlb:rd_ptr_count.aclr
aclr => cntr_tlb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => dpram_c011:FIFOram.inclock
clock => dpram_c011:FIFOram.outclock
clock => cntr_tlb:rd_ptr_count.clock
clock => cntr_tlb:wr_ptr.clock
data[0] => dpram_c011:FIFOram.data[0]
data[1] => dpram_c011:FIFOram.data[1]
data[2] => dpram_c011:FIFOram.data[2]
data[3] => dpram_c011:FIFOram.data[3]
data[4] => dpram_c011:FIFOram.data[4]
data[5] => dpram_c011:FIFOram.data[5]
data[6] => dpram_c011:FIFOram.data[6]
data[7] => dpram_c011:FIFOram.data[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= dpram_c011:FIFOram.q[0]
q[1] <= dpram_c011:FIFOram.q[1]
q[2] <= dpram_c011:FIFOram.q[2]
q[3] <= dpram_c011:FIFOram.q[3]
q[4] <= dpram_c011:FIFOram.q[4]
q[5] <= dpram_c011:FIFOram.q[5]
q[6] <= dpram_c011:FIFOram.q[6]
q[7] <= dpram_c011:FIFOram.q[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => cntr_tlb:rd_ptr_count.sclr
sclr => cntr_tlb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state
aclr => cntr_9m7:count_usedw.aclr
clock => cntr_9m7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_9m7:count_usedw.sclr
wreq => valid_wreq.IN0


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|a_fefifo_sae:fifo_state|cntr_9m7:count_usedw
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram
data[0] => altsyncram_uvj1:altsyncram2.data_a[0]
data[1] => altsyncram_uvj1:altsyncram2.data_a[1]
data[2] => altsyncram_uvj1:altsyncram2.data_a[2]
data[3] => altsyncram_uvj1:altsyncram2.data_a[3]
data[4] => altsyncram_uvj1:altsyncram2.data_a[4]
data[5] => altsyncram_uvj1:altsyncram2.data_a[5]
data[6] => altsyncram_uvj1:altsyncram2.data_a[6]
data[7] => altsyncram_uvj1:altsyncram2.data_a[7]
inclock => altsyncram_uvj1:altsyncram2.clock0
outclock => altsyncram_uvj1:altsyncram2.clock1
outclocken => altsyncram_uvj1:altsyncram2.clocken1
q[0] <= altsyncram_uvj1:altsyncram2.q_b[0]
q[1] <= altsyncram_uvj1:altsyncram2.q_b[1]
q[2] <= altsyncram_uvj1:altsyncram2.q_b[2]
q[3] <= altsyncram_uvj1:altsyncram2.q_b[3]
q[4] <= altsyncram_uvj1:altsyncram2.q_b[4]
q[5] <= altsyncram_uvj1:altsyncram2.q_b[5]
q[6] <= altsyncram_uvj1:altsyncram2.q_b[6]
q[7] <= altsyncram_uvj1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_uvj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_uvj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_uvj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_uvj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_uvj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_uvj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_uvj1:altsyncram2.address_b[6]
rdaddress[7] => altsyncram_uvj1:altsyncram2.address_b[7]
rdaddress[8] => altsyncram_uvj1:altsyncram2.address_b[8]
rdaddress[9] => altsyncram_uvj1:altsyncram2.address_b[9]
rdaddress[10] => altsyncram_uvj1:altsyncram2.address_b[10]
wraddress[0] => altsyncram_uvj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_uvj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_uvj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_uvj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_uvj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_uvj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_uvj1:altsyncram2.address_a[6]
wraddress[7] => altsyncram_uvj1:altsyncram2.address_a[7]
wraddress[8] => altsyncram_uvj1:altsyncram2.address_a[8]
wraddress[9] => altsyncram_uvj1:altsyncram2.address_a[9]
wraddress[10] => altsyncram_uvj1:altsyncram2.address_a[10]
wren => altsyncram_uvj1:altsyncram2.wren_a


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:rd_ptr_count
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|UART_RXD:UART_RXD_B|FIFO8x2048:FIFO8x2048_UART_RXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|cntr_tlb:wr_ptr
aclr => counter_reg_bit4a[10].ACLR
aclr => counter_reg_bit4a[9].ACLR
aclr => counter_reg_bit4a[8].ACLR
aclr => counter_reg_bit4a[7].ACLR
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
sclr => counter_reg_bit4a[10].SCLR
sclr => counter_reg_bit4a[9].SCLR
sclr => counter_reg_bit4a[8].SCLR
sclr => counter_reg_bit4a[7].SCLR
sclr => counter_reg_bit4a[6].SCLR
sclr => counter_reg_bit4a[5].SCLR
sclr => counter_reg_bit4a[4].SCLR
sclr => counter_reg_bit4a[3].SCLR
sclr => counter_reg_bit4a[2].SCLR
sclr => counter_reg_bit4a[1].SCLR
sclr => counter_reg_bit4a[0].SCLR


|MultiFunctionSampProc|TIME_BASE:TIME_BASE_M
clock => CNT_FOR_INT[31].CLK
clock => CNT_FOR_INT[30].CLK
clock => CNT_FOR_INT[29].CLK
clock => CNT_FOR_INT[28].CLK
clock => CNT_FOR_INT[27].CLK
clock => CNT_FOR_INT[26].CLK
clock => CNT_FOR_INT[25].CLK
clock => CNT_FOR_INT[24].CLK
clock => CNT_FOR_INT[23].CLK
clock => CNT_FOR_INT[22].CLK
clock => CNT_FOR_INT[21].CLK
clock => CNT_FOR_INT[20].CLK
clock => CNT_FOR_INT[19].CLK
clock => CNT_FOR_INT[18].CLK
clock => CNT_FOR_INT[17].CLK
clock => CNT_FOR_INT[16].CLK
clock => CNT_FOR_INT[15].CLK
clock => CNT_FOR_INT[14].CLK
clock => CNT_FOR_INT[13].CLK
clock => CNT_FOR_INT[12].CLK
clock => CNT_FOR_INT[11].CLK
clock => CNT_FOR_INT[10].CLK
clock => CNT_FOR_INT[9].CLK
clock => CNT_FOR_INT[8].CLK
clock => CNT_FOR_INT[7].CLK
clock => CNT_FOR_INT[6].CLK
clock => CNT_FOR_INT[5].CLK
clock => CNT_FOR_INT[4].CLK
clock => CNT_FOR_INT[3].CLK
clock => CNT_FOR_INT[2].CLK
clock => CNT_FOR_INT[1].CLK
clock => CNT_FOR_INT[0].CLK
clock => INT_ENABLE~reg0.CLK
reset => INT_ENABLE~0.OUTPUTSELECT
reset => CNT_FOR_INT~63.OUTPUTSELECT
reset => CNT_FOR_INT~62.OUTPUTSELECT
reset => CNT_FOR_INT~61.OUTPUTSELECT
reset => CNT_FOR_INT~60.OUTPUTSELECT
reset => CNT_FOR_INT~59.OUTPUTSELECT
reset => CNT_FOR_INT~58.OUTPUTSELECT
reset => CNT_FOR_INT~57.OUTPUTSELECT
reset => CNT_FOR_INT~56.OUTPUTSELECT
reset => CNT_FOR_INT~55.OUTPUTSELECT
reset => CNT_FOR_INT~54.OUTPUTSELECT
reset => CNT_FOR_INT~53.OUTPUTSELECT
reset => CNT_FOR_INT~52.OUTPUTSELECT
reset => CNT_FOR_INT~51.OUTPUTSELECT
reset => CNT_FOR_INT~50.OUTPUTSELECT
reset => CNT_FOR_INT~49.OUTPUTSELECT
reset => CNT_FOR_INT~48.OUTPUTSELECT
reset => CNT_FOR_INT~47.OUTPUTSELECT
reset => CNT_FOR_INT~46.OUTPUTSELECT
reset => CNT_FOR_INT~45.OUTPUTSELECT
reset => CNT_FOR_INT~44.OUTPUTSELECT
reset => CNT_FOR_INT~43.OUTPUTSELECT
reset => CNT_FOR_INT~42.OUTPUTSELECT
reset => CNT_FOR_INT~41.OUTPUTSELECT
reset => CNT_FOR_INT~40.OUTPUTSELECT
reset => CNT_FOR_INT~39.OUTPUTSELECT
reset => CNT_FOR_INT~38.OUTPUTSELECT
reset => CNT_FOR_INT~37.OUTPUTSELECT
reset => CNT_FOR_INT~36.OUTPUTSELECT
reset => CNT_FOR_INT~35.OUTPUTSELECT
reset => CNT_FOR_INT~34.OUTPUTSELECT
reset => CNT_FOR_INT~33.OUTPUTSELECT
reset => CNT_FOR_INT~32.OUTPUTSELECT
PROG_INT[0] => CNT_FOR_INT~31.DATAB
PROG_INT[1] => CNT_FOR_INT~30.DATAB
PROG_INT[2] => CNT_FOR_INT~29.DATAB
PROG_INT[3] => CNT_FOR_INT~28.DATAB
PROG_INT[4] => CNT_FOR_INT~27.DATAB
PROG_INT[5] => CNT_FOR_INT~26.DATAB
PROG_INT[6] => CNT_FOR_INT~25.DATAB
PROG_INT[7] => CNT_FOR_INT~24.DATAB
PROG_INT[8] => CNT_FOR_INT~23.DATAB
PROG_INT[9] => CNT_FOR_INT~22.DATAB
PROG_INT[10] => CNT_FOR_INT~21.DATAB
PROG_INT[11] => CNT_FOR_INT~20.DATAB
PROG_INT[12] => CNT_FOR_INT~19.DATAB
PROG_INT[13] => CNT_FOR_INT~18.DATAB
PROG_INT[14] => CNT_FOR_INT~17.DATAB
PROG_INT[15] => CNT_FOR_INT~16.DATAB
PROG_INT[16] => CNT_FOR_INT~15.DATAB
PROG_INT[17] => CNT_FOR_INT~14.DATAB
PROG_INT[18] => CNT_FOR_INT~13.DATAB
PROG_INT[19] => CNT_FOR_INT~12.DATAB
PROG_INT[20] => CNT_FOR_INT~11.DATAB
PROG_INT[21] => CNT_FOR_INT~10.DATAB
PROG_INT[22] => CNT_FOR_INT~9.DATAB
PROG_INT[23] => CNT_FOR_INT~8.DATAB
PROG_INT[24] => CNT_FOR_INT~7.DATAB
PROG_INT[25] => CNT_FOR_INT~6.DATAB
PROG_INT[26] => CNT_FOR_INT~5.DATAB
PROG_INT[27] => CNT_FOR_INT~4.DATAB
PROG_INT[28] => CNT_FOR_INT~3.DATAB
PROG_INT[29] => CNT_FOR_INT~2.DATAB
PROG_INT[30] => CNT_FOR_INT~1.DATAB
PROG_INT[31] => CNT_FOR_INT~0.DATAB
INT_ENABLE <= INT_ENABLE~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH1
clk => dataout[11]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[0]~reg0.CLK
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH2
clk => dataout[11]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[0]~reg0.CLK
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH3
clk => dataout[11]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[0]~reg0.CLK
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|DATA_LATCH:DATA_LATCH_CH4
clk => dataout[11]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[0]~reg0.CLK
datain[0] => dataout[0]~reg0.DATAIN
datain[1] => dataout[1]~reg0.DATAIN
datain[2] => dataout[2]~reg0.DATAIN
datain[3] => dataout[3]~reg0.DATAIN
datain[4] => dataout[4]~reg0.DATAIN
datain[5] => dataout[5]~reg0.DATAIN
datain[6] => dataout[6]~reg0.DATAIN
datain[7] => dataout[7]~reg0.DATAIN
datain[8] => dataout[8]~reg0.DATAIN
datain[9] => dataout[9]~reg0.DATAIN
datain[10] => dataout[10]~reg0.DATAIN
datain[11] => dataout[11]~reg0.DATAIN
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC1
address[0] => address[0]~9.IN1
address[1] => address[1]~8.IN1
address[2] => address[2]~7.IN1
address[3] => address[3]~6.IN1
address[4] => address[4]~5.IN1
address[5] => address[5]~4.IN1
address[6] => address[6]~3.IN1
address[7] => address[7]~2.IN1
address[8] => address[8]~1.IN1
address[9] => address[9]~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nj91:auto_generated.address_a[0]
address_a[1] => altsyncram_nj91:auto_generated.address_a[1]
address_a[2] => altsyncram_nj91:auto_generated.address_a[2]
address_a[3] => altsyncram_nj91:auto_generated.address_a[3]
address_a[4] => altsyncram_nj91:auto_generated.address_a[4]
address_a[5] => altsyncram_nj91:auto_generated.address_a[5]
address_a[6] => altsyncram_nj91:auto_generated.address_a[6]
address_a[7] => altsyncram_nj91:auto_generated.address_a[7]
address_a[8] => altsyncram_nj91:auto_generated.address_a[8]
address_a[9] => altsyncram_nj91:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nj91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_nj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_nj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_nj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_nj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_nj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_nj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_nj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_nj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_nj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_nj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_nj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_nj91:auto_generated.q_a[12]
q_a[13] <= altsyncram_nj91:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC2
address[0] => address[0]~9.IN1
address[1] => address[1]~8.IN1
address[2] => address[2]~7.IN1
address[3] => address[3]~6.IN1
address[4] => address[4]~5.IN1
address[5] => address[5]~4.IN1
address[6] => address[6]~3.IN1
address[7] => address[7]~2.IN1
address[8] => address[8]~1.IN1
address[9] => address[9]~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nj91:auto_generated.address_a[0]
address_a[1] => altsyncram_nj91:auto_generated.address_a[1]
address_a[2] => altsyncram_nj91:auto_generated.address_a[2]
address_a[3] => altsyncram_nj91:auto_generated.address_a[3]
address_a[4] => altsyncram_nj91:auto_generated.address_a[4]
address_a[5] => altsyncram_nj91:auto_generated.address_a[5]
address_a[6] => altsyncram_nj91:auto_generated.address_a[6]
address_a[7] => altsyncram_nj91:auto_generated.address_a[7]
address_a[8] => altsyncram_nj91:auto_generated.address_a[8]
address_a[9] => altsyncram_nj91:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nj91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_nj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_nj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_nj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_nj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_nj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_nj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_nj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_nj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_nj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_nj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_nj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_nj91:auto_generated.q_a[12]
q_a[13] <= altsyncram_nj91:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC3
address[0] => address[0]~9.IN1
address[1] => address[1]~8.IN1
address[2] => address[2]~7.IN1
address[3] => address[3]~6.IN1
address[4] => address[4]~5.IN1
address[5] => address[5]~4.IN1
address[6] => address[6]~3.IN1
address[7] => address[7]~2.IN1
address[8] => address[8]~1.IN1
address[9] => address[9]~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nj91:auto_generated.address_a[0]
address_a[1] => altsyncram_nj91:auto_generated.address_a[1]
address_a[2] => altsyncram_nj91:auto_generated.address_a[2]
address_a[3] => altsyncram_nj91:auto_generated.address_a[3]
address_a[4] => altsyncram_nj91:auto_generated.address_a[4]
address_a[5] => altsyncram_nj91:auto_generated.address_a[5]
address_a[6] => altsyncram_nj91:auto_generated.address_a[6]
address_a[7] => altsyncram_nj91:auto_generated.address_a[7]
address_a[8] => altsyncram_nj91:auto_generated.address_a[8]
address_a[9] => altsyncram_nj91:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nj91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_nj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_nj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_nj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_nj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_nj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_nj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_nj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_nj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_nj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_nj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_nj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_nj91:auto_generated.q_a[12]
q_a[13] <= altsyncram_nj91:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC4
address[0] => address[0]~9.IN1
address[1] => address[1]~8.IN1
address[2] => address[2]~7.IN1
address[3] => address[3]~6.IN1
address[4] => address[4]~5.IN1
address[5] => address[5]~4.IN1
address[6] => address[6]~3.IN1
address[7] => address[7]~2.IN1
address[8] => address[8]~1.IN1
address[9] => address[9]~0.IN1
clken => clken~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nj91:auto_generated.address_a[0]
address_a[1] => altsyncram_nj91:auto_generated.address_a[1]
address_a[2] => altsyncram_nj91:auto_generated.address_a[2]
address_a[3] => altsyncram_nj91:auto_generated.address_a[3]
address_a[4] => altsyncram_nj91:auto_generated.address_a[4]
address_a[5] => altsyncram_nj91:auto_generated.address_a[5]
address_a[6] => altsyncram_nj91:auto_generated.address_a[6]
address_a[7] => altsyncram_nj91:auto_generated.address_a[7]
address_a[8] => altsyncram_nj91:auto_generated.address_a[8]
address_a[9] => altsyncram_nj91:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_nj91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_nj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_nj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_nj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_nj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_nj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_nj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_nj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_nj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_nj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_nj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_nj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_nj91:auto_generated.q_a[12]
q_a[13] <= altsyncram_nj91:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiFunctionSampProc|DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


