Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 16:51:07 2025
| Host         : agam running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                        1           
TIMING-20  Warning           Non-clocked latch                            8           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           
LATCH-1    Advisory          Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.085        0.000                      0                62830        0.020        0.000                      0                62830       98.750        0.000                       0                 24891  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         80.085        0.000                      0                62830        0.020        0.000                      0                62830       98.750        0.000                       0                 24891  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       80.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       98.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.085ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        16.210ns  (logic 3.319ns (20.475%)  route 12.891ns (79.525%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 205.554 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108   122.462    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688   205.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/C
                         clock pessimism              0.624   206.178    
                         clock uncertainty           -3.000   203.178    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.631   202.547    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]
  -------------------------------------------------------------------
                         required time                        202.547    
                         arrival time                        -122.462    
  -------------------------------------------------------------------
                         slack                                 80.085    

Slack (MET) :             80.238ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.987ns  (logic 3.319ns (20.761%)  route 12.668ns (79.239%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 205.484 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.885   122.239    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.618   205.484    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/C
                         clock pessimism              0.624   206.108    
                         clock uncertainty           -3.000   203.108    
    SLICE_X105Y32        FDRE (Setup_fdre_C_R)       -0.631   202.477    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]
  -------------------------------------------------------------------
                         required time                        202.477    
                         arrival time                        -122.239    
  -------------------------------------------------------------------
                         slack                                 80.238    

Slack (MET) :             80.238ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.987ns  (logic 3.319ns (20.761%)  route 12.668ns (79.239%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 205.484 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.885   122.239    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.618   205.484    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/C
                         clock pessimism              0.624   206.108    
                         clock uncertainty           -3.000   203.108    
    SLICE_X105Y32        FDRE (Setup_fdre_C_R)       -0.631   202.477    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]
  -------------------------------------------------------------------
                         required time                        202.477    
                         arrival time                        -122.239    
  -------------------------------------------------------------------
                         slack                                 80.238    

Slack (MET) :             80.514ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@200.000ns - clk_fpga_0 fall@100.000ns)
  Data Path Delay:        15.707ns  (logic 3.319ns (21.130%)  route 12.388ns (78.870%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT3=4 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 205.481 - 200.000 ) 
    Source Clock Delay      (SCD):    6.252ns = ( 106.252 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                    100.000   100.000 f  
    PS7_X0Y0             PS7                          0.000   100.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   101.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   101.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089   103.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124   103.507 f  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767   104.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   104.375 f  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.877   106.252    design_1_i/core_0/inst/id_stage_instance/regfile_instance/clk
    SLICE_X110Y36        FDRE                                         r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y36        FDRE (Prop_fdre_C_Q)         0.459   106.711 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17][8]/Q
                         net (fo=2, routed)           1.428   108.139    design_1_i/core_0/inst/id_stage_instance/regfile_instance/reg_array_reg[17]_46[8]
    SLICE_X110Y31        LUT6 (Prop_lut6_I1_O)        0.124   108.263 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   108.263    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_17_n_0
    SLICE_X110Y31        MUXF7 (Prop_muxf7_I0_O)      0.238   108.501 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   108.501    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_7_n_0
    SLICE_X110Y31        MUXF8 (Prop_muxf8_I0_O)      0.104   108.605 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.206   109.811    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.316   110.127 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]_INST_0/O
                         net (fo=2, routed)           2.017   112.143    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data2[8]
    SLICE_X70Y36         LUT5 (Prop_lut5_I4_O)        0.124   112.267 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37/O
                         net (fo=1, routed)           0.923   113.190    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_37_n_0
    SLICE_X65Y36         LUT3 (Prop_lut3_I2_O)        0.124   113.314 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry_i_13/O
                         net (fo=5, routed)           1.238   114.552    design_1_i/core_0/inst/id_stage_instance/regfile_instance/comparator_forwarded_read_data2[8]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.124   114.676 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__0_i_8/O
                         net (fo=1, routed)           0.000   114.676    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_1[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.208 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0/CO[3]
                         net (fo=1, routed)           0.000   115.208    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__0_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.322 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1/CO[3]
                         net (fo=1, routed)           0.000   115.322    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__1_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.436 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2/CO[3]
                         net (fo=1, routed)           0.000   115.436    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__2_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.550 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3/CO[3]
                         net (fo=1, routed)           0.000   115.550    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__3_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.664 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4/CO[3]
                         net (fo=1, routed)           0.000   115.664    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__4_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.778 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5/CO[3]
                         net (fo=1, routed)           0.000   115.778    design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__5_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.892 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/neg_carry__6/CO[3]
                         net (fo=1, routed)           1.249   117.141    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0]_0[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I2_O)        0.124   117.265 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650   117.915    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124   118.039 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677   118.716    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124   118.840 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395   119.235    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118   119.353 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.606   121.959    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X105Y30        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   201.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   201.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825   203.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100   203.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670   203.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.615   205.481    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X105Y30        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/C
                         clock pessimism              0.624   206.105    
                         clock uncertainty           -3.000   203.105    
    SLICE_X105Y30        FDRE (Setup_fdre_C_R)       -0.631   202.474    design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]
  -------------------------------------------------------------------
                         required time                        202.474    
                         arrival time                        -121.959    
  -------------------------------------------------------------------
                         slack                                 80.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.023%)  route 0.222ns (59.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.560     0.896    <hidden>
    SLICE_X46Y10         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.148     1.044 r  <hidden>
                         net (fo=1, routed)           0.222     1.265    <hidden>
    SLICE_X50Y11         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.823     1.189    <hidden>
    SLICE_X50Y11         RAMD32                                       r  <hidden>
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMD32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMS32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.586     0.922    <hidden>
    SLICE_X67Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  <hidden>
                         net (fo=32, routed)          0.218     1.281    <hidden>
    SLICE_X66Y2          RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.854     1.220    <hidden>
    SLICE_X66Y2          RAMS32                                       r  <hidden>
                         clock pessimism             -0.285     0.935    
    SLICE_X66Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.245    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/id_ex_reg_instance/imm_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/ex_mem_reg_instance/imm_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.905%)  route 0.221ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.560     1.937    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X48Y40         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/imm_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  design_1_i/core_0/inst/id_ex_reg_instance/imm_reg[33]/Q
                         net (fo=2, routed)           0.221     2.300    design_1_i/core_0/inst/ex_mem_reg_instance/in_imm[33]
    SLICE_X50Y42         FDRE                                         r  design_1_i/core_0/inst/ex_mem_reg_instance/imm_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.824     2.579    design_1_i/core_0/inst/ex_mem_reg_instance/clk
    SLICE_X50Y42         FDRE                                         r  design_1_i/core_0/inst/ex_mem_reg_instance/imm_reg[33]/C
                         clock pessimism             -0.382     2.197    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.063     2.260    design_1_i/core_0/inst/ex_mem_reg_instance/imm_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X0Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X1Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X0Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X38Y24  <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.048ns  (logic 0.124ns (2.456%)  route 4.924ns (97.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           4.495     4.495    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.124     4.619 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.429     5.048    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X5Y11          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.655     2.834    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X5Y11          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.179ns  (logic 0.045ns (2.065%)  route 2.134ns (97.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.980     1.980    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X7Y13          LUT1 (Prop_lut1_I0_O)        0.045     2.025 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.154     2.179    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X5Y11          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.892     1.258    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X5Y11          FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.535ns  (logic 2.823ns (33.077%)  route 5.712ns (66.923%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.793     6.168    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.622 r  <hidden>
                         net (fo=1, routed)           1.949    10.571    <hidden>
    SLICE_X25Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.695 r  <hidden>
                         net (fo=1, routed)           0.000    10.695    <hidden>
    SLICE_X25Y15         MUXF7 (Prop_muxf7_I1_O)      0.245    10.940 r  <hidden>
                         net (fo=3, routed)           3.763    14.703    design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[8]
    SLICE_X92Y17         FDRE                                         r  design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.614     2.793    design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X92Y17         FDRE                                         r  design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.427ns  (logic 2.795ns (33.167%)  route 5.632ns (66.833%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    6.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.793     6.168    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     8.622 r  <hidden>
                         net (fo=1, routed)           1.848    10.470    <hidden>
    SLICE_X24Y15         LUT6 (Prop_lut6_I3_O)        0.124    10.594 r  <hidden>
                         net (fo=1, routed)           0.000    10.594    <hidden>
    SLICE_X24Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    10.811 r  <hidden>
                         net (fo=3, routed)           3.784    14.596    design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[10]
    SLICE_X83Y18         FDRE                                         r  design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.552     2.731    design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X83Y18         FDRE                                         r  design_1_i/axi_if_instr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][10]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.744ns  (logic 0.672ns (6.255%)  route 10.072ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.540    13.214    <hidden>
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.154    13.368 f  <hidden>
                         net (fo=3, routed)           0.532    13.900    <hidden>
    SLICE_X15Y0          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.581     2.760    <hidden>
    SLICE_X15Y0          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.744ns  (logic 0.672ns (6.255%)  route 10.072ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.540    13.214    <hidden>
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.154    13.368 f  <hidden>
                         net (fo=3, routed)           0.532    13.900    <hidden>
    SLICE_X15Y0          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.581     2.760    <hidden>
    SLICE_X15Y0          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.744ns  (logic 0.672ns (6.255%)  route 10.072ns (93.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.540    13.214    <hidden>
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.154    13.368 f  <hidden>
                         net (fo=3, routed)           0.532    13.900    <hidden>
    SLICE_X15Y0          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.581     2.760    <hidden>
    SLICE_X15Y0          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.722ns  (logic 0.642ns (5.987%)  route 10.080ns (94.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.540    13.214    <hidden>
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.124    13.338 f  <hidden>
                         net (fo=3, routed)           0.540    13.878    <hidden>
    SLICE_X17Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.580     2.759    <hidden>
    SLICE_X17Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.722ns  (logic 0.642ns (5.987%)  route 10.080ns (94.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.540    13.214    <hidden>
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.124    13.338 f  <hidden>
                         net (fo=3, routed)           0.540    13.878    <hidden>
    SLICE_X17Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.580     2.759    <hidden>
    SLICE_X17Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.722ns  (logic 0.642ns (5.987%)  route 10.080ns (94.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.540    13.214    <hidden>
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.124    13.338 f  <hidden>
                         net (fo=3, routed)           0.540    13.878    <hidden>
    SLICE_X17Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.580     2.759    <hidden>
    SLICE_X17Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.719ns  (logic 0.642ns (5.989%)  route 10.077ns (94.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.690    13.364    <hidden>
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124    13.488 f  <hidden>
                         net (fo=3, routed)           0.387    13.875    <hidden>
    SLICE_X5Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.659     2.839    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.719ns  (logic 0.642ns (5.989%)  route 10.077ns (94.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.862     3.156    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X112Y25        FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=74, routed)          9.690    13.364    <hidden>
    SLICE_X5Y48          LUT1 (Prop_lut1_I0_O)        0.124    13.488 f  <hidden>
                         net (fo=3, routed)           0.387    13.875    <hidden>
    SLICE_X5Y48          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.659     2.839    <hidden>
    SLICE_X5Y48          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.248%)  route 0.396ns (73.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.552     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y23         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/Q
                         net (fo=14, routed)          0.396     1.425    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[0]
    SLICE_X33Y9          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.829     1.195    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X33Y9          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.957%)  route 0.383ns (70.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.551     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/Q
                         net (fo=11, routed)          0.383     1.434    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[6]
    SLICE_X32Y11         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.828     1.194    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.085%)  route 0.400ns (70.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.552     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X34Y26         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/Q
                         net (fo=11, routed)          0.400     1.451    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[7]
    SLICE_X35Y12         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.826     1.192    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X35Y12         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.535%)  route 0.434ns (75.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.552     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y23         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/Q
                         net (fo=15, routed)          0.434     1.462    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X30Y15         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.852     1.218    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X30Y15         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.824%)  route 0.425ns (72.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.551     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/Q
                         net (fo=16, routed)          0.425     1.476    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[1]
    SLICE_X29Y13         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.853     1.219    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X29Y13         FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.274%)  route 0.465ns (76.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.551     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y24         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/Q
                         net (fo=12, routed)          0.465     1.492    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[5]
    SLICE_X39Y8          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.828     1.194    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X39Y8          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.204%)  route 0.462ns (73.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.552     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y23         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/Q
                         net (fo=24, routed)          0.462     1.513    design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[2]
    SLICE_X40Y9          FDRE                                         r  design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.828     1.194    design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X40Y9          FDRE                                         r  design_1_i/axi_debug_col/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.657%)  route 0.501ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.551     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/Q
                         net (fo=14, routed)          0.501     1.552    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X32Y7          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.829     1.195    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X32Y7          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.917%)  route 0.604ns (81.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.551     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y24         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/Q
                         net (fo=33, routed)          0.604     1.632    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[3]
    SLICE_X53Y10         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.823     1.189    design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X53Y10         FDRE                                         r  design_1_i/axi_debug_addr/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.807%)  route 0.609ns (81.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.551     0.887    design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X33Y24         FDRE                                         r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_data_mem_controller/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=13, routed)          0.609     1.636    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/async_path_bit[4]
    SLICE_X33Y7          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.829     1.195    design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X33Y7          FDRE                                         r  design_1_i/axi_debug_row/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/syncstages_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 0.766ns (24.527%)  route 2.357ns (75.473%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.719     6.094    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X66Y29         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDRE (Prop_fdre_C_Q)         0.518     6.612 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q
                         net (fo=20, routed)          1.322     7.934    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[9]
    SLICE_X59Y31         LUT5 (Prop_lut5_I2_O)        0.124     8.058 f  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_2/O
                         net (fo=1, routed)           0.422     8.480    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_2_n_0
    SLICE_X56Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.604 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.613     9.217    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1_n_0
    SLICE_X56Y32         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.690ns  (logic 0.606ns (22.532%)  route 2.084ns (77.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.722     6.097    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X69Y31         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     6.553 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          1.561     8.114    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X56Y32         LUT2 (Prop_lut2_I1_O)        0.150     8.264 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.523     8.787    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1_n_0
    SLICE_X56Y32         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.684ns  (logic 0.580ns (21.613%)  route 2.104ns (78.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.722     6.097    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X69Y31         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     6.553 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          1.549     8.102    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.226 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.554     8.781    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1_n_0
    SLICE_X56Y32         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 0.668ns (28.329%)  route 1.690ns (71.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.719     6.094    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X66Y29         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDRE (Prop_fdre_C_Q)         0.518     6.612 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q
                         net (fo=20, routed)          1.308     7.920    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[9]
    SLICE_X67Y33         LUT4 (Prop_lut4_I2_O)        0.150     8.070 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1/O
                         net (fo=1, routed)           0.382     8.452    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1_n_0
    SLICE_X67Y33         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.050ns  (logic 0.642ns (31.323%)  route 1.408ns (68.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.719     6.094    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X66Y29         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDRE (Prop_fdre_C_Q)         0.518     6.612 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[13]/Q
                         net (fo=19, routed)          1.218     7.830    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[8]
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1/O
                         net (fo=1, routed)           0.190     8.144    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1_n_0
    SLICE_X60Y31         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.957ns  (logic 0.642ns (32.810%)  route 1.315ns (67.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.719     6.094    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X66Y29         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDRE (Prop_fdre_C_Q)         0.518     6.612 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[14]/Q
                         net (fo=20, routed)          0.974     7.586    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[9]
    SLICE_X67Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.710 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1/O
                         net (fo=1, routed)           0.340     8.051    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1_n_0
    SLICE_X67Y31         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.803ns  (logic 0.580ns (32.177%)  route 1.223ns (67.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.723     6.098    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.456     6.554 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          1.223     7.777    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X60Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.901 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.901    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1_n_0
    SLICE_X60Y31         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.620ns  (logic 0.580ns (35.813%)  route 1.040ns (64.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       2.089     3.383    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.507 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.767     4.274    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.722     6.097    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X69Y31         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.456     6.553 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[31]/Q
                         net (fo=31, routed)          1.040     7.593    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[16]
    SLICE_X67Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.717 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.717    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1_n_0
    SLICE_X67Y33         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.508%)  route 0.310ns (62.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[27]/Q
                         net (fo=17, routed)          0.197     2.294    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[12]
    SLICE_X67Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.339 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1/O
                         net (fo=1, routed)           0.113     2.452    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg_i_1_n_0
    SLICE_X67Y31         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.189ns (37.957%)  route 0.309ns (62.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.190     2.287    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X67Y33         LUT4 (Prop_lut4_I1_O)        0.048     2.335 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1/O
                         net (fo=1, routed)           0.119     2.454    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg_i_1_n_0
    SLICE_X67Y33         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.186ns (33.261%)  route 0.373ns (66.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.580     1.957    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X69Y31         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y31         FDRE (Prop_fdre_C_Q)         0.141     2.098 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[30]/Q
                         net (fo=17, routed)          0.373     2.471    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[15]
    SLICE_X67Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.516 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.516    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]_i_1_n_0
    SLICE_X67Y33         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.650%)  route 0.402ns (68.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.346     2.443    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X61Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.488 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     2.544    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]_i_1_n_0
    SLICE_X60Y31         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.186ns (29.617%)  route 0.442ns (70.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.442     2.539    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X60Y31         LUT3 (Prop_lut3_I1_O)        0.045     2.584 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.584    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]_i_1_n_0
    SLICE_X60Y31         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.186ns (25.633%)  route 0.540ns (74.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 f  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[28]/Q
                         net (fo=16, routed)          0.340     2.438    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[13]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.483 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.199     2.682    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]_i_1_n_0
    SLICE_X56Y32         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.183ns (23.039%)  route 0.611ns (76.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.437     2.535    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X56Y32         LUT2 (Prop_lut2_I0_O)        0.042     2.577 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.174     2.750    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]_i_1_n_0
    SLICE_X56Y32         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.186ns (22.612%)  route 0.637ns (77.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.695     1.031    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.275     1.352    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.378 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.579     1.956    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[29]/Q
                         net (fo=19, routed)          0.437     2.535    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/instr[14]
    SLICE_X56Y32         LUT5 (Prop_lut5_I0_O)        0.045     2.580 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.199     2.779    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]_i_1_n_0
    SLICE_X56Y32         LDCE                                         r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           779 Endpoints
Min Delay           779 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.674ns  (logic 2.838ns (12.517%)  route 19.836ns (87.483%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          3.108    22.674    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.688     5.554    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X107Y28        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.451ns  (logic 2.838ns (12.641%)  route 19.613ns (87.359%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.885    22.451    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.618     5.484    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.451ns  (logic 2.838ns (12.641%)  route 19.613ns (87.359%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.885    22.451    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.618     5.484    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X105Y32        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.171ns  (logic 2.838ns (12.800%)  route 19.333ns (87.200%))
  Logic Levels:           13  (CARRY4=1 LDCE=1 LUT2=2 LUT3=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.840     1.399    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.549 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         8.666    10.215    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[63]_INST_0_i_6_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I4_O)        0.326    10.541 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.541    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_22_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    10.786 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9/O
                         net (fo=2, routed)           0.643    11.429    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[61]_INST_0_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.298    11.727 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29/O
                         net (fo=1, routed)           0.705    12.431    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_29_n_0
    SLICE_X21Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.555 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17/O
                         net (fo=2, routed)           1.648    14.203    design_1_i/core_0/inst/id_stage_instance/regfile_instance/zero_carry__4_i_17_n_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.327 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11/O
                         net (fo=2, routed)           1.114    15.441    design_1_i/core_0/inst/id_stage_instance/regfile_instance/neg_carry__6_i_11_n_0
    SLICE_X53Y42         LUT3 (Prop_lut3_I2_O)        0.124    15.565 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/negu_carry__6_i_6/O
                         net (fo=1, routed)           0.000    15.565    design_1_i/core_0/inst/id_stage_instance/comparator_instance/incoming_sequence_reg[0]_3[2]
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.963 r  design_1_i/core_0/inst/id_stage_instance/comparator_instance/negu_carry__6/CO[3]
                         net (fo=1, routed)           1.390    17.353    design_1_i/core_0/inst/id_stage_instance/regfile_instance/incoming_sequence_reg[0][0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124    17.477 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/branch_taken_INST_0/O
                         net (fo=4, routed)           0.650    18.127    design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/id_branch_taken
    SLICE_X68Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.251 r  design_1_i/core_0/inst/if_stage_instance/branch_predictor_instance/branch_prediction_failed_INST_0/O
                         net (fo=63, routed)          0.677    18.929    design_1_i/core_0/inst/hdu_instance/branch_prediction_failed
    SLICE_X69Y38         LUT2 (Prop_lut2_I1_O)        0.124    19.053 r  design_1_i/core_0/inst/hdu_instance/jump_stall_INST_0/O
                         net (fo=1, routed)           0.395    19.448    design_1_i/core_0/inst/jump_stall
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.118    19.566 r  design_1_i/core_0/inst/if_id_reg_instance_i_1/O
                         net (fo=96, routed)          2.606    22.171    design_1_i/core_0/inst/if_id_reg_instance/rst
    SLICE_X105Y30        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       1.825     3.005    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.100     3.105 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.670     3.775    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.866 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        1.615     5.481    design_1_i/core_0/inst/if_id_reg_instance/clk
    SLICE_X105Y30        FDRE                                         r  design_1_i/core_0/inst/if_id_reg_instance/instr_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.158ns (59.232%)  route 0.109ns (40.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/G
    SLICE_X56Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[1]/Q
                         net (fo=1, routed)           0.109     0.267    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[1]
    SLICE_X57Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.844     2.599    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X57Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/G
    SLICE_X67Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[5]/Q
                         net (fo=1, routed)           0.110     0.268    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[5]
    SLICE_X66Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.845     2.600    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X66Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.125%)  route 0.114ns (41.875%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/G
    SLICE_X60Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[2]/Q
                         net (fo=1, routed)           0.114     0.272    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[2]
    SLICE_X60Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.845     2.600    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X60Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.542%)  route 0.121ns (43.458%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/G
    SLICE_X60Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[0]/Q
                         net (fo=1, routed)           0.121     0.279    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[0]
    SLICE_X60Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.845     2.600    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X60Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/G
    SLICE_X56Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[3]/Q
                         net (fo=1, routed)           0.172     0.330    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[3]
    SLICE_X57Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.844     2.599    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X57Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.158ns (40.736%)  route 0.230ns (59.264%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/G
    SLICE_X56Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_op_reg[4]/Q
                         net (fo=1, routed)           0.230     0.388    design_1_i/core_0/inst/id_ex_reg_instance/in_fpu_op[4]
    SLICE_X57Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.844     2.599    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X57Y32         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/fpu_op_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.203ns (38.988%)  route 0.318ns (61.012%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/G
    SLICE_X67Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd_reg/Q
                         net (fo=1, routed)           0.318     0.476    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rd
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.521 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rd[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/core_0/inst/id_ex_reg_instance/in_rd[5]
    SLICE_X71Y37         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.850     2.605    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X71Y37         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rd_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.200ns (25.765%)  route 0.576ns (74.235%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.307     0.465    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y37         LUT2 (Prop_lut2_I1_O)        0.042     0.507 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/rs1[5]_INST_0/O
                         net (fo=133, routed)         0.269     0.776    design_1_i/core_0/inst/id_ex_reg_instance/in_rs1[5]
    SLICE_X76Y38         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.855     2.610    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X76Y38         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/rs1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.444ns (27.958%)  route 1.144ns (72.042%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.512     0.670    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X72Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.715 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[23]_INST_0_i_29/O
                         net (fo=128, routed)         0.319     1.034    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[16]_INST_0_i_6_0
    SLICE_X74Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.079 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     1.079    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0_i_28_n_0
    SLICE_X74Y41         MUXF7 (Prop_muxf7_I1_O)      0.065     1.144 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0_i_12/O
                         net (fo=2, routed)           0.000     1.144    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0_i_12_n_0
    SLICE_X74Y41         MUXF8 (Prop_muxf8_I1_O)      0.019     1.163 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.179     1.342    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0_i_4_n_0
    SLICE_X74Y40         LUT6 (Prop_lut6_I5_O)        0.112     1.454 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[17]_INST_0/O
                         net (fo=2, routed)           0.134     1.588    design_1_i/core_0/inst/id_ex_reg_instance/in_read_data1[17]
    SLICE_X70Y40         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.853     2.608    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.441ns (27.753%)  route 1.148ns (72.247%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         LDCE                         0.000     0.000 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/G
    SLICE_X67Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1_reg/Q
                         net (fo=8, routed)           0.489     0.647    design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/fpu_rs1
    SLICE_X71Y38         LUT2 (Prop_lut2_I1_O)        0.045     0.692 r  design_1_i/core_0/inst/id_stage_instance/fpu_cntrl_instance/read_data1[39]_INST_0_i_29/O
                         net (fo=128, routed)         0.397     1.088    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[32]_INST_0_i_6_0
    SLICE_X68Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.133 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0_i_23_n_0
    SLICE_X68Y43         MUXF7 (Prop_muxf7_I0_O)      0.062     1.195 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0_i_10/O
                         net (fo=2, routed)           0.000     1.195    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0_i_10_n_0
    SLICE_X68Y43         MUXF8 (Prop_muxf8_I1_O)      0.019     1.214 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0_i_3/O
                         net (fo=1, routed)           0.190     1.405    design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0_i_3_n_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I3_O)        0.112     1.517 r  design_1_i/core_0/inst/id_stage_instance/regfile_instance/read_data1[37]_INST_0/O
                         net (fo=2, routed)           0.072     1.589    design_1_i/core_0/inst/id_ex_reg_instance/in_read_data1[37]
    SLICE_X70Y43         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16186, routed)       0.995     1.361    design_1_i/core_0/inst/sys_clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.417 r  design_1_i/core_0/inst/if_stage_instance_i_1/O
                         net (fo=1, routed)           0.309     1.726    design_1_i/core_0/inst/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.755 r  design_1_i/core_0/inst/clk_BUFG_inst/O
                         net (fo=8706, routed)        0.854     2.609    design_1_i/core_0/inst/id_ex_reg_instance/clk
    SLICE_X70Y43         FDRE                                         r  design_1_i/core_0/inst/id_ex_reg_instance/read_data1_reg[37]/C





