--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/laylalaisy/Desktop/Second Year/Computer Organization and Design/Project/ProjectCode/demo/iseconfig/filter.filter
-intstyle ise -v 3 -s 2L -n 3 -fastpaths -xml Framework.twx Framework.ncd -o
Framework.twr Framework.pcf -ucf OExp01.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22527 paths analyzed, 1325 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.386ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/PTOS/Q_38 (SLICE_X71Y57.B4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO15 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B5      net (fanout=1)        0.518   XLXN_63<15>
    SLICE_X74Y56.B       Tilo                  0.043   Disp_num<15>
                                                       XLXI_4/MUX1_DispData/Mmux_o72
    SLICE_X72Y56.C4      net (fanout=12)       0.384   Disp_num<15>
    SLICE_X72Y56.C       Tilo                  0.043   XLXI_6/a<37>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_20
    SLICE_X72Y57.B6      net (fanout=2)        0.396   XLXI_6/SM1/HTS4/MSEG/XLXN_74
    SLICE_X72Y57.B       Tilo                  0.043   XLXI_6/a<6>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_48
    SLICE_X71Y57.D4      net (fanout=1)        0.419   XLXI_6/a<38>
    SLICE_X71Y57.DMUX    Tilo                  0.145   XLXI_6/P7SEG/Q<6>
                                                       XLXI_6/P7SEG/PTOS/mux961_SW0
    SLICE_X71Y57.B4      net (fanout=1)        0.232   XLXI_6/P7SEG/PTOS/N66
    SLICE_X71Y57.CLK     Tas                   0.010   XLXI_6/P7SEG/Q<6>
                                                       XLXI_6/P7SEG/PTOS/mux961
                                                       XLXI_6/P7SEG/PTOS/Q_38
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (2.084ns logic, 1.949ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO14 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y55.D5      net (fanout=1)        0.581   XLXN_63<14>
    SLICE_X72Y55.D       Tilo                  0.043   Disp_num<14>
                                                       XLXI_4/MUX1_DispData/Mmux_o62
    SLICE_X72Y56.C5      net (fanout=12)       0.298   Disp_num<14>
    SLICE_X72Y56.C       Tilo                  0.043   XLXI_6/a<37>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_20
    SLICE_X72Y57.B6      net (fanout=2)        0.396   XLXI_6/SM1/HTS4/MSEG/XLXN_74
    SLICE_X72Y57.B       Tilo                  0.043   XLXI_6/a<6>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_48
    SLICE_X71Y57.D4      net (fanout=1)        0.419   XLXI_6/a<38>
    SLICE_X71Y57.DMUX    Tilo                  0.145   XLXI_6/P7SEG/Q<6>
                                                       XLXI_6/P7SEG/PTOS/mux961_SW0
    SLICE_X71Y57.B4      net (fanout=1)        0.232   XLXI_6/P7SEG/PTOS/N66
    SLICE_X71Y57.CLK     Tas                   0.010   XLXI_6/P7SEG/Q<6>
                                                       XLXI_6/P7SEG/PTOS/mux961
                                                       XLXI_6/P7SEG/PTOS/Q_38
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (2.084ns logic, 1.926ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO12 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y55.B6      net (fanout=1)        0.637   XLXN_63<12>
    SLICE_X72Y55.B       Tilo                  0.043   Disp_num<14>
                                                       XLXI_4/MUX1_DispData/Mmux_o42
    SLICE_X72Y56.C6      net (fanout=12)       0.222   Disp_num<12>
    SLICE_X72Y56.C       Tilo                  0.043   XLXI_6/a<37>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_20
    SLICE_X72Y57.B6      net (fanout=2)        0.396   XLXI_6/SM1/HTS4/MSEG/XLXN_74
    SLICE_X72Y57.B       Tilo                  0.043   XLXI_6/a<6>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_48
    SLICE_X71Y57.D4      net (fanout=1)        0.419   XLXI_6/a<38>
    SLICE_X71Y57.DMUX    Tilo                  0.145   XLXI_6/P7SEG/Q<6>
                                                       XLXI_6/P7SEG/PTOS/mux961_SW0
    SLICE_X71Y57.B4      net (fanout=1)        0.232   XLXI_6/P7SEG/PTOS/N66
    SLICE_X71Y57.CLK     Tas                   0.010   XLXI_6/P7SEG/Q<6>
                                                       XLXI_6/P7SEG/PTOS/mux961
                                                       XLXI_6/P7SEG/PTOS/Q_38
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (2.084ns logic, 1.906ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/PTOS/Q_39 (SLICE_X71Y56.A5), 226 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO14 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y55.D5      net (fanout=1)        0.581   XLXN_63<14>
    SLICE_X72Y55.D       Tilo                  0.043   Disp_num<14>
                                                       XLXI_4/MUX1_DispData/Mmux_o62
    SLICE_X72Y54.C3      net (fanout=12)       0.490   Disp_num<14>
    SLICE_X72Y54.C       Tilo                  0.043   XLXI_6/a<34>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X72Y56.B6      net (fanout=2)        0.388   XLXI_6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X72Y56.B       Tilo                  0.043   XLXI_6/a<37>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X71Y56.C4      net (fanout=1)        0.325   XLXI_6/a<39>
    SLICE_X71Y56.CMUX    Tilo                  0.141   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux971_SW0
    SLICE_X71Y56.A5      net (fanout=1)        0.148   XLXI_6/P7SEG/PTOS/N64
    SLICE_X71Y56.CLK     Tas                   0.009   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux971
                                                       XLXI_6/P7SEG/PTOS/Q_39
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (2.079ns logic, 1.932ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO15 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y56.B5      net (fanout=1)        0.518   XLXN_63<15>
    SLICE_X74Y56.B       Tilo                  0.043   Disp_num<15>
                                                       XLXI_4/MUX1_DispData/Mmux_o72
    SLICE_X70Y55.A4      net (fanout=12)       0.562   Disp_num<15>
    SLICE_X70Y55.A       Tilo                  0.043   XLXI_6/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_8
    SLICE_X72Y56.B3      net (fanout=1)        0.376   XLXI_6/SM1/HTS4/MSEG/XLXN_28
    SLICE_X72Y56.B       Tilo                  0.043   XLXI_6/a<37>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X71Y56.C4      net (fanout=1)        0.325   XLXI_6/a<39>
    SLICE_X71Y56.CMUX    Tilo                  0.141   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux971_SW0
    SLICE_X71Y56.A5      net (fanout=1)        0.148   XLXI_6/P7SEG/PTOS/N64
    SLICE_X71Y56.CLK     Tas                   0.009   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux971
                                                       XLXI_6/P7SEG/PTOS/Q_39
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (2.079ns logic, 1.929ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO12 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y55.B6      net (fanout=1)        0.637   XLXN_63<12>
    SLICE_X72Y55.B       Tilo                  0.043   Disp_num<14>
                                                       XLXI_4/MUX1_DispData/Mmux_o42
    SLICE_X72Y54.C5      net (fanout=12)       0.383   Disp_num<12>
    SLICE_X72Y54.C       Tilo                  0.043   XLXI_6/a<34>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_7
    SLICE_X72Y56.B6      net (fanout=2)        0.388   XLXI_6/SM1/HTS4/MSEG/XLXN_27
    SLICE_X72Y56.B       Tilo                  0.043   XLXI_6/a<37>
                                                       XLXI_6/SM1/HTS4/MSEG/XLXI_47
    SLICE_X71Y56.C4      net (fanout=1)        0.325   XLXI_6/a<39>
    SLICE_X71Y56.CMUX    Tilo                  0.141   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux971_SW0
    SLICE_X71Y56.A5      net (fanout=1)        0.148   XLXI_6/P7SEG/PTOS/N64
    SLICE_X71Y56.CLK     Tas                   0.009   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux971
                                                       XLXI_6/P7SEG/PTOS/Q_39
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (2.079ns logic, 1.881ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/PTOS/Q_7 (SLICE_X71Y56.B6), 230 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO31 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y53.B6      net (fanout=1)        0.445   XLXN_63<31>
    SLICE_X77Y53.B       Tilo                  0.043   XLXN_61<31>
                                                       XLXI_4/MUX1_DispData/Mmux_o252
    SLICE_X75Y55.C4      net (fanout=13)       0.537   Disp_num<31>
    SLICE_X75Y55.C       Tilo                  0.043   XLXI_6/SM1/HTS0/MSEG/XLXN_28
                                                       XLXI_6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X73Y56.B4      net (fanout=1)        0.509   XLXI_6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X73Y56.B       Tilo                  0.043   XLXI_6/a<5>
                                                       XLXI_6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X71Y56.C5      net (fanout=1)        0.359   XLXI_6/a<7>
    SLICE_X71Y56.C       Tilo                  0.043   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux1271_SW0
    SLICE_X71Y56.B6      net (fanout=1)        0.099   XLXI_6/P7SEG/PTOS/N6
    SLICE_X71Y56.CLK     Tas                   0.010   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux1271
                                                       XLXI_6/P7SEG/PTOS/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.982ns logic, 1.949ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO29 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y54.B6      net (fanout=1)        0.449   XLXN_63<29>
    SLICE_X74Y54.B       Tilo                  0.043   XLXN_61<29>
                                                       XLXI_4/MUX1_DispData/Mmux_o222
    SLICE_X75Y55.C3      net (fanout=12)       0.484   Disp_num<29>
    SLICE_X75Y55.C       Tilo                  0.043   XLXI_6/SM1/HTS0/MSEG/XLXN_28
                                                       XLXI_6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X73Y56.B4      net (fanout=1)        0.509   XLXI_6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X73Y56.B       Tilo                  0.043   XLXI_6/a<5>
                                                       XLXI_6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X71Y56.C5      net (fanout=1)        0.359   XLXI_6/a<7>
    SLICE_X71Y56.C       Tilo                  0.043   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux1271_SW0
    SLICE_X71Y56.B6      net (fanout=1)        0.099   XLXI_6/P7SEG/PTOS/N6
    SLICE_X71Y56.CLK     Tas                   0.010   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux1271
                                                       XLXI_6/P7SEG/PTOS/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (1.982ns logic, 1.900ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_6/P7SEG/PTOS/Q_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.553 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_6/P7SEG/PTOS/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO29 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X74Y54.B6      net (fanout=1)        0.449   XLXN_63<29>
    SLICE_X74Y54.B       Tilo                  0.043   XLXN_61<29>
                                                       XLXI_4/MUX1_DispData/Mmux_o222
    SLICE_X75Y53.A4      net (fanout=12)       0.350   Disp_num<29>
    SLICE_X75Y53.A       Tilo                  0.043   Disp_num<1>
                                                       XLXI_6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X73Y56.B3      net (fanout=2)        0.601   XLXI_6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X73Y56.B       Tilo                  0.043   XLXI_6/a<5>
                                                       XLXI_6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X71Y56.C5      net (fanout=1)        0.359   XLXI_6/a<7>
    SLICE_X71Y56.C       Tilo                  0.043   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux1271_SW0
    SLICE_X71Y56.B6      net (fanout=1)        0.099   XLXI_6/P7SEG/PTOS/N6
    SLICE_X71Y56.CLK     Tas                   0.010   XLXI_6/P7SEG/Q<7>
                                                       XLXI_6/P7SEG/PTOS/mux1271
                                                       XLXI_6/P7SEG/PTOS/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (1.982ns logic, 1.858ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/PTOS/Q_22 (SLICE_X81Y48.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/PTOS/Q_23 (FF)
  Destination:          XLXI_6/P7SEG/PTOS/Q_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.780 - 0.517)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/PTOS/Q_23 to XLXI_6/P7SEG/PTOS/Q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y50.BQ      Tcko                  0.100   XLXI_6/P7SEG/Q<55>
                                                       XLXI_6/P7SEG/PTOS/Q_23
    SLICE_X81Y48.B6      net (fanout=2)        0.198   XLXI_6/P7SEG/Q<23>
    SLICE_X81Y48.CLK     Tah         (-Th)     0.032   XLXI_6/P7SEG/Q<54>
                                                       XLXI_6/P7SEG/PTOS/mux791
                                                       XLXI_6/P7SEG/PTOS/Q_22
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.068ns logic, 0.198ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/cpu_blink_5 (SLICE_X78Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/SW_OK_15 (FF)
  Destination:          XLXI_4/cpu_blink_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.779 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/SW_OK_15 to XLXI_4/cpu_blink_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.CQ      Tcko                  0.100   SW_OK<15>
                                                       XLXI_2/SW_OK_15
    SLICE_X78Y47.D6      net (fanout=79)       0.249   SW_OK<15>
    SLICE_X78Y47.CLK     Tah         (-Th)     0.059   XLXI_4/cpu_blink<5>
                                                       XLXI_5/Mmux_blink61
                                                       XLXI_4/cpu_blink_5
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.041ns logic, 0.249ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/cpu_blink_4 (SLICE_X78Y47.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/SW_OK_15 (FF)
  Destination:          XLXI_4/cpu_blink_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.779 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/SW_OK_15 to XLXI_4/cpu_blink_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.CQ      Tcko                  0.100   SW_OK<15>
                                                       XLXI_2/SW_OK_15
    SLICE_X78Y47.B6      net (fanout=79)       0.250   SW_OK<15>
    SLICE_X78Y47.CLK     Tah         (-Th)     0.059   XLXI_4/cpu_blink<5>
                                                       XLXI_5/Mmux_blink51
                                                       XLXI_4/cpu_blink_4
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.041ns logic, 0.250ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.417|    4.193|    2.815|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22527 paths, 0 nets, and 2927 connections

Design statistics:
   Minimum period:   8.386ns{1}   (Maximum frequency: 119.246MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 28 20:59:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 771 MB



