INFO: [VRFC 10-163] Analyzing VHDL file "D:/XilinxProjekty/Prescaler/Prescaler.srcs/sim_1/new/Prescaler_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Prescaler_tb'
