// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mvm_sa_mvm_sa,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=6.923000,HLS_SYN_LAT=15,HLS_SYN_TPT=16,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=933,HLS_SYN_LUT=453,HLS_VERSION=2021_2}" *)

module mvm_sa (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst_n,
        A_stream_TDATA,
        A_stream_TVALID,
        A_stream_TREADY,
        A_stream_TKEEP,
        A_stream_TSTRB,
        A_stream_TLAST,
        x_stream_TDATA,
        x_stream_TVALID,
        x_stream_TREADY,
        x_stream_TKEEP,
        x_stream_TSTRB,
        x_stream_TLAST,
        y_stream_TDATA,
        y_stream_TVALID,
        y_stream_TREADY,
        y_stream_TKEEP,
        y_stream_TSTRB,
        y_stream_TLAST
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst_n;
input  [31:0] A_stream_TDATA;
input   A_stream_TVALID;
output   A_stream_TREADY;
input  [3:0] A_stream_TKEEP;
input  [3:0] A_stream_TSTRB;
input  [0:0] A_stream_TLAST;
input  [31:0] x_stream_TDATA;
input   x_stream_TVALID;
output   x_stream_TREADY;
input  [3:0] x_stream_TKEEP;
input  [3:0] x_stream_TSTRB;
input  [0:0] x_stream_TLAST;
output  [31:0] y_stream_TDATA;
output   y_stream_TVALID;
input   y_stream_TREADY;
output  [3:0] y_stream_TKEEP;
output  [3:0] y_stream_TSTRB;
output  [0:0] y_stream_TLAST;

 reg    ap_rst_n_inv;
reg  signed [31:0] mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0;
reg  signed [31:0] mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_1;
reg  signed [31:0] mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_2;
reg  signed [31:0] mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_3;
reg    A_stream_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_nbreadreq_fu_70_p6;
wire    ap_CS_fsm_state2;
reg   [0:0] tmp_reg_220;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    x_stream_TDATA_blk_n;
reg    y_stream_TDATA_blk_n;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
wire   [31:0] grp_fu_151_p2;
reg   [31:0] last_reg_229;
wire   [31:0] grp_fu_167_p2;
reg   [31:0] mul_ln44_reg_239;
wire   [31:0] grp_fu_183_p2;
reg   [31:0] mul_ln44_1_reg_249;
wire   [31:0] grp_fu_199_p2;
reg   [31:0] mul_ln44_2_reg_259;
wire   [31:0] last_2_fu_213_p2;
reg    ap_block_state1;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state7_io;
reg    ap_block_state8;
reg    ap_block_state8_io;
reg    ap_block_state9;
reg    ap_block_state9_io;
reg    ap_block_state10;
reg    ap_block_state10_io;
reg    ap_block_state11;
reg    ap_block_state11_io;
reg    ap_block_state12;
reg    ap_block_state13;
reg    ap_block_state14;
reg    ap_block_state15;
wire    regslice_both_y_stream_V_data_V_U_apdone_blk;
reg    ap_block_state16;
wire   [31:0] add_ln44_1_fu_209_p2;
wire   [31:0] add_ln44_fu_205_p2;
reg    grp_fu_151_ce;
reg    grp_fu_167_ce;
reg    grp_fu_183_ce;
reg    grp_fu_199_ce;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    regslice_both_A_stream_V_data_V_U_apdone_blk;
wire   [31:0] A_stream_TDATA_int_regslice;
wire    A_stream_TVALID_int_regslice;
reg    A_stream_TREADY_int_regslice;
wire    regslice_both_A_stream_V_data_V_U_ack_in;
wire    regslice_both_A_stream_V_keep_V_U_apdone_blk;
wire   [3:0] A_stream_TKEEP_int_regslice;
wire    regslice_both_A_stream_V_keep_V_U_vld_out;
wire    regslice_both_A_stream_V_keep_V_U_ack_in;
wire    regslice_both_A_stream_V_strb_V_U_apdone_blk;
wire   [3:0] A_stream_TSTRB_int_regslice;
wire    regslice_both_A_stream_V_strb_V_U_vld_out;
wire    regslice_both_A_stream_V_strb_V_U_ack_in;
wire    regslice_both_A_stream_V_last_V_U_apdone_blk;
wire   [0:0] A_stream_TLAST_int_regslice;
wire    regslice_both_A_stream_V_last_V_U_vld_out;
wire    regslice_both_A_stream_V_last_V_U_ack_in;
wire    regslice_both_x_stream_V_data_V_U_apdone_blk;
wire  signed [31:0] x_stream_TDATA_int_regslice;
wire    x_stream_TVALID_int_regslice;
reg    x_stream_TREADY_int_regslice;
wire    regslice_both_x_stream_V_data_V_U_ack_in;
wire    regslice_both_x_stream_V_keep_V_U_apdone_blk;
wire   [3:0] x_stream_TKEEP_int_regslice;
wire    regslice_both_x_stream_V_keep_V_U_vld_out;
wire    regslice_both_x_stream_V_keep_V_U_ack_in;
wire    regslice_both_x_stream_V_strb_V_U_apdone_blk;
wire   [3:0] x_stream_TSTRB_int_regslice;
wire    regslice_both_x_stream_V_strb_V_U_vld_out;
wire    regslice_both_x_stream_V_strb_V_U_ack_in;
wire    regslice_both_x_stream_V_last_V_U_apdone_blk;
wire   [0:0] x_stream_TLAST_int_regslice;
wire    regslice_both_x_stream_V_last_V_U_vld_out;
wire    regslice_both_x_stream_V_last_V_U_ack_in;
reg   [31:0] y_stream_TDATA_int_regslice;
reg    y_stream_TVALID_int_regslice;
wire    y_stream_TREADY_int_regslice;
wire    regslice_both_y_stream_V_data_V_U_vld_out;
wire    regslice_both_y_stream_V_keep_V_U_apdone_blk;
wire    regslice_both_y_stream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_y_stream_V_keep_V_U_vld_out;
wire    regslice_both_y_stream_V_strb_V_U_apdone_blk;
wire    regslice_both_y_stream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_y_stream_V_strb_V_U_vld_out;
wire    regslice_both_y_stream_V_last_V_U_apdone_blk;
reg   [0:0] y_stream_TLAST_int_regslice;
wire    regslice_both_y_stream_V_last_V_U_ack_in_dummy;
wire    regslice_both_y_stream_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0 = 32'd0;
#0 mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_1 = 32'd0;
#0 mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_2 = 32'd0;
#0 mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_3 = 32'd0;
#0 ap_CS_fsm = 16'd1;
end

mvm_sa_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0),
    .din1(x_stream_TDATA_int_regslice),
    .ce(grp_fu_151_ce),
    .dout(grp_fu_151_p2)
);

mvm_sa_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_1),
    .din1(x_stream_TDATA_int_regslice),
    .ce(grp_fu_167_ce),
    .dout(grp_fu_167_p2)
);

mvm_sa_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_2),
    .din1(x_stream_TDATA_int_regslice),
    .ce(grp_fu_183_ce),
    .dout(grp_fu_183_p2)
);

mvm_sa_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_3),
    .din1(x_stream_TDATA_int_regslice),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p2)
);

mvm_sa_regslice_both #(
    .DataWidth( 32 ))
regslice_both_A_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(A_stream_TDATA),
    .vld_in(A_stream_TVALID),
    .ack_in(regslice_both_A_stream_V_data_V_U_ack_in),
    .data_out(A_stream_TDATA_int_regslice),
    .vld_out(A_stream_TVALID_int_regslice),
    .ack_out(A_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_A_stream_V_data_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 4 ))
regslice_both_A_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(A_stream_TKEEP),
    .vld_in(A_stream_TVALID),
    .ack_in(regslice_both_A_stream_V_keep_V_U_ack_in),
    .data_out(A_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_A_stream_V_keep_V_U_vld_out),
    .ack_out(A_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_A_stream_V_keep_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 4 ))
regslice_both_A_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(A_stream_TSTRB),
    .vld_in(A_stream_TVALID),
    .ack_in(regslice_both_A_stream_V_strb_V_U_ack_in),
    .data_out(A_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_A_stream_V_strb_V_U_vld_out),
    .ack_out(A_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_A_stream_V_strb_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 1 ))
regslice_both_A_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(A_stream_TLAST),
    .vld_in(A_stream_TVALID),
    .ack_in(regslice_both_A_stream_V_last_V_U_ack_in),
    .data_out(A_stream_TLAST_int_regslice),
    .vld_out(regslice_both_A_stream_V_last_V_U_vld_out),
    .ack_out(A_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_A_stream_V_last_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 32 ))
regslice_both_x_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(x_stream_TDATA),
    .vld_in(x_stream_TVALID),
    .ack_in(regslice_both_x_stream_V_data_V_U_ack_in),
    .data_out(x_stream_TDATA_int_regslice),
    .vld_out(x_stream_TVALID_int_regslice),
    .ack_out(x_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_x_stream_V_data_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 4 ))
regslice_both_x_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(x_stream_TKEEP),
    .vld_in(x_stream_TVALID),
    .ack_in(regslice_both_x_stream_V_keep_V_U_ack_in),
    .data_out(x_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_x_stream_V_keep_V_U_vld_out),
    .ack_out(x_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_x_stream_V_keep_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 4 ))
regslice_both_x_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(x_stream_TSTRB),
    .vld_in(x_stream_TVALID),
    .ack_in(regslice_both_x_stream_V_strb_V_U_ack_in),
    .data_out(x_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_x_stream_V_strb_V_U_vld_out),
    .ack_out(x_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_x_stream_V_strb_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 1 ))
regslice_both_x_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(x_stream_TLAST),
    .vld_in(x_stream_TVALID),
    .ack_in(regslice_both_x_stream_V_last_V_U_ack_in),
    .data_out(x_stream_TLAST_int_regslice),
    .vld_out(regslice_both_x_stream_V_last_V_U_vld_out),
    .ack_out(x_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_x_stream_V_last_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 32 ))
regslice_both_y_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(y_stream_TDATA_int_regslice),
    .vld_in(y_stream_TVALID_int_regslice),
    .ack_in(y_stream_TREADY_int_regslice),
    .data_out(y_stream_TDATA),
    .vld_out(regslice_both_y_stream_V_data_V_U_vld_out),
    .ack_out(y_stream_TREADY),
    .apdone_blk(regslice_both_y_stream_V_data_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 4 ))
regslice_both_y_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd15),
    .vld_in(y_stream_TVALID_int_regslice),
    .ack_in(regslice_both_y_stream_V_keep_V_U_ack_in_dummy),
    .data_out(y_stream_TKEEP),
    .vld_out(regslice_both_y_stream_V_keep_V_U_vld_out),
    .ack_out(y_stream_TREADY),
    .apdone_blk(regslice_both_y_stream_V_keep_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 4 ))
regslice_both_y_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(4'd0),
    .vld_in(y_stream_TVALID_int_regslice),
    .ack_in(regslice_both_y_stream_V_strb_V_U_ack_in_dummy),
    .data_out(y_stream_TSTRB),
    .vld_out(regslice_both_y_stream_V_strb_V_U_vld_out),
    .ack_out(y_stream_TREADY),
    .apdone_blk(regslice_both_y_stream_V_strb_V_U_apdone_blk)
);

mvm_sa_regslice_both #(
    .DataWidth( 1 ))
regslice_both_y_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(y_stream_TLAST_int_regslice),
    .vld_in(y_stream_TVALID_int_regslice),
    .ack_in(regslice_both_y_stream_V_last_V_U_ack_in_dummy),
    .data_out(y_stream_TLAST),
    .vld_out(regslice_both_y_stream_V_last_V_U_vld_out),
    .ack_out(y_stream_TREADY),
    .apdone_blk(regslice_both_y_stream_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        last_reg_229 <= grp_fu_151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        mul_ln44_1_reg_249 <= grp_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mul_ln44_2_reg_259 <= grp_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        mul_ln44_reg_239 <= grp_fu_167_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_0 <= A_stream_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_1 <= A_stream_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_2 <= A_stream_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mvm_sa_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_stream_axis_int_0ul_0ul_0ul_0_A_local_3 <= A_stream_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_220 <= tmp_nbreadreq_fu_70_p6;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        A_stream_TDATA_blk_n = A_stream_TVALID_int_regslice;
    end else begin
        A_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state11_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | (~((1'b1 == ap_block_state10_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((1'b1 == ap_block_state9_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~((1'b1 == ap_block_state8_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | (~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | (~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | (~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | (~((regslice_both_y_stream_V_data_V_U_apdone_blk == 1'b1) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) & (tmp_reg_220 == 1'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        A_stream_TREADY_int_regslice = 1'b1;
    end else begin
        A_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state10_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state11_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_y_stream_V_data_V_U_apdone_blk == 1'b1) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state7_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state8_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state9_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state3)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_151_ce = 1'b1;
    end else begin
        grp_fu_151_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state4)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state3)))) begin
        grp_fu_167_ce = 1'b1;
    end else begin
        grp_fu_167_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state5)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state4)))) begin
        grp_fu_183_ce = 1'b1;
    end else begin
        grp_fu_183_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state5)) | (~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state6)))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        x_stream_TDATA_blk_n = x_stream_TVALID_int_regslice;
    end else begin
        x_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        x_stream_TREADY_int_regslice = 1'b1;
    end else begin
        x_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        y_stream_TDATA_blk_n = y_stream_TREADY_int_regslice;
    end else begin
        y_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        y_stream_TDATA_int_regslice = 32'd0;
    end else if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        y_stream_TDATA_int_regslice = last_2_fu_213_p2;
    end else begin
        y_stream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        y_stream_TLAST_int_regslice = 1'd1;
    end else if (((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        y_stream_TLAST_int_regslice = 1'd0;
    end else begin
        y_stream_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state10_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~((1'b1 == ap_block_state9_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | (~((1'b1 == ap_block_state8_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((1'b1 == ap_block_state7_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (tmp_reg_220 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        y_stream_TVALID_int_regslice = 1'b1;
    end else begin
        y_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~(((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state7_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((1'b1 == ap_block_state8_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((1'b1 == ap_block_state9_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((1'b1 == ap_block_state10_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((1'b1 == ap_block_state11_io) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((regslice_both_y_stream_V_data_V_U_apdone_blk == 1'b1) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice))) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_stream_TREADY = regslice_both_A_stream_V_data_V_U_ack_in;

assign add_ln44_1_fu_209_p2 = (mul_ln44_1_reg_249 + mul_ln44_2_reg_259);

assign add_ln44_fu_205_p2 = (mul_ln44_reg_239 + last_reg_229);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((tmp_nbreadreq_fu_70_p6 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice));
end

always @ (*) begin
    ap_block_state10 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state10_io = ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state11 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state11_io = ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice));
end

always @ (*) begin
    ap_block_state13 = ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice));
end

always @ (*) begin
    ap_block_state14 = ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice));
end

always @ (*) begin
    ap_block_state15 = ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice));
end

always @ (*) begin
    ap_block_state16 = ((regslice_both_y_stream_V_data_V_U_apdone_blk == 1'b1) | ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)));
end

always @ (*) begin
    ap_block_state2 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (x_stream_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6 = ((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice));
end

always @ (*) begin
    ap_block_state7 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state7_io = ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state8 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state8_io = ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state9 = (((tmp_reg_220 == 1'd1) & (1'b0 == A_stream_TVALID_int_regslice)) | ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state9_io = ((tmp_reg_220 == 1'd0) & (y_stream_TREADY_int_regslice == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign last_2_fu_213_p2 = (add_ln44_1_fu_209_p2 + add_ln44_fu_205_p2);

assign tmp_nbreadreq_fu_70_p6 = A_stream_TVALID_int_regslice;

assign x_stream_TREADY = regslice_both_x_stream_V_data_V_U_ack_in;

assign y_stream_TVALID = regslice_both_y_stream_V_data_V_U_vld_out;

endmodule //mvm_sa
