Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\RegistroEstado.vhd" into library work
Parsing entity <RegistroEstado>.
Parsing architecture <Behavioral> of entity <registroestado>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\registro.vhd" into library work
Parsing entity <registro>.
Parsing architecture <Behavioral> of entity <registro>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Nivel.vhd" into library work
Parsing entity <Nivel>.
Parsing architecture <Behavioral> of entity <nivel>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\multiplexor2.vhd" into library work
Parsing entity <mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\MicrocodOperacion.vhd" into library work
Parsing entity <microcodOperacion>.
Parsing architecture <Behavioral> of entity <microcodoperacion>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\MicrocodFuncion.vhd" into library work
Parsing entity <MicrocodFuncion>.
Parsing architecture <Behavioral> of entity <microcodfuncion>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\DemuxS.vhd" into library work
Parsing entity <DemuxS>.
Parsing architecture <Behavioral> of entity <demuxs>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\DemuxCodOpera.vhd" into library work
Parsing entity <DemuxCodOpera>.
Parsing architecture <Behavioral> of entity <demuxcodopera>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\demux.vhd" into library work
Parsing entity <demultiplexor>.
Parsing architecture <Behavioral> of entity <demultiplexor>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\DecoInstruc.vhd" into library work
Parsing entity <DecoInstruc>.
Parsing architecture <Behavioral> of entity <decoinstruc>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Control.vhd" into library work
Parsing entity <Control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Condicion.vhd" into library work
Parsing entity <Condicion>.
Parsing architecture <Behavioral> of entity <condicion>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\components.vhd" into library work
Parsing package <components>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\bs.vhd" into library work
Parsing entity <barrelShifter>.
Parsing architecture <Behavioral> of entity <barrelshifter>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\pilax.vhd" into library work
Parsing entity <pila>.
Parsing architecture <Behavioral> of entity <pila>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Mux4.vhd" into library work
Parsing entity <Mux4>.
Parsing architecture <Behavioral> of entity <mux4>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Mux16.vhd" into library work
Parsing entity <Mux16>.
Parsing architecture <Behavioral> of entity <mux16>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\memoProg.vhd" into library work
Parsing entity <MemProg>.
Parsing architecture <Funcion> of entity <memprog>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\memdatos.vhd" into library work
Parsing entity <MemoriaDatos>.
Parsing architecture <Behavioral> of entity <memoriadatos>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\main.vhd" into library work
Parsing package <main>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\extsig.vhd" into library work
Parsing entity <ExtensorSigno>.
Parsing architecture <Arquitectura> of entity <extensorsigno>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\extdir.vhd" into library work
Parsing entity <ExtensorDirec>.
Parsing architecture <Arquitectura> of entity <extensordirec>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\divisor.vhd" into library work
Parsing entity <DivisorDeFrecuencia>.
Parsing architecture <Arquitectura> of entity <divisordefrecuencia>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Componentes.vhd" into library work
Parsing entity <Componentes>.
Parsing architecture <Behavioral> of entity <componentes>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\archivoReg.vhd" into library work
Parsing entity <archivoRegx>.
Parsing architecture <Behavioral> of entity <archivoregx>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\alu.vhd" into library work
Parsing entity <alux>.
Parsing architecture <Arquitectura> of entity <alux>.
Parsing VHDL file "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\procesador.vhd" into library work
Parsing entity <Procesador>.
Parsing architecture <Behavioral> of entity <procesador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Procesador> (architecture <Behavioral>) from library <work>.

Elaborating entity <Componentes> (architecture <Behavioral>) from library <work>.

Elaborating entity <Condicion> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecoInstruc> (architecture <Behavioral>) from library <work>.

Elaborating entity <DemuxCodOpera> (architecture <Behavioral>) from library <work>.

Elaborating entity <DemuxS> (architecture <Behavioral>) from library <work>.

Elaborating entity <MicrocodFuncion> (architecture <Behavioral>) from library <work>.

Elaborating entity <microcodOperacion> (architecture <Behavioral>) from library <work>.

Elaborating entity <Nivel> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegistroEstado> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemProg> (architecture <Funcion>) with generics from library <work>.

Elaborating entity <pila> (architecture <Behavioral>) from library <work>.

Elaborating entity <archivoRegx> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux2> (architecture <Behavioral>) from library <work>.

Elaborating entity <barrelShifter> (architecture <Behavioral>) from library <work>.

Elaborating entity <demultiplexor> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux16> (architecture <Behavioral>) from library <work>.

Elaborating entity <ExtensorSigno> (architecture <Arquitectura>) from library <work>.

Elaborating entity <ExtensorDirec> (architecture <Arquitectura>) from library <work>.

Elaborating entity <alux> (architecture <Arquitectura>) with generics from library <work>.

Elaborating entity <MemoriaDatos> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DivisorDeFrecuencia> (architecture <Arquitectura>) from library <work>.
WARNING:Xst:2972 - "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\procesador.vhd" line 67. All outputs of instance <Ins_DivisorDeFrecuencia> of block <DivisorDeFrecuencia> are unconnected in block <Procesador>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Procesador>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\procesador.vhd".
INFO:Xst:3210 - "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\procesador.vhd" line 67: Output port <CLK> of the instance <Ins_DivisorDeFrecuencia> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Procesador> synthesized.

Synthesizing Unit <Componentes>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Componentes.vhd".
    Summary:
	no macro.
Unit <Componentes> synthesized.

Synthesizing Unit <Condicion>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Condicion.vhd".
WARNING:Xst:647 - Input <rbanderas<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <Condicion> synthesized.

Synthesizing Unit <Control>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Control.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  13 Multiplexer(s).
Unit <Control> synthesized.

Synthesizing Unit <DecoInstruc>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\DecoInstruc.vhd".
    Found 32x7-bit Read Only RAM for signal <_n0040>
    Summary:
	inferred   1 RAM(s).
Unit <DecoInstruc> synthesized.

Synthesizing Unit <DemuxCodOpera>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\DemuxCodOpera.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DemuxCodOpera> synthesized.

Synthesizing Unit <DemuxS>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\DemuxS.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DemuxS> synthesized.

Synthesizing Unit <MicrocodFuncion>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\MicrocodFuncion.vhd".
    Found 16x20-bit Read Only RAM for signal <sal>
    Summary:
	inferred   1 RAM(s).
Unit <MicrocodFuncion> synthesized.

Synthesizing Unit <microcodOperacion>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\MicrocodOperacion.vhd".
    Found 32x20-bit Read Only RAM for signal <sal>
    Summary:
	inferred   1 RAM(s).
Unit <microcodOperacion> synthesized.

Synthesizing Unit <Nivel>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Nivel.vhd".
    Found 1-bit register for signal <pclk>.
    Found 1-bit register for signal <nclk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Nivel> synthesized.

Synthesizing Unit <RegistroEstado>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\RegistroEstado.vhd".
    Found 4-bit register for signal <bandout>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <RegistroEstado> synthesized.

Synthesizing Unit <MemProg>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\memoProg.vhd".
        n = 10
    Found 1024x25-bit Read Only RAM for signal <inst>
    Summary:
	inferred   1 RAM(s).
Unit <MemProg> synthesized.

Synthesizing Unit <pila>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\pilax.vhd".
    Found 16-bit register for signal <aux<0>>.
    Found 16-bit register for signal <aux<1>>.
    Found 16-bit register for signal <aux<2>>.
    Found 16-bit register for signal <aux<3>>.
    Found 16-bit register for signal <aux<4>>.
    Found 16-bit register for signal <aux<5>>.
    Found 16-bit register for signal <aux<6>>.
    Found 16-bit register for signal <aux<7>>.
    Found 3-bit register for signal <sp>.
    Found 16-bit adder for signal <sp[2]_GND_20_o_add_1_OUT> created at line 33.
    Found 3-bit adder for signal <sp[2]_GND_20_o_add_11_OUT> created at line 35.
    Found 16-bit adder for signal <GND_20_o_GND_20_o_add_32_OUT> created at line 42.
    Found 3-bit subtractor for signal <GND_20_o_GND_20_o_sub_31_OUT<2:0>> created at line 41.
    Found 16-bit 8-to-1 multiplexer for signal <n0178> created at line 42.
    Found 16-bit 8-to-1 multiplexer for signal <pc_sal> created at line 45.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 131 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <pila> synthesized.

Synthesizing Unit <archivoRegx>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\archivoReg.vhd".
    Found 16-bit 16-to-1 multiplexer for signal <read_data1> created at line 64.
    Found 16-bit 16-to-1 multiplexer for signal <read_data2> created at line 65.
    Summary:
	inferred   2 Multiplexer(s).
Unit <archivoRegx> synthesized.

Synthesizing Unit <registro>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\registro.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <registro> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\multiplexor2.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

Synthesizing Unit <barrelShifter>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\bs.vhd".
    Summary:
	inferred   9 Multiplexer(s).
Unit <barrelShifter> synthesized.

Synthesizing Unit <demultiplexor>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\demux.vhd".
    Found 16-bit 16-to-1 multiplexer for signal <salida> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <demultiplexor> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Mux4.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux4> synthesized.

Synthesizing Unit <Mux16>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\Mux16.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux16> synthesized.

Synthesizing Unit <ExtensorSigno>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\extsig.vhd".
    Summary:
	no macro.
Unit <ExtensorSigno> synthesized.

Synthesizing Unit <ExtensorDirec>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\extdir.vhd".
    Summary:
	no macro.
Unit <ExtensorDirec> synthesized.

Synthesizing Unit <alux>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\alu.vhd".
        N = 16
    Summary:
	inferred   7 Multiplexer(s).
Unit <alux> synthesized.

Synthesizing Unit <MemoriaDatos>.
    Related source file is "C:\Users\Alejandro Reyes\Desktop\uno\proyectof-div\memdatos.vhd".
        m = 11
        n = 16
    Found 2048x16-bit single-port RAM <Mram_arreglo> for signal <arreglo>.
    Summary:
	inferred   1 RAM(s).
Unit <MemoriaDatos> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x25-bit single-port Read Only RAM                 : 1
 16x20-bit single-port Read Only RAM                   : 1
 2048x16-bit single-port RAM                           : 1
 32x20-bit single-port Read Only RAM                   : 1
 32x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Registers                                            : 28
 1-bit register                                        : 2
 16-bit register                                       : 24
 3-bit register                                        : 1
 4-bit register                                        : 1
# Multiplexers                                         : 70
 1-bit 2-to-1 multiplexer                              : 13
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 47
 16-bit 8-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 52
 1-bit xor2                                            : 51
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <bandout_0> of sequential type is unconnected in block <u9>.

Synthesizing (advanced) Unit <DecoInstruc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0040> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <codOper>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DecoInstruc> synthesized (advanced).

Synthesizing (advanced) Unit <MemProg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_inst> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 25-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <inst>          |          |
    -----------------------------------------------------------------------
Unit <MemProg> synthesized (advanced).

Synthesizing (advanced) Unit <MemoriaDatos>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_arreglo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wd>            | high     |
    |     addrA          | connected to signal <dir>           |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemoriaDatos> synthesized (advanced).

Synthesizing (advanced) Unit <MicrocodFuncion>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sal> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <codFunc>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sal>           |          |
    -----------------------------------------------------------------------
Unit <MicrocodFuncion> synthesized (advanced).

Synthesizing (advanced) Unit <microcodOperacion>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sal> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <codOpera>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sal>           |          |
    -----------------------------------------------------------------------
Unit <microcodOperacion> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x25-bit single-port distributed Read Only RAM     : 1
 16x20-bit single-port distributed Read Only RAM       : 1
 2048x16-bit single-port distributed RAM               : 1
 32x20-bit single-port distributed Read Only RAM       : 1
 32x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
# Registers                                            : 393
 Flip-Flops                                            : 393
# Multiplexers                                         : 99
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 47
 17-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 52
 1-bit xor2                                            : 51
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <u9/bandout_0> of sequential type is unconnected in block <Componentes>.

Optimizing unit <Procesador> ...

Optimizing unit <Componentes> ...

Optimizing unit <pila> ...

Optimizing unit <archivoRegx> ...

Optimizing unit <barrelShifter> ...

Optimizing unit <alux> ...
WARNING:Xst:1710 - FF/Latch <archivoReg/ciclo[11].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[10].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[11].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[15].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[12].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[13].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[14].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[5].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[3].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[4].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[8].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[9].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[6].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_1> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[7].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <archivoReg/ciclo[2].aux/q_0> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_2> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_3> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_4> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_5> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_6> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_7> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_8> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_9> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_10> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_11> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_12> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_13> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_14> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <archivoReg/ciclo[2].aux/q_15> (without init value) has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador, actual ratio is 1.
FlipFlop pilax/sp_0 has been replicated 2 time(s)
FlipFlop pilax/sp_1 has been replicated 3 time(s)
FlipFlop pilax/sp_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 174
 Flip-Flops                                            : 174

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Procesador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 574
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 29
#      LUT2                        : 7
#      LUT3                        : 27
#      LUT4                        : 40
#      LUT5                        : 49
#      LUT6                        : 261
#      MUXCY                       : 30
#      MUXF7                       : 77
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 174
#      FDC_1                       : 1
#      FDCE                        : 169
#      FDCE_1                      : 3
#      FDP                         : 1
# RAMS                             : 128
#      RAM256X1S                   : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 101
#      IBUF                        : 1
#      OBUF                        : 100

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             174  out of  126800     0%  
 Number of Slice LUTs:                  929  out of  63400     1%  
    Number used as Logic:               417  out of  63400     0%  
    Number used as Memory:              512  out of  19000     2%  
       Number used as RAM:              512

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1006
   Number with an unused Flip Flop:     832  out of   1006    82%  
   Number with an unused LUT:            77  out of   1006     7%  
   Number of fully used LUT-FF pairs:    97  out of   1006     9%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                         102
 Number of bonded IOBs:                 102  out of    210    48%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 302   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 19.172ns (Maximum Frequency: 52.161MHz)
   Minimum input arrival time before clock: 0.893ns
   Maximum output required time after clock: 9.811ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.172ns (frequency: 52.161MHz)
  Total number of paths / destination ports: 84625276 / 1530
-------------------------------------------------------------------------
Delay:               9.586ns (Levels of Logic = 16)
  Source:            pilax/aux_4_3 (FF)
  Destination:       control/u9/bandout_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: pilax/aux_4_3 to control/u9/bandout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.798  pilax/aux_4_3 (pilax/aux_4_3)
     LUT6:I0->O            1   0.105   0.000  pilax/mux25_3 (pilax/mux25_3)
     MUXF7:I1->O           5   0.308   0.803  pilax/mux25_2_f7 (PC_salida_3_OBUF)
     LUT5:I0->O            7   0.105   0.391  memoProg/Mram_inst121_SW0 (N0)
     LUT6:I5->O           77   0.105   0.737  memoProg/Mram_inst3211 (instruccion<24>)
     LUT6:I3->O            5   0.105   0.474  control/u2/Mmux_sdopc21 (control/u2/Mmux_sdopc2)
     LUT6:I4->O            3   0.105   0.611  sop1/Mmux_salida11 (sop1out<0>)
     LUT6:I3->O            3   0.105   0.369  alu/A[0]_A[0]_OR_7_o1 (alu/A[0]_A[0]_OR_7_o)
     LUT6:I5->O            4   0.105   0.374  alu/A[2]_A[2]_OR_9_o1 (alu/A[2]_A[2]_OR_9_o)
     LUT6:I5->O            3   0.105   0.369  alu/A[4]_A[4]_OR_11_o1 (alu/A[4]_A[4]_OR_11_o)
     LUT6:I5->O            3   0.105   0.369  alu/A[6]_A[6]_OR_13_o1 (alu/A[6]_A[6]_OR_13_o)
     LUT6:I5->O            1   0.105   0.357  alu/A[7]_A[7]_OR_14_o1 (alu/A[7]_A[7]_OR_14_o)
     LUT6:I5->O            5   0.105   0.622  alu/Mmux_FROM.RES154 (sx_8_OBUF)
     LUT6:I3->O            2   0.105   0.362  alu/FLAGS<1>2 (alu/FLAGS<1>1)
     LUT6:I5->O            1   0.105   0.000  alu/Mmux_FROM.RES74_SW0_F (N358)
     MUXF7:I0->O           1   0.306   0.451  alu/Mmux_FROM.RES74_SW0 (N302)
     LUT6:I4->O            1   0.105   0.000  alu/FLAGS<1>3 (banderas<1>)
     FDCE_1:D                  0.015          control/u9/bandout_1
    ----------------------------------------
    Total                      9.586ns (2.497ns logic, 7.089ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 174 / 174
-------------------------------------------------------------------------
Offset:              0.893ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control/u8/pclk (FF)
  Destination Clock: clk rising

  Data Path: clr to control/u8/pclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           174   0.001   0.495  clr_IBUF (clr_IBUF)
     FDP:PRE                   0.397          control/u8/pclk
    ----------------------------------------
    Total                      0.893ns (0.398ns logic, 0.495ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5551857 / 95
-------------------------------------------------------------------------
Offset:              9.811ns (Levels of Logic = 17)
  Source:            pilax/aux_4_3 (FF)
  Destination:       resultado<15> (PAD)
  Source Clock:      clk rising

  Data Path: pilax/aux_4_3 to resultado<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.798  pilax/aux_4_3 (pilax/aux_4_3)
     LUT6:I0->O            1   0.105   0.000  pilax/mux25_3 (pilax/mux25_3)
     MUXF7:I1->O           5   0.308   0.803  pilax/mux25_2_f7 (PC_salida_3_OBUF)
     LUT5:I0->O            7   0.105   0.391  memoProg/Mram_inst121_SW0 (N0)
     LUT6:I5->O           77   0.105   0.737  memoProg/Mram_inst3211 (instruccion<24>)
     LUT6:I3->O            5   0.105   0.474  control/u2/Mmux_sdopc21 (control/u2/Mmux_sdopc2)
     LUT6:I4->O            3   0.105   0.611  sop1/Mmux_salida11 (sop1out<0>)
     LUT6:I3->O            3   0.105   0.369  alu/A[0]_A[0]_OR_7_o1 (alu/A[0]_A[0]_OR_7_o)
     LUT6:I5->O            4   0.105   0.374  alu/A[2]_A[2]_OR_9_o1 (alu/A[2]_A[2]_OR_9_o)
     LUT6:I5->O            3   0.105   0.369  alu/A[4]_A[4]_OR_11_o1 (alu/A[4]_A[4]_OR_11_o)
     LUT6:I5->O            3   0.105   0.369  alu/A[6]_A[6]_OR_13_o1 (alu/A[6]_A[6]_OR_13_o)
     LUT6:I5->O            1   0.105   0.357  alu/A[7]_A[7]_OR_14_o1 (alu/A[7]_A[7]_OR_14_o)
     LUT6:I5->O            5   0.105   0.380  alu/Mmux_FROM.RES154 (sx_8_OBUF)
     LUT4:I3->O           32   0.105   0.581  sdmd/Mmux_salida101 (sdmdout<8>)
     LUT6:I4->O            1   0.105   0.000  inst_LPM_MUX1_3 (inst_LPM_MUX1_3)
     MUXF7:I1->O           2   0.308   0.362  inst_LPM_MUX1_2_f7 (memdataout<1>)
     LUT5:I4->O            3   0.105   0.351  swd/Mmux_salida81 (archivoReg/aux_write_data<1>)
     OBUF:I->O                 0.000          resultado_1_OBUF (resultado<1>)
    ----------------------------------------
    Total                      9.811ns (2.484ns logic, 7.327ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.938|    7.959|    9.586|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.90 secs
 
--> 

Total memory usage is 4642604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  230 (   0 filtered)
Number of infos    :    6 (   0 filtered)

