// Seed: 90151125
module module_0;
  initial @(*) id_1 += id_1;
  id_2(
      1, 1, id_1, 1
  );
endmodule
module module_1;
  tri id_1, id_2, id_3;
  wire id_4;
  always $display(1 * 1 & id_2, id_2);
  module_0();
  assign id_2 = 1;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = 1'd0;
  module_0();
endmodule
module module_3 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply0 id_6
    , id_18,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    output uwire id_13,
    output wand id_14
    , id_19,
    output tri1 id_15,
    output supply0 id_16
);
  assign id_1 = 1;
  id_20(
      1 & 1
  ); module_0();
endmodule
