[{"DBLP title": "SoC Security Evaluation: Reflections on Methodology and Tooling.", "DBLP authors": ["Nassim Corteggiani", "Giovanni Camurati", "Marius Muench", "Sebastian Poeplau", "Aur\u00e9lien Francillon"], "year": 2021, "MAG papers": [{"PaperId": 3047274771, "PaperTitle": "soc security evaluation reflections on methodology and tooling", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vu university amsterdam": 1.0, "institut eurecom": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Penetration Testing Knocks Your SoCs Off.", "DBLP authors": ["Mark Fischer", "Fabian Langer", "Johannes Mono", "Clemens Nasenberg", "Nils Albartus"], "year": 2021, "MAG papers": [{"PaperId": 3047620379, "PaperTitle": "hardware penetration testing knocks your socs off", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ruhr university bochum": 5.0}}], "source": "ES"}, {"DBLP title": "Hunting Security Bugs in SoC Designs: Lessons Learned.", "DBLP authors": ["Mohammad-Mahdi Bidmeshki", "Yunjie Zhang", "Monir Zaman", "Liwei Zhou", "Yiorgos Makris"], "year": 2021, "MAG papers": [{"PaperId": 3047375509, "PaperTitle": "hunting security bugs in soc designs lessons learned", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at dallas": 5.0}}], "source": "ES"}, {"DBLP title": "Texas A&M Hackin' Aggies' Security Verification Strategies for the 2019 Hack@DAC Competition.", "DBLP authors": ["Saumil Gogri", "Priya Joshi", "Prashant Vurikiti", "Nicole Fern", "Michael Quinn", "Jonathan Valamehr"], "year": 2021, "MAG papers": [{"PaperId": 3047241662, "PaperTitle": "texas a m hackin aggies security verification strategies for the 2019 hack dac competition", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"microsoft": 1.0, "intel": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Merged Logic and Memory Fabrics for Accelerating Machine Learning Workloads.", "DBLP authors": ["Brian Crafton", "Samuel Spetalnick", "Yan Fang", "Arijit Raychowdhury"], "year": 2021, "MAG papers": [{"PaperId": 3049223108, "PaperTitle": "merged logic and memory fabrics for accelerating machine learning workloads", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Real-time Hardware Implementation of ARM CoreSight Trace Decoder.", "DBLP authors": ["Seyed Mohammad Ali Zeinolabedin", "Johannes Partzsch", "Christian Mayr"], "year": 2021, "MAG papers": [{"PaperId": 3034854018, "PaperTitle": "real time hardware implementation of arm coresight trace decoder", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "ALIGN: A System for Automating Analog Layout.", "DBLP authors": ["Tonmoy Dhar", "Kishor Kunal", "Yaguang Li", "Meghna Madhusudan", "Jitesh Poojary", "Arvind K. Sharma", "Wenbin Xu", "Steven M. Burns", "Ramesh Harjani", "Jiang Hu", "Desmond A. Kirkpatrick", "Parijat Mukherjee", "Soner Yaldiz", "Sachin S. Sapatnekar"], "year": 2021, "MAG papers": [{"PaperId": 3108107800, "PaperTitle": "align a system for automating analog layout", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of minnesota": 7.0, "intel": 4.0, "texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII.", "DBLP authors": ["Hao Chen", "Mingjie Liu", "Biying Xu", "Keren Zhu", "Xiyuan Tang", "Shaolan Li", "Yibo Lin", "Nan Sun", "David Z. Pan"], "year": 2021, "MAG papers": [{"PaperId": 3084745515, "PaperTitle": "magical an open source fully automated analog ic layout system from netlist to gdsii", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of texas at austin": 9.0}}], "source": "ES"}, {"DBLP title": "An Open-Source EDA Flow for Asynchronous Logic.", "DBLP authors": ["Samira Ataei", "Wenmian Hua", "Yihang Yang", "Rajit Manohar", "Yi-Shan Lu", "Jiayuan He", "Sepideh Maleki", "Keshav Pingali"], "year": 2021, "MAG papers": [{"PaperId": 3128516589, "PaperTitle": "an open source eda flow for asynchronous logic", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yale university": 4.0, "university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Real Silicon Using Open-Source EDA.", "DBLP authors": ["R. Timothy Edwards", "Mohamed Shalan", "Mohamed Kassem"], "year": 2021, "MAG papers": [{"PaperId": 3123559382, "PaperTitle": "real silicon using open source eda", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"american university in cairo": 1.0}}], "source": "ES"}, {"DBLP title": "Fault: Open-Source EDA's Missing DFT Toolchain.", "DBLP authors": ["Manar Abdelatty", "Mohamed Gaber", "Mohamed Shalan"], "year": 2021, "MAG papers": [{"PaperId": 3121121478, "PaperTitle": "fault open source eda s missing dft toolchain", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"american university in cairo": 3.0}}], "source": "ES"}, {"DBLP title": "PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies.", "DBLP authors": ["Shunning Jiang", "Yanghui Ou", "Peitian Pan", "Kaishuo Cheng", "Yixiao Zhang", "Christopher Batten"], "year": 2021, "MAG papers": [{"PaperId": 3086820292, "PaperTitle": "pyh2 using pymtl3 to create productive and open source hardware testing methodologies", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cornell university": 6.0}}], "source": "ES"}, {"DBLP title": "OpenTimer v2: A Parallel Incremental Timing Analysis Engine.", "DBLP authors": ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "year": 2021, "MAG papers": [{"PaperId": 3120604107, "PaperTitle": "opentimer v2 a parallel incremental timing analysis engine", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 2.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "CATNAP-Sim: A Comprehensive Exploration and a Nonvolatile Processor Simulator for Energy Harvesting Systems.", "DBLP authors": ["Ali Hoseinghorban", "Mohammad Abbasinia", "Ali Paridari", "Alireza Ejlali"], "year": 2021, "MAG papers": [{"PaperId": 3118828712, "PaperTitle": "catnap sim a comprehensive exploration and a nonvolatile processor simulator for energy harvesting systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Design of \u208c\u05c0\u208c Shape Stub-Based Negative Group Delay Circuit.", "DBLP authors": ["Fayu Wan", "Ningdong Li", "Blaise Ravelo", "Wenceslas Rahajandraibe", "S\u00e9bastien Lall\u00e9ch\u00e8re"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Design of Single-Bit Fault-Tolerant Reversible Circuits.", "DBLP authors": ["Hari Mohan Gaur", "Ashutosh Kumar Singh", "Anand Mohan", "Masahiro Fujita", "Dhiraj K. Pradhan"], "year": 2021, "MAG papers": [{"PaperId": 3039301096, "PaperTitle": "design of single bit fault tolerant reversible circuits", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tokyo": 1.0, "university of bristol": 1.0, "indian institute of technology bhu varanasi": 1.0, "national institute of technology kurukshetra": 1.0}}], "source": "ES"}, {"DBLP title": "Defeating Cache Timing Channels with Hardware Prefetchers.", "DBLP authors": ["Hongyu Fang", "Sai Santosh Dayapule", "Fan Yao", "Milos Doroslovacki", "Guru Venkataramani"], "year": 2021, "MAG papers": [{"PaperId": 3135146000, "PaperTitle": "defeating cache timing channels with hardware prefetchers", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"george washington university": 5.0}}], "source": "ES"}, {"DBLP title": "Beyond the CPU: Side-Channel Attacks on GPUs.", "DBLP authors": ["Hoda Naghibijouybari", "Ajaya Neupane", "Zhiyun Qian", "Nael B. Abu-Ghazaleh"], "year": 2021, "MAG papers": [{"PaperId": 3135815782, "PaperTitle": "beyond the cpu side channel attacks on gpus", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 3.0, "binghamton university": 1.0}}], "source": "ES"}, {"DBLP title": "End-to-End Automated Exploit Generation for Processor Security Validation.", "DBLP authors": ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "year": 2021, "MAG papers": [{"PaperId": 3133602685, "PaperTitle": "end to end automated exploit generation for processor security validation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of north carolina at chapel hill": 3.0, "johns hopkins university": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware/Algorithm Codesign for Adversarially Robust Deep Learning.", "DBLP authors": ["Mojan Javaheripi", "Mohammad Samragh", "Bita Darvish Rouhani", "Tara Javidi", "Farinaz Koushanfar"], "year": 2021, "MAG papers": [{"PaperId": 3135243945, "PaperTitle": "hardware algorithm codesign for adversarially robust deep learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"microsoft": 1.0, "university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "A Cautionary Tale About Detecting Malware Using Hardware Performance Counters and Machine Learning.", "DBLP authors": ["Boyou Zhou", "Anmol Gupta", "Rasoul Jahanshahi", "Manuel Egele", "Ajay Joshi"], "year": 2021, "MAG papers": [{"PaperId": 3137611750, "PaperTitle": "a cautionary tale about detecting malware using hardware performance counters and machine learning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"boston university": 5.0}}], "source": "ES"}, {"DBLP title": "Provably Secure Sequential Obfuscation for IC Metering and Piracy Avoidance.", "DBLP authors": ["Farinaz Koushanfar"], "year": 2021, "MAG papers": [{"PaperId": 3136639997, "PaperTitle": "provably secure sequential obfuscation for ic metering and piracy avoidance", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "An Inside Job: Remote Power Analysis Attacks on FPGAs.", "DBLP authors": ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi B. Tahoori"], "year": 2021, "MAG papers": [{"PaperId": 3133606329, "PaperTitle": "an inside job remote power analysis attacks on fpgas", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 2.0, "ruhr university bochum": 2.0}}], "source": "ES"}, {"DBLP title": "EM/Power Side-Channel Attack: White-Box Modeling and Signature Attenuation Countermeasures.", "DBLP authors": ["Debayan Das", "Santosh Ghosh", "Arijit Raychowdhury", "Shreyas Sen"], "year": 2021, "MAG papers": [{"PaperId": 3138507382, "PaperTitle": "em power side channel attack white box modeling and signature attenuation countermeasures", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 2.0, "intel": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "DRAM PUFs in Commodity Devices.", "DBLP authors": ["Wenjie Xiong", "Andr\u00e9 Schaller", "Nikolaos Athanasios Anagnostopoulos", "Muhammad Umair Saleem", "Sebastian Gabmeyer", "Stefan Katzenbeisser", "Jakub Szefer"], "year": 2021, "MAG papers": [{"PaperId": 3135250232, "PaperTitle": "dram pufs in commodity devices", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat darmstadt": 4.0, "yale university": 2.0, "university of passau": 1.0}}], "source": "ES"}, {"DBLP title": "A Systematic Design Methodology of Formally Proven Side-Channel-Resistant Cryptographic Hardware.", "DBLP authors": ["Rei Ueno", "Naofumi Homma", "Sumio Morioka", "Takafumi Aoki"], "year": 2021, "MAG papers": [{"PaperId": 3134055083, "PaperTitle": "a systematic design methodology of formally proven side channel resistant cryptographic hardware", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "Discovering CAN Specification Using On-Board Diagnostics.", "DBLP authors": ["Hyun Min Song", "Huy Kang Kim"], "year": 2021, "MAG papers": [{"PaperId": 3044568559, "PaperTitle": "discovering can specification using on board diagnostics", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"korea university": 2.0}}], "source": "ES"}, {"DBLP title": "Ladder Scaling Fracmemristor: A Second Emerging Circuit Structure of Fractional-Order Memristor.", "DBLP authors": ["Yi-Fei Pu", "Bo Yu", "Xiao Yuan"], "year": 2021, "MAG papers": [{"PaperId": 3047470007, "PaperTitle": "ladder scaling fracmemristor a second emerging circuit structure of fractional order memristor", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sichuan university": 3.0}}], "source": "ES"}, {"DBLP title": "A Graduate Curriculum in Cyber-Physical Systems.", "DBLP authors": ["John A. Stankovic", "Homa Alemzadeh", "Brad Campbell", "John C. Lach", "Lu Feng", "Cody Fleming", "Jonathan L. Goodall", "Toluwalogo Odumosu", "Daniel Quinn", "Yuan Tian", "Kelley Tobler"], "year": 2021, "MAG papers": [{"PaperId": 3112506588, "PaperTitle": "a graduate curriculum in cyber physical systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of virginia": 8.0, "james madison university": 1.0, "george washington university": 1.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Design Methodologies and Future Trends for Edge AI: Specialization and Codesign.", "DBLP authors": ["Cong Hao", "Jordan Dotzel", "Jinjun Xiong", "Luca Benini", "Zhiru Zhang", "Deming Chen"], "year": 2021, "MAG papers": [{"PaperId": 3142170088, "PaperTitle": "enabling design methodologies and future trends for edge ai specialization and codesign", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of illinois at urbana champaign": 2.0, "cornell university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Energy-Quality Scaling in Deep Neural Networks.", "DBLP authors": ["Jeff Anderson", "Yousra Alkabani", "Tarek A. El-Ghazawi"], "year": 2021, "MAG papers": [{"PaperId": 2985322090, "PaperTitle": "toward energy quality scaling in deep neural networks", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "EdgeAl: A Vision for Deep Learning in the IoT Era.", "DBLP authors": ["Kartikeya Bhardwaj", "Naveen Suda", "Radu Marculescu"], "year": 2021, "MAG papers": [{"PaperId": 2988105327, "PaperTitle": "edgeal a vision for deep learning in the iot era", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Multisensing System for Parkinson's Disease Stage Assessment Based on FPGA-Embedded Serial SVM Classifier.", "DBLP authors": ["Daniela De Venuto", "Giovanni Mezzina"], "year": 2021, "MAG papers": [{"PaperId": 2983188826, "PaperTitle": "multisensing system for parkinson s disease stage assessment based on fpga embedded serial svm classifier", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"instituto politecnico nacional": 2.0}}], "source": "ES"}, {"DBLP title": "A Mixture of Experts Approach for Low-Cost DNN Customization.", "DBLP authors": ["Boyu Zhang", "Azadeh Davoodi", "Yu Hen Hu"], "year": 2021, "MAG papers": [{"PaperId": 3007426885, "PaperTitle": "a mixture of experts approach for low cost dnn customization", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Accelerator for Runtime Temperature Estimation in Many-Cores.", "DBLP authors": ["Alzemiro Lucas da Silva", "Iacana Ianiski Weber", "Andr\u00e9 Lu\u00eds Del Mestre Martins", "Fernando Gehm Moraes"], "year": 2021, "MAG papers": [{"PaperId": 3152415522, "PaperTitle": "hardware accelerator for runtime temperature estimation in many cores", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Security Vulnerabilities and Countermeasures in MPSoCs.", "DBLP authors": ["Anderson Camargo Sant'Ana", "Henrique Martins Medina", "Fernando Gehm Moraes"], "year": 2021, "MAG papers": [{"PaperId": 3120427577, "PaperTitle": "security vulnerabilities and countermeasures in mpsocs", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive Integer Linear Programming Model for Optimal Qubit Permutation.", "DBLP authors": ["Alexandre A. A. de Almeida", "Gerhard W. Dueck"], "year": 2021, "MAG papers": [{"PaperId": 3151992605, "PaperTitle": "adaptive integer linear programming model for optimal qubit permutation", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of new brunswick": 1.0, "sao paulo state university": 1.0}}], "source": "ES"}, {"DBLP title": "Shape Engineering for Custom Nanomagnetic Logic Circuits in NMLSim 2.0.", "DBLP authors": ["Lucas A. Lascasas Freitas", "Jo\u00e3o G. Nizer Rahmeier", "Omar P. Vilela Neto"], "year": 2021, "MAG papers": [{"PaperId": 3113216281, "PaperTitle": "shape engineering for custom nanomagnetic logic circuits in nmlsim 2 0", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"universidade federal de minas gerais": 1.0, "carleton university": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Test of Digital Logic DNA Systems.", "DBLP authors": ["Renan A. Marks", "Daniel K. S. Vieira", "Marcos V. Guterres", "Poliana A. C. Oliveira", "Maria C. O. Fonte Boa", "Omar P. Vilela Neto"], "year": 2021, "MAG papers": [{"PaperId": 3141490793, "PaperTitle": "design and test of digital logic dna systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal de minas gerais": 5.0, "federal university of mato grosso do sul": 1.0}}], "source": "ES"}, {"DBLP title": "Framework for Load Power Consumption in HANs Using Machine Learning and IoT Assistance.", "DBLP authors": ["Arunmozhi Manimuthu", "Venugopal Dharshini"], "year": 2021, "MAG papers": [{"PaperId": 3082283520, "PaperTitle": "framework for load power consumption in hans using machine learning and iot assistance", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Split-Chip Design to Prevent IP Reverse Engineering.", "DBLP authors": ["Samuel Pagliarini", "Joseph Sweeney", "Ken Mai", "R. D. Shawn Blanton", "Larry T. Pileggi", "Subhasish Mitra"], "year": 2021, "MAG papers": [{"PaperId": 3094423394, "PaperTitle": "split chip design to prevent ip reverse engineering", "Year": 2021, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 4.0, "tallinn university of technology": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Detecting and Scoring Equipment Faults in Real Time During Semiconductor Test Processes.", "DBLP authors": ["Yi-Hsin Wu", "Jui-Yu Huang", "Yi-Chun Yao", "Yin-Jing Tien", "Cheng-Juei Yu", "Sheng-De Wang"], "year": 2021, "MAG papers": [{"PaperId": 3095007224, "PaperTitle": "detecting and scoring equipment faults in real time during semiconductor test processes", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"institute for information industry": 4.0, "national taiwan university": 1.0, "tsmc": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-Layer Design of Automotive Systems.", "DBLP authors": ["Zhilu Wang", "Hengyi Liang", "Chao Huang", "Qi Zhu"], "year": 2021, "MAG papers": [{"PaperId": 3102554879, "PaperTitle": "cross layer design of automotive systems", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Pipelined Control Systems.", "DBLP authors": ["R\u00f3binson Medina S\u00e1nchez", "Shayan Tabatabaei Nikkhah", "Dip Goswami", "Maurice Heemels", "Sander Stuijk", "Twan Basten"], "year": 2021, "MAG papers": [{"PaperId": 3039489198, "PaperTitle": "reconfigurable pipelined control systems", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eindhoven university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Cloud-Ready Acceleration of Formal Method Techniques for Cyber-Physical Systems.", "DBLP authors": ["Mahmoud Khaled", "Majid Zamani"], "year": 2021, "MAG papers": [{"PaperId": 3095095826, "PaperTitle": "cloud ready acceleration of formal method techniques for cyber physical systems", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of colorado boulder": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Integrating Interobject Scenarios with Intraobject Statecharts for Developing Reactive Systems.", "DBLP authors": ["David Harel", "Rami Marelly", "Assaf Marron", "Smadar Szekely"], "year": 2021, "MAG papers": [{"PaperId": 3039709770, "PaperTitle": "integrating interobject scenarios with intraobject statecharts for developing reactive systems", "Year": 2021, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"weizmann institute of science": 4.0}}], "source": "ES"}, {"DBLP title": "Breaking Silos to Guarantee Control Stability with Communication over Ethernet TSN.", "DBLP authors": ["Rouhollah Mahfouzi", "Amir Aminifar", "Soheil Samii", "Ahmed Rezine", "Petru Eles", "Zebo Peng"], "year": 2021, "MAG papers": [{"PaperId": 3002749146, "PaperTitle": "breaking silos to guarantee control stability with communication over ethernet tsn", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "linkoping university": 5.0}}], "source": "ES"}, {"DBLP title": "Lifelong Exploratory Navigation: An Architecture for Safer Mobile Robots.", "DBLP authors": ["Fabrice Mayran de Chamisso", "Daniela Cancila", "Laurent Soulier", "Roberto Passerone", "Micha\u00ebl Aupetit"], "year": 2021, "MAG papers": [{"PaperId": 2988451558, "PaperTitle": "lifelong exploratory navigation an architecture for safer mobile robots", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of trento": 1.0, "qatar computing research institute": 1.0, "french alternative energies and atomic energy commission": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Virtualization and Task Allocation for Plug-and-Play Automotive Systems.", "DBLP authors": ["Chung-Wei Lin", "BaekGyu Kim", "Shinichi Shiraishi"], "year": 2021, "MAG papers": [{"PaperId": 2966443789, "PaperTitle": "hardware virtualization and task allocation for plug and play automotive systems", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 1.0, "toyota": 2.0}}], "source": "ES"}, {"DBLP title": "The AXIOM Project: IoT on Heterogeneous Embedded Platforms.", "DBLP authors": ["Antonio Filgueras", "Miquel Vidal", "Marc Mateu", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Carlos \u00c1lvarez", "Xavier Martorell", "Eduard Ayguad\u00e9", "Dimitrios Theodoropoulos", "Dionisios N. Pnevmatikatos", "Paolo Gai", "Stefano Garzarella", "David Oro", "Javier Hernando", "Nicola Bettin", "Alberto Pomella", "Marco Procaccini", "Roberto Giorgi"], "year": 2021, "MAG papers": [{"PaperId": 2986675577, "PaperTitle": "the axiom project iot on heterogeneous embedded platforms", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of siena": 2.0, "barcelona supercomputing center": 7.0, "foundation for research technology hellas": 2.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Automated Probe-Mark Analysis for Advanced Probe Technology Characterization.", "DBLP authors": ["Yu-Rong Jian", "Ferenc Fodor", "Cheng-Wen Wu", "Erik Jan Marinissen"], "year": 2021, "MAG papers": [{"PaperId": 3095214048, "PaperTitle": "automated probe mark analysis for advanced probe technology characterization", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"realtek": 1.0, "national tsing hua university": 1.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "From Less Batteries to Battery-Less Alert Systems with Wide Power Adaptation down to nWs - Toward a Smarter, Greener World.", "DBLP authors": ["Massimo Alioto"], "year": 2021, "MAG papers": [{"PaperId": 3140001966, "PaperTitle": "from less batteries to battery less alert systems with wide power adaptation down to nws toward a smarter greener world", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "A Conceptual Framework for Stochastic Neuromorphic Computing.", "DBLP authors": ["Brian R. Gaines"], "year": 2021, "MAG papers": [], "source": null}, {"DBLP title": "Embracing Stochasticity to Enable Neuromorphic Computing at the Edge.", "DBLP authors": ["Amogh Agrawal", "Deboleena Roy", "Utkarsh Saxena", "Kaushik Roy"], "year": 2021, "MAG papers": [{"PaperId": 3128972391, "PaperTitle": "embracing stochasticity to enable neuromorphic computing at the edge", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Exact Stochastic Computing Multiplication in Memristive Memory.", "DBLP authors": ["Mohsen Riahi Alam", "M. Hassan Najafi", "Nima Taherinejad"], "year": 2021, "MAG papers": [{"PaperId": 3128667769, "PaperTitle": "exact stochastic computing multiplication in memristive memory", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of louisiana at lafayette": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Training Binarized Neural Networks Using Ternary Multipliers.", "DBLP authors": ["Amir Ardakani", "Arash Ardakani", "Warren J. Gross"], "year": 2021, "MAG papers": [{"PaperId": 3134848548, "PaperTitle": "training binarized neural networks using ternary multipliers", "Year": 2021, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mcgill university": 3.0}}], "source": "ES"}, {"DBLP title": "In-Stream Correlation-Based Division and Bit-Inserting Square Root in Stochastic Computing.", "DBLP authors": ["Di Wu", "Ruokai Yin", "Joshua San Miguel"], "year": 2021, "MAG papers": [{"PaperId": 3119526017, "PaperTitle": "in stream correlation based division and bit inserting square root in stochastic computing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High-Performance Deterministic Stochastic Computing Using Residue Number System.", "DBLP authors": ["Kamyar Givaki", "Reza Hojabr", "MohammadHosein Gholamrezaei", "Ahmad Khonsari", "Saeid Gorgin", "Dara Rahmati", "M. Hassan Najafi"], "year": 2021, "MAG papers": [{"PaperId": 3119406088, "PaperTitle": "high performance deterministic stochastic computing using residue number system", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shahid beheshti university": 1.0, "iranian research organization for science and technology": 1.0, "university of tehran": 3.0, "university of louisiana at lafayette": 1.0}}], "source": "ES"}, {"DBLP title": "An Area- and Power-Efficient Stochastic Number Generator for Bayesian Sensor Fusion Circuits.", "DBLP authors": ["J\u00e9r\u00e9my Belot", "Abdelkarim Cherkaoui", "Rapha\u00ebl Laurent", "Laurent Fesquet"], "year": 2021, "MAG papers": [{"PaperId": 3120546095, "PaperTitle": "an area and power efficient stochastic number generator for bayesian sensor fusion circuits", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Emerging Majority: Technology and Design for Superconducting Electronics.", "DBLP authors": ["Giovanni De Micheli"], "year": 2021, "MAG papers": [{"PaperId": 3181466626, "PaperTitle": "the emerging majority technology and design for superconducting electronics", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient and Error-Resilient Cognitive I/O for 3-D-Integrated Manycore Microprocessors.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Hantao Huang", "Hao Yu"], "year": 2021, "MAG papers": [], "source": null}]