// Seed: 2466506873
module module_0 (
    id_1
);
  input wire id_1;
  always @(1) begin
    if (id_1) disable id_2;
    else id_2 <= id_2;
  end
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output uwire id_9,
    output wor id_10,
    inout wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    output supply1 id_14
);
  wire id_16;
  module_0(
      id_16
  );
  wire id_17;
  assign id_5 = id_12;
endmodule
