$date
	Sun Dec 26 01:13:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module imm_gen_tb $end
$var wire 64 ! result [63:0] $end
$var reg 64 " instruction [63:0] $end
$scope module immGen $end
$var wire 64 # instruction [63:0] $end
$var reg 64 $ result [63:0] $end
$var reg 64 % temp [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111111111111111111111111111111111111111100000000000 %
b1111111111111111111111111111111111111111111111111111100000000000 $
b100011000000000000000010101010010000000000000000000000001100111 #
b100011000000000000000010101010010000000000000000000000001100111 "
b1111111111111111111111111111111111111111111111111111100000000000 !
$end
#20
b10000100000 !
b10000100000 $
b10000100000 %
b11000000000000001001000100001000010011101000000000000100011 "
b11000000000000001001000100001000010011101000000000000100011 #
#40
b1111111 !
b1111111 $
b1111111 %
b1100111000000011111101111111110000000111111101010100000100000011 "
b1100111000000011111101111111110000000111111101010100000100000011 #
#60
