
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010141                       # Number of seconds simulated
sim_ticks                                 10140951276                       # Number of ticks simulated
final_tick                               536327936040                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198104                       # Simulator instruction rate (inst/s)
host_op_rate                                   248301                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247057                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337208                       # Number of bytes of host memory used
host_seconds                                 41046.99                       # Real time elapsed on the host
sim_insts                                  8131557532                       # Number of instructions simulated
sim_ops                                   10191997837                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        97280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       257792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       290688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       120832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       166528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       291712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       169984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        99968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1531136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       622464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            622464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          760                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2014                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1301                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2279                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          781                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11962                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4863                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4863                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       504884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9592788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       454395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25420889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       403907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28664766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       492262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11915253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       416529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16421339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       403907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28765743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       429151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16762136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       479639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9857852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150985441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       504884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       454395                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       403907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       492262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       416529                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       403907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       429151                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       479639                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3584674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61381224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61381224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61381224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       504884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9592788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       454395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25420889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       403907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28664766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       492262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11915253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       416529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16421339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       403907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28765743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       429151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16762136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       479639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9857852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              212366665                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212626                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1842074                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202427                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846885                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          807656                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9445                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19229256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12133990                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212626                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1045334                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        590426                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1195733                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22709355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.033125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20181048     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          155021      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          194724      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309673      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130479      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168693      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195235      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           90192      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284290      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22709355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090984                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498955                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19115341                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       715461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516222                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1248                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        361081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336751                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14833586                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        361081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19135332                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62229                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       598376                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497446                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54887                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741842                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7765                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        38243                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20583384                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68548065                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68548065                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3395334                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3548                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1842                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           194548                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8048                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165106                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14389641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13794600                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13720                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1768451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3614500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22709355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607441                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328255                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16865492     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2664019     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090376      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611114      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827251      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255270      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250486      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134559      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10788      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22709355                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94372     78.77%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13083     10.92%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12357     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11619727     84.23%     84.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188519      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1265369      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       719280      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13794600                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567239                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119812                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008685                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50432087                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16161744                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13432035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13914412                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10091                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       265842                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11584                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        361081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47467                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6097                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14393211                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721805                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1843                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118599                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233517                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13552390                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243937                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242210                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1963114                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915893                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            719177                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557280                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13432131                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13432035                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8048135                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21618828                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552331                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372274                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070906                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       203943                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22348274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371619                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17131086     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2645074     11.84%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960116      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       478038      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437082      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183328      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181929      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86574      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245047      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22348274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245047                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36496411                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29147629                       # The number of ROB writes
system.switch_cpus0.timesIdled                 293687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1609474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.431882                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.431882                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411204                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411204                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60975046                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18767670                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13715772                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1982386                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1620954                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196073                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       842980                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          782031                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          203536                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8781                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19253691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11244761                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1982386                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       985567                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2356366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         567517                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        326291                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1185773                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       197475                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22303537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19947171     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          127766      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          201456      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          319228      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          133946      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          150742      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          158286      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          103930      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1161012      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22303537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081517                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462389                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19082789                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       498988                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2348763                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6105                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        366890                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       325151                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13732050                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1630                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        366890                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19111052                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         158559                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       259752                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2326971                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        80311                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13723302                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1441                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         23660                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        30308                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2693                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19049081                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     63833087                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     63833087                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16247684                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2801394                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3437                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1865                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           247236                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1310545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       703336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21185                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       160078                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13703237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12964869                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16453                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1749471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3893152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22303537                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581292                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273217                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16837275     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2193358      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1200256      5.38%     90.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818154      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       764456      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       220472      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       170892      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58391      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        40283      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22303537                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3096     12.68%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9425     38.61%     51.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11889     48.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10860574     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204716      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1571      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1198936      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       699072      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12964869                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533121                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              24410                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001883                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48274138                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15456317                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12754292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12989279                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        39154                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       238220                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        21518                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          837                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        366890                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         111280                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11793                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13706716                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1310545                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       703336                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1866                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225997                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12778847                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1127456                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       186022                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1826180                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1797878                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            698724                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525471                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12754519                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12754292                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7457134                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19479681                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524462                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382816                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9543754                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11698055                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2008701                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3170                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199965                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21936647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533265                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17185415     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2301226     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       897285      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       482090      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       360983      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       201505      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       124903      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       110806      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       272434      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21936647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9543754                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11698055                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1754141                       # Number of memory references committed
system.switch_cpus1.commit.loads              1072323                       # Number of loads committed
system.switch_cpus1.commit.membars               1582                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1679063                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10540944                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       237655                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       272434                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35370904                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27780436                       # The number of ROB writes
system.switch_cpus1.timesIdled                 312202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2015292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9543754                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11698055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9543754                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548141                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548141                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392443                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392443                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        57626092                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17681469                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12806779                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3166                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1902106                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1715876                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       101761                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       725955                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          677502                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          104762                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4465                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20158824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11974275                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1902106                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       782264                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2365889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         319165                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        419218                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1158930                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23158845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.936011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20792956     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           84286      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          171805      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           71408      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          393229      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          349606      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           68013      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          142097      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1085445      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23158845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078215                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492387                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20049592                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       529892                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2357159                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7519                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        214678                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       167246                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14040658                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1426                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        214678                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20070534                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         362964                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       102362                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2344722                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        63580                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14032503                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         26402                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        23388                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          321                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16481279                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66094198                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66094198                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14595099                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1886162                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1631                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          827                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           163717                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3309914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1673806                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15400                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        81567                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14002866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13460411                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         6942                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1088766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2608403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23158845                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.379047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18381706     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1425553      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1176207      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       506841      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       644125      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       623975      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       355136      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        27686      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        17616      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23158845                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34034     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        265894     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7712      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8444870     62.74%     62.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       117660      0.87%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3227325     23.98%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1669752     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13460411                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553497                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             307640                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50394249                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15093613                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13344390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13768051                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24586                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       129448                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11058                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        214678                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         328233                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        16992                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14004508                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3309914                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1673806                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          827                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        58708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        60377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       119085                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13365330                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3216121                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        95081                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4885690                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1750165                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1669569                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549588                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13344901                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13344390                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7206098                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14196954                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548727                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507581                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10833727                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12730918                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1274876                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       103762                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22944167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378680                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18330870     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1680624      7.32%     87.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       789909      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       781493      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       212167      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       910233      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67699      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        49406      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       121766      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22944167                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10833727                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12730918                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4843206                       # Number of memory references committed
system.switch_cpus2.commit.loads              3180463                       # Number of loads committed
system.switch_cpus2.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1680661                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11321113                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       121766                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36828169                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28226315                       # The number of ROB writes
system.switch_cpus2.timesIdled                 444115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1159984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10833727                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12730918                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10833727                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.244733                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.244733                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445487                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445487                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66074090                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15501278                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16716465                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2015801                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1649063                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198709                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       823197                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          790844                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207911                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9030                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19407977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11272998                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2015801                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       998755                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2350443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         543641                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        400234                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1188847                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22501014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20150571     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108759      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172922      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          235394      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          241591      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          205008      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          115353      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          171995      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1099421      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22501014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082891                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463550                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19212904                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       597294                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2346063                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2656                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        342096                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       331984                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13830583                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        342096                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19265131                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         124275                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       353241                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2297156                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       119112                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13825618                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         15821                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52142                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19292952                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64313454                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64313454                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16697978                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2594929                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3325                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1682                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           359911                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1293906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       700890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8146                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       224167                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13808476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13106770                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1952                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1540254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3689454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22501014                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582497                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16911898     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2332319     10.37%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1171283      5.21%     90.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       855404      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       676582      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       276534      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174190      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90897      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11907      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22501014                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2708     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8044     36.99%     49.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10995     50.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11023622     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195531      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1641      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1187349      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       698627      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13106770                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538956                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21747                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48738253                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15352130                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12907877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13128517                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        26378                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       208812                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10591                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        342096                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          97741                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11505                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13811836                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1293906                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       700890                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1684                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9751                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112040                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227092                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12923964                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1116942                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       182806                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1815517                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1836319                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            698575                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531439                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12908001                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12907877                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7408284                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19966343                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530777                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9734236                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11978418                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1833406                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200973                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22158918                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540569                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382660                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17207727     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2472442     11.16%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       917057      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437588      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391556      1.77%     96.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       213313      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171650      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84271      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       263314      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22158918                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9734236                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11978418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1775387                       # Number of memory references committed
system.switch_cpus3.commit.loads              1085092                       # Number of loads committed
system.switch_cpus3.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1727462                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10792343                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246727                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       263314                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35707350                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27965790                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1817815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9734236                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11978418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9734236                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.498278                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.498278                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400276                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400276                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58164741                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17979809                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12821790                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3306                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1987696                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1630315                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       197089                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       836123                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          776563                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          204190                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8941                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19028659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11300618                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1987696                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       980753                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2485738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         557667                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        548701                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1173290                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       195503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22420580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19934842     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          268400      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          312676      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          172156      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          196066      0.87%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          108701      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           75039      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          191975      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1160725      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22420580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081735                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464686                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18871514                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       709134                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2464237                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20272                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        355421                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       322021                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2061                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13792157                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10640                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        355421                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18902261                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         245395                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       378402                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2454930                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        84169                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13783397                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20304                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19162487                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64179325                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64179325                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16361725                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2800737                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3551                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           227993                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1316802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       716682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        18306                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       157879                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13761929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13009881                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17551                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1710234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3953313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          343                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22420580                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580265                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269884                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16937272     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2207790      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1185140      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       818808      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       716308      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       364678      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        90223      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        57461      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        42900      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22420580                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3301     11.83%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         11806     42.30%     54.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12802     45.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10890515     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       203113      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1594      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1203722      9.25%     94.54% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       710937      5.46%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13009881                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534972                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              27909                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002145                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48485797                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15475854                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12791528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13037790                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        32577                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       232271                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        14926                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          797                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        355421                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         199423                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13502                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13765508                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         2024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1316802                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       716682                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1952                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       114344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       110021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       224365                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12814507                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1129894                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       195369                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1840585                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1793188                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            710691                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526938                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12791824                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12791528                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7604487                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19908970                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525993                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381963                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9609188                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11789634                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1976057                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3213                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       198031                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22065159                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534310                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.352845                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17247849     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2234060     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       936147      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       561700      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       390212      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       252332      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       131069      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       105062      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       206728      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22065159                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9609188                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11789634                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1786284                       # Number of memory references committed
system.switch_cpus4.commit.loads              1084528                       # Number of loads committed
system.switch_cpus4.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1687390                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10628837                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       239911                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       206728                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35624057                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27886836                       # The number of ROB writes
system.switch_cpus4.timesIdled                 293078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1898249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9609188                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11789634                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9609188                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.530789                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.530789                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395134                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395134                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        57815690                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17756569                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12875048                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1901183                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1714832                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       101694                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       721229                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          677415                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          104755                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4490                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20158534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11972178                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1901183                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       782170                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2365575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         318212                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        415527                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1158960                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       102079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23153662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.935875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20788087     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           83756      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          172480      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           72186      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          392338      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          349613      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           68161      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          142269      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1084772      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23153662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078177                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.492301                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20049282                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       526224                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2356944                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7419                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        213788                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       167365                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14037162                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1452                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        213788                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20070302                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         358741                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       102723                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2344319                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        63784                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14029087                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26249                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        23557                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          414                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16477862                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66078841                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66078841                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14596359                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1881454                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1635                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          831                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           164059                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3309157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1673845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15381                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        80963                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13999148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13459047                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6919                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1084904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2594863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23153662                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581292                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.379193                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18377143     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1425359      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1176511      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       506280      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       643807      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       623812      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       355370      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        27722      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        17658      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23153662                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34068     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        265903     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7696      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8443334     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       117708      0.87%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3227405     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1669796     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13459047                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.553441                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             307667                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022859                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50386340                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15086046                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13343820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13766714                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24721                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       128167                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10821                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1196                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        213788                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         324323                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16739                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14000799                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3309157                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1673845                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          832                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        58662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        60091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       118753                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13364502                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3216504                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        94543                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4886128                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1750345                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1669624                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549554                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13344341                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13343820                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7206345                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14194148                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548703                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507698                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10834944                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12732297                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1269762                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       103692                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22939874                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555029                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378755                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18325884     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1680708      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       790093      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       781904      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       211987      0.92%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       910645      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        67694      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49318      0.21%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       121641      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22939874                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10834944                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12732297                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4844003                       # Number of memory references committed
system.switch_cpus5.commit.loads              3180983                       # Number of loads committed
system.switch_cpus5.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1680807                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11322347                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       123179                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       121641                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36820266                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28217980                       # The number of ROB writes
system.switch_cpus5.timesIdled                 444120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1165167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10834944                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12732297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10834944                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.244481                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.244481                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445537                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445537                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66071896                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15500195                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16715090                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1991460                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1633371                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       197219                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       835945                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          778915                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          204383                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8888                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19018737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11313801                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1991460                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       983298                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2488786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         559067                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        545102                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1172991                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       195466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22411400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19922614     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          268834      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          312111      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          171980      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          197854      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          108890      0.49%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           75071      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          192517      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1161529      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22411400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081890                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465228                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18863806                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       703422                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2467635                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19822                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        356713                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322685                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2062                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13809109                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10509                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        356713                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18894393                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         259061                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       359846                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2458091                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        83294                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13799242                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20990                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19177673                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64249217                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64249217                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16362614                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2815036                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3646                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2047                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           225831                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1319731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       717410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18280                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       158238                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13777399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13017626                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18448                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1726870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3994518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22411400                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580848                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270347                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16925011     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2208463      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1187059      5.30%     90.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       817802      3.65%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       716761      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       366338      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        89678      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        57467      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        42821      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22411400                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3416     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12012     42.60%     54.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12772     45.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10895879     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       203169      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1594      0.01%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1205254      9.26%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       711730      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13017626                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535290                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              28200                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002166                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48493295                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15508059                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12798838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13045826                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        32663                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       235150                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        15625                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          797                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        356713                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         211790                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13949                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13781074                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3715                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1319731                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       717410                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2048                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       114598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       224799                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12823256                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1131125                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       194365                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1842621                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1794420                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            711496                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527297                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12799166                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12798838                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7607537                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19923765                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526293                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381832                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9609697                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11790255                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1991050                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3215                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       198137                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22054687                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534592                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353333                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17237454     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2233910     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       936311      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       562232      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       389673      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       251924      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       130877      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       104995      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       207311      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22054687                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9609697                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11790255                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1786366                       # Number of memory references committed
system.switch_cpus6.commit.loads              1084581                       # Number of loads committed
system.switch_cpus6.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1687485                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10629388                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       239922                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       207311                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35628616                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27919354                       # The number of ROB writes
system.switch_cpus6.timesIdled                 293113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1907429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9609697                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11790255                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9609697                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530655                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530655                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395155                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395155                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57849700                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17763340                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12888825                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3212                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                24318829                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2210772                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1840848                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       203090                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       846388                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          807488                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          237620                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9446                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19224911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12124384                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2210772                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1045108                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2526344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         567181                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        591949                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1195922                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       194126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22705454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20179110     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          154673      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          194686      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          309464      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          130266      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          168711      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          195619      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           90066      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1282859      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22705454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090908                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498560                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19111349                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       716605                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2514280                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1251                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        361967                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       336145                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14821845                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        361967                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19131337                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          62508                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       599419                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2495489                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        54730                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14729901                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          7854                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        38041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20568061                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     68495454                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     68495454                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17170548                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3397513                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3564                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1860                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           194019                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1382274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       720653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8158                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14377505                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13781807                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        13600                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1770243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3620394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22705454                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.606982                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.327786                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16866017     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2663408     11.73%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1088090      4.79%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       611004      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       826799      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       254909      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       249884      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       134582      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        10761      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22705454                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          94295     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13028     10.89%     89.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12337     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11609166     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       188271      1.37%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1703      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1264542      9.18%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       718125      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13781807                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.566713                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             119660                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008682                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50402328                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16151413                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13418644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13901467                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10189                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       266079                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11159                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        361967                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          47612                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6139                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14381090                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        10881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1382274                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       720653                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1861                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119305                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       234130                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13539252                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1243092                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       242555                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1961102                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1913609                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            718010                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.556739                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13418752                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13418644                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8040197                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         21602290                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.551780                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372192                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9989813                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12309798                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2071354                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       204594                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22343487                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.550935                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371091                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17131378     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2642311     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       959803      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       477056      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       436716      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       183294      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       181838      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86377      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244714      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22343487                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9989813                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12309798                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1825689                       # Number of memory references committed
system.switch_cpus7.commit.loads              1116195                       # Number of loads committed
system.switch_cpus7.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1784126                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11082952                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       254196                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244714                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36479847                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29124291                       # The number of ROB writes
system.switch_cpus7.timesIdled                 294301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1613375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9989813                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12309798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9989813                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.434363                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.434363                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.410785                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.410785                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60917735                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18750632                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13704162                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3438                       # number of misc regfile writes
system.l2.replacements                          11962                       # number of replacements
system.l2.tagsinuse                      32764.501867                       # Cycle average of tags in use
system.l2.total_refs                          2270258                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44723                       # Sample count of references to valid blocks.
system.l2.avg_refs                          50.762650                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           382.714710                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     34.360846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    370.982669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.720732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    986.825876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.648352                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1100.931050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     33.109861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    463.451060                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.147378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    590.499560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     23.421003                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1103.058671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.548746                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    604.614034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     33.288595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    379.597623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2061.427920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4277.690677                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4399.605320                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2582.131682                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3353.206867                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4426.985921                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3402.265275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2045.267436                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001049                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.030116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000752                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033598                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001010                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.018021                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000715                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.033663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000871                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.018451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.001016                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.011584                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.062910                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.130545                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.134265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.078800                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.102332                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.135101                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.103829                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.062417                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999893                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2864                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4919                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5428                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3952                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3987                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2831                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32352                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12882                       # number of Writeback hits
system.l2.Writeback_hits::total                 12882                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   105                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2879                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4934                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3967                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4002                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2846                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32457                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2879                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4934                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5434                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2963                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3967                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5421                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4002                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2846                       # number of overall hits
system.l2.overall_hits::total                   32457                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          760                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2014                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          944                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2279                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1325                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          781                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11957                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          760                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2014                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2279                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1328                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          781                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11962                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          760                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2014                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2271                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          944                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1301                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2279                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1328                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          781                       # number of overall misses
system.l2.overall_misses::total                 11962                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6062327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    115389454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5475840                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    304742710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4654695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    344672746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5758604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    142315567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5014864                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    195437209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4858619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    346071739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5193142                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    198839110                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5534230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    117298743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1807319599                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       301462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       475908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        777370                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6062327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    115389454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5475840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    304742710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4654695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    344672746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5758604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    142315567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5014864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    195738671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4858619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    346071739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5193142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    199315018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5534230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    117298743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1808096969                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6062327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    115389454                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5475840                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    304742710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4654695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    344672746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5758604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    142315567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5014864                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    195738671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4858619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    346071739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5193142                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    199315018                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5534230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    117298743                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1808096969                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3889                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44309                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12882                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12882                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               110                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6948                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3907                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5330                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44419                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6948                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3907                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5330                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.209713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.290495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.294973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.242736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.247381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.296205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.249435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.216224                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.269855                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045455                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.208849                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.289868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.294744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.241618                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.246963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.295974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.249156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.215329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269299                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.208849                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.289868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.294744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.241618                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.246963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.295974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.249156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.215329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269299                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151558.175000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151828.228947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152106.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151312.169811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 145459.218750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151771.354469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147656.512821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150758.015890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151965.575758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150452.046959                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151831.843750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151852.452391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152739.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150067.252830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 145637.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150190.451985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151151.593125                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       150731                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       158636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       155474                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151558.175000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151828.228947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152106.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151312.169811                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 145459.218750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151771.354469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147656.512821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150758.015890                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151965.575758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150452.475788                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151831.843750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151852.452391                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152739.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150086.609940                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 145637.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150190.451985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151153.399850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151558.175000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151828.228947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152106.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151312.169811                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 145459.218750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151771.354469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147656.512821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150758.015890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151965.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150452.475788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151831.843750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151852.452391                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152739.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150086.609940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 145637.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150190.451985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151153.399850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4863                       # number of writebacks
system.l2.writebacks::total                      4863                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          944                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11957                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11962                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3737351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     71120108                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3377996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    187442950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2789103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    212449671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3488974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     87338453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3094072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    119757153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2996939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    213384085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3213823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    121669542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3321407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     71818275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1110999902                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       185230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       300471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       485701                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3737351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71120108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3377996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    187442950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2789103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    212449671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3488974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     87338453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3094072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    119942383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2996939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    213384085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3213823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    121970013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3321407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     71818275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1111485603                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3737351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71120108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3377996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    187442950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2789103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    212449671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3488974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     87338453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3094072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    119942383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2996939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    213384085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3213823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    121970013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3321407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     71818275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1111485603                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.290495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.294973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.247381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.296205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.216224                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.269855                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.208849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.289868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.294744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.241618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.246963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.295974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.249156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.215329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.208849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.289868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.294744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.241618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.246963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.295974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.249156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.215329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269299                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93433.775000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93579.089474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93833.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93069.985104                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87159.468750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93548.952444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89460.871795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92519.547669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93759.757576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92191.803695                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93654.343750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93630.577007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94524.205882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91826.069434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 87405.447368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91956.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92916.275153                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        92615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       100157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97140.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93433.775000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93579.089474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93833.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93069.985104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87159.468750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93548.952444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89460.871795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92519.547669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93759.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92192.454266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93654.343750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93630.577007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94524.205882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91844.889307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 87405.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91956.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92918.040712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93433.775000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93579.089474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93833.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93069.985104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87159.468750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93548.952444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89460.871795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92519.547669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93759.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92192.454266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93654.343750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93630.577007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94524.205882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91844.889307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 87405.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91956.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92918.040712                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               491.439590                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001203777                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2014494.521127                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.439590                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058397                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.787563                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1195677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1195677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1195677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1195677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1195677                       # number of overall hits
system.cpu0.icache.overall_hits::total        1195677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8600337                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8600337                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8600337                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8600337                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8600337                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8600337                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1195733                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1195733                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1195733                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1195733                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1195733                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1195733                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153577.446429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153577.446429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153577.446429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153577.446429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153577.446429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153577.446429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6716842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6716842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6716842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6716842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6716842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6716842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159924.809524                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159924.809524                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3639                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429718                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3895                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38107.758151                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.279816                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.720184                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860468                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139532                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       953110                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         953110                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706684                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706684                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1808                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1808                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659794                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659794                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659794                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659794                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9250                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           57                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9307                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9307                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9307                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9307                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    894795871                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    894795871                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5284046                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5284046                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    900079917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    900079917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    900079917                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    900079917                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1669101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1669101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1669101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1669101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009612                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000081                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000081                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96734.688757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96734.688757                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 92702.561404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92702.561404                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96709.994305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96709.994305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96709.994305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96709.994305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu0.dcache.writebacks::total              892                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5626                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5626                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           42                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5668                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5668                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5668                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5668                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3624                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3639                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    313043885                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    313043885                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1091509                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1091509                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    314135394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    314135394                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    314135394                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    314135394                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002180                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002180                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002180                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002180                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86380.762969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86380.762969                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 72767.266667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72767.266667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86324.647980                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86324.647980                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86324.647980                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86324.647980                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.868493                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003853407                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1904845.174573                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.868493                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046264                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831520                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1185726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1185726                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1185726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1185726                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1185726                       # number of overall hits
system.cpu1.icache.overall_hits::total        1185726                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7492788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7492788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7492788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7492788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7492788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7492788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1185773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1185773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1185773                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1185773                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1185773                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1185773                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159421.021277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159421.021277                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159421.021277                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159421.021277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159421.021277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159421.021277                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5940398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5940398                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5940398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5940398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5940398                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5940398                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160551.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160551.297297                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160551.297297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160551.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160551.297297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160551.297297                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6948                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166887717                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7204                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              23165.979595                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.129858                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.870142                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       820370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         820370                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       678539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678539                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1817                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1583                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1583                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1498909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1498909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1498909                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1498909                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17698                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17698                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           80                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17778                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17778                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17778                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17778                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1925191512                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1925191512                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6525530                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6525530                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1931717042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1931717042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1931717042                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1931717042                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       838068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       838068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       678619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       678619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1583                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1516687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1516687                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1516687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1516687                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021118                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011722                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011722                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011722                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011722                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108780.173579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108780.173579                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81569.125000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81569.125000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108657.725391                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108657.725391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108657.725391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108657.725391                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1389                       # number of writebacks
system.cpu1.dcache.writebacks::total             1389                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10765                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10765                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           65                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10830                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10830                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10830                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10830                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6933                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6948                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6948                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6948                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    650745945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    650745945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       979852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       979852                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    651725797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    651725797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    651725797                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    651725797                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004581                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004581                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004581                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004581                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93862.100822                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93862.100822                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65323.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65323.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93800.488918                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93800.488918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93800.488918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93800.488918                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               567.008780                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1028874209                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1786239.946181                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.287546                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.721235                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.040525                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868143                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.908668                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1158888                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1158888                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1158888                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1158888                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1158888                       # number of overall hits
system.cpu2.icache.overall_hits::total        1158888                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.cpu2.icache.overall_misses::total           42                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6203126                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6203126                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6203126                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6203126                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6203126                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6203126                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1158930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1158930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1158930                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1158930                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1158930                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1158930                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 147693.476190                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 147693.476190                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 147693.476190                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 147693.476190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 147693.476190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 147693.476190                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5079164                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5079164                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5079164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5079164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5079164                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5079164                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153914.060606                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153914.060606                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153914.060606                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153914.060606                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153914.060606                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153914.060606                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7705                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               405433421                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7961                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              50927.448939                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.070478                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.929522                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433869                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566131                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3035525                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3035525                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1661087                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1661087                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          811                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          811                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4696612                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4696612                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4696612                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4696612                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        26989                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        26989                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           19                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        27008                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         27008                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        27008                       # number of overall misses
system.cpu2.dcache.overall_misses::total        27008                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2874339839                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2874339839                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1735169                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1735169                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2876075008                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2876075008                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2876075008                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2876075008                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3062514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3062514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1661106                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1661106                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4723620                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4723620                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4723620                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4723620                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008813                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008813                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005718                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005718                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005718                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005718                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106500.420134                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106500.420134                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91324.684211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91324.684211                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106489.744076                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106489.744076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106489.744076                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106489.744076                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2382                       # number of writebacks
system.cpu2.dcache.writebacks::total             2382                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        19290                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19290                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        19303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        19303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        19303                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        19303                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7699                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7705                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7705                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7705                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7705                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    745977461                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    745977461                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       482108                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       482108                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    746459569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    746459569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    746459569                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    746459569                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001631                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001631                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001631                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001631                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96892.773217                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96892.773217                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 80351.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80351.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96879.892148                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96879.892148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96879.892148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96879.892148                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.021189                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998101265                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934304.777132                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.021189                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056124                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817342                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1188794                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1188794                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1188794                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1188794                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1188794                       # number of overall hits
system.cpu3.icache.overall_hits::total        1188794                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7907314                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7907314                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7907314                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7907314                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7907314                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7907314                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1188847                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1188847                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1188847                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1188847                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1188847                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1188847                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149194.603774                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149194.603774                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149194.603774                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149194.603774                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149194.603774                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149194.603774                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6264216                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6264216                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6264216                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6264216                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6264216                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6264216                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 152785.756098                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 152785.756098                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 152785.756098                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 152785.756098                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 152785.756098                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 152785.756098                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3907                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152133447                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4163                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36544.186164                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.090806                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.909194                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871448                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128552                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       817532                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         817532                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       687007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        687007                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1657                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1657                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1653                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1653                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1504539                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1504539                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1504539                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1504539                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12516                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12621                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12621                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12621                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12621                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1372697465                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1372697465                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8884637                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8884637                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1381582102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1381582102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1381582102                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1381582102                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       830048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       830048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       687112                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       687112                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1517160                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1517160                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1517160                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1517160                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015079                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015079                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000153                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000153                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008319                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008319                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008319                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008319                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109675.412672                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109675.412672                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84615.590476                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84615.590476                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109466.928294                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109466.928294                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109466.928294                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109466.928294                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          858                       # number of writebacks
system.cpu3.dcache.writebacks::total              858                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8627                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8627                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8714                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8714                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8714                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8714                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3889                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3889                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3907                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3907                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3907                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3907                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    345404659                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    345404659                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1218531                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1218531                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    346623190                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    346623190                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    346623190                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    346623190                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004685                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004685                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002575                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002575                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88815.803291                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88815.803291                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67696.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67696.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88718.502687                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88718.502687                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88718.502687                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88718.502687                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               511.362233                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999392994                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1936808.127907                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.362233                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047055                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.819491                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1173249                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1173249                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1173249                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1173249                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1173249                       # number of overall hits
system.cpu4.icache.overall_hits::total        1173249                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6396948                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6396948                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6396948                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6396948                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6396948                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6396948                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1173290                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1173290                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1173290                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1173290                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1173290                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1173290                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000035                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000035                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156023.121951                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156023.121951                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156023.121951                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156023.121951                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156023.121951                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156023.121951                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5480606                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5480606                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5480606                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5480606                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5480606                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5480606                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161194.294118                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161194.294118                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161194.294118                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161194.294118                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161194.294118                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161194.294118                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5268                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158032998                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5524                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              28608.435554                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.621196                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.378804                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.873520                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.126480                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       825490                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         825490                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       697902                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        697902                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1624                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1604                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1523392                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1523392                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1523392                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1523392                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18052                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18052                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          423                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18475                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18475                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18475                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18475                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2073771138                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2073771138                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     46221830                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     46221830                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2119992968                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2119992968                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2119992968                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2119992968                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       843542                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       843542                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       698325                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       698325                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1541867                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1541867                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1541867                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1541867                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021400                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021400                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000606                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000606                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011982                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011982                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011982                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011982                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114877.638932                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114877.638932                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 109271.465721                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 109271.465721                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114749.281083                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114749.281083                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114749.281083                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114749.281083                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2101                       # number of writebacks
system.cpu4.dcache.writebacks::total             2101                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12801                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12801                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          406                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13207                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13207                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13207                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13207                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5251                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5251                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5268                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5268                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5268                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5268                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    471218735                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    471218735                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1330278                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1330278                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    472549013                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    472549013                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    472549013                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    472549013                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006225                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006225                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003417                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003417                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003417                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003417                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89738.856408                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89738.856408                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 78251.647059                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 78251.647059                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89701.786826                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89701.786826                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89701.786826                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89701.786826                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               566.508641                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028874239                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1786239.998264                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.148253                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.360388                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038699                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.869167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.907866                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1158918                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1158918                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1158918                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1158918                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1158918                       # number of overall hits
system.cpu5.icache.overall_hits::total        1158918                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6910758                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6910758                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6910758                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6910758                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6910758                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6910758                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1158960                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1158960                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1158960                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1158960                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1158960                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1158960                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164541.857143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164541.857143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164541.857143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164541.857143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164541.857143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164541.857143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5550955                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5550955                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5550955                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5550955                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5550955                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5550955                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 168210.757576                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168210.757576                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 168210.757576                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168210.757576                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 168210.757576                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168210.757576                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7700                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405434000                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7956                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              50959.527401                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.072417                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.927583                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433877                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566123                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3035825                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3035825                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1661364                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1661364                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          813                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          813                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          808                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4697189                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4697189                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4697189                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4697189                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        26948                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        26948                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           19                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        26967                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         26967                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        26967                       # number of overall misses
system.cpu5.dcache.overall_misses::total        26967                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2868622852                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2868622852                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1485994                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1485994                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2870108846                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2870108846                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2870108846                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2870108846                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3062773                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3062773                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1661383                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1661383                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4724156                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4724156                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4724156                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4724156                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008799                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008799                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000011                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005708                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005708                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005708                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005708                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106450.306219                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106450.306219                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 78210.210526                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 78210.210526                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106430.409241                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106430.409241                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106430.409241                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106430.409241                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2274                       # number of writebacks
system.cpu5.dcache.writebacks::total             2274                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19254                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19254                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19267                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19267                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19267                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19267                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7694                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7694                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7700                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7700                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7700                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7700                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    745715895                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    745715895                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       387940                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       387940                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    746103835                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    746103835                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    746103835                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    746103835                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002512                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001630                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001630                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96921.743566                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96921.743566                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64656.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64656.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96896.601948                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96896.601948                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96896.601948                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96896.601948                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.674848                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999392695                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1933061.305609                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.674848                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047556                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.819992                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1172950                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1172950                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1172950                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1172950                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1172950                       # number of overall hits
system.cpu6.icache.overall_hits::total        1172950                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6546497                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6546497                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6546497                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6546497                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6546497                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6546497                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1172991                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1172991                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1172991                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1172991                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1172991                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1172991                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000035                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 159670.658537                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 159670.658537                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 159670.658537                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 159670.658537                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 159670.658537                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 159670.658537                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5666618                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5666618                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5666618                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5666618                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5666618                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5666618                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161903.371429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161903.371429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161903.371429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161903.371429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161903.371429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161903.371429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5330                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158033932                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5586                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              28291.072682                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.929401                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.070599                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.874724                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.125276                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       826279                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         826279                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       697931                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        697931                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1738                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1606                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1524210                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1524210                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1524210                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1524210                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18260                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18260                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          421                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18681                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18681                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18681                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18681                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2093781563                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2093781563                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     50634496                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     50634496                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2144416059                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2144416059                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2144416059                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2144416059                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       844539                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       844539                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       698352                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       698352                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1606                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1542891                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1542891                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1542891                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1542891                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021621                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021621                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000603                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000603                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012108                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012108                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012108                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012108                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114664.926780                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114664.926780                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 120271.961995                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 120271.961995                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114791.288421                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114791.288421                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114791.288421                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114791.288421                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2136                       # number of writebacks
system.cpu6.dcache.writebacks::total             2136                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12948                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12948                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          403                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13351                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13351                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13351                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13351                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5312                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5312                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5330                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5330                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5330                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5330                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    477798101                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    477798101                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1507735                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1507735                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    479305836                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    479305836                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    479305836                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    479305836                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006290                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006290                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003455                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003455                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003455                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003455                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89946.931664                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89946.931664                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 83763.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 83763.055556                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89926.048030                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89926.048030                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89926.048030                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89926.048030                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               490.246071                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001203969                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2022634.280808                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.246071                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056484                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.785651                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1195869                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1195869                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1195869                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1195869                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1195869                       # number of overall hits
system.cpu7.icache.overall_hits::total        1195869                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8087256                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8087256                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8087256                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8087256                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8087256                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8087256                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1195922                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1195922                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1195922                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1195922                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1195922                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1195922                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 152589.735849                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 152589.735849                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 152589.735849                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 152589.735849                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 152589.735849                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 152589.735849                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6311180                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6311180                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6311180                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6311180                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6311180                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6311180                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157779.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157779.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3627                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148428317                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3883                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              38225.165336                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.282697                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.717303                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.860479                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.139521                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       952433                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         952433                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       705942                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        705942                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1828                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1719                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1719                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1658375                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1658375                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1658375                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1658375                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9230                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9230                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           76                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9306                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9306                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9306                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9306                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    891262504                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    891262504                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7287236                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7287236                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    898549740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    898549740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    898549740                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    898549740                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       961663                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       961663                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       706018                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       706018                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1667681                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1667681                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1667681                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1667681                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009598                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009598                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000108                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000108                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005580                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005580                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 96561.484724                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 96561.484724                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 95884.684211                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 95884.684211                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96555.957447                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96555.957447                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96555.957447                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96555.957447                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu7.dcache.writebacks::total              850                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5618                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5618                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           61                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5679                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5679                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5679                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5679                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3612                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3612                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3627                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3627                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3627                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3627                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    312088432                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    312088432                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1217036                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1217036                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    313305468                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    313305468                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    313305468                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    313305468                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002175                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002175                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86403.220377                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86403.220377                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 81135.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 81135.733333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86381.435897                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86381.435897                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86381.435897                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86381.435897                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
