// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rt_imp_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_s (
        tmp_mat_46_dout,
        tmp_mat_46_empty_n,
        tmp_mat_46_read,
        out_mat_47_din,
        out_mat_47_full_n,
        out_mat_47_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] tmp_mat_46_dout;
input   tmp_mat_46_empty_n;
output   tmp_mat_46_read;
output  [31:0] out_mat_47_din;
input   out_mat_47_full_n;
output   out_mat_47_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_start;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_done;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_continue;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_idle;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_tmp_mat_46_read;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_in_stream_din;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_in_stream_write;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_start;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_idle;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_0;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_1;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_2;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_3;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_4;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_5;
wire    ap_channel_done_R_loc_channel;
wire    R_loc_channel_full_n;
reg    ap_sync_reg_channel_write_R_loc_channel;
wire    ap_sync_channel_write_R_loc_channel;
wire    ap_channel_done_R_1_loc_channel;
wire    R_1_loc_channel_full_n;
reg    ap_sync_reg_channel_write_R_1_loc_channel;
wire    ap_sync_channel_write_R_1_loc_channel;
wire    ap_channel_done_R_2_loc_channel;
wire    R_2_loc_channel_full_n;
reg    ap_sync_reg_channel_write_R_2_loc_channel;
wire    ap_sync_channel_write_R_2_loc_channel;
wire    ap_channel_done_R_3_loc_channel;
wire    R_3_loc_channel_full_n;
reg    ap_sync_reg_channel_write_R_3_loc_channel;
wire    ap_sync_channel_write_R_3_loc_channel;
wire    ap_channel_done_R_4_loc_channel;
wire    R_4_loc_channel_full_n;
reg    ap_sync_reg_channel_write_R_4_loc_channel;
wire    ap_sync_channel_write_R_4_loc_channel;
wire    ap_channel_done_R_5_loc_channel;
wire    R_5_loc_channel_full_n;
reg    ap_sync_reg_channel_write_R_5_loc_channel;
wire    ap_sync_channel_write_R_5_loc_channel;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_start;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_done;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_continue;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_idle;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_start_out;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_start_write;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_in_stream_read;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_out_stream_din;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_out_stream_write;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_start;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_done;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_continue;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_idle;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_ready;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_stream_read;
wire   [31:0] warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_mat_47_din;
wire    warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_mat_47_write;
wire    in_stream_full_n;
wire   [31:0] in_stream_dout;
wire    in_stream_empty_n;
wire   [31:0] R_5_loc_channel_dout;
wire    R_5_loc_channel_empty_n;
wire   [31:0] R_4_loc_channel_dout;
wire    R_4_loc_channel_empty_n;
wire   [31:0] R_3_loc_channel_dout;
wire    R_3_loc_channel_empty_n;
wire   [31:0] R_2_loc_channel_dout;
wire    R_2_loc_channel_empty_n;
wire   [31:0] R_1_loc_channel_dout;
wire    R_1_loc_channel_empty_n;
wire   [31:0] R_loc_channel_dout;
wire    R_loc_channel_empty_n;
wire    out_stream_full_n;
wire   [31:0] out_stream_dout;
wire    out_stream_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready;
wire    ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready;
reg    ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready;
wire    ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready;
wire   [0:0] start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_din;
wire    start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_full_n;
wire   [0:0] start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_dout;
wire    start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_R_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_R_1_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_R_2_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_R_3_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_R_4_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_R_5_loc_channel = 1'b0;
#0 ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready = 1'b0;
end

rt_imp_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3 warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_start),
    .ap_done(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_done),
    .ap_continue(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_continue),
    .ap_idle(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_idle),
    .ap_ready(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready),
    .tmp_mat_46_dout(tmp_mat_46_dout),
    .tmp_mat_46_empty_n(tmp_mat_46_empty_n),
    .tmp_mat_46_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_tmp_mat_46_read),
    .in_stream_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_in_stream_din),
    .in_stream_full_n(in_stream_full_n),
    .in_stream_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_in_stream_write)
);

rt_imp_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_start),
    .ap_done(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done),
    .ap_continue(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue),
    .ap_idle(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_idle),
    .ap_ready(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready),
    .ap_return_0(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_0),
    .ap_return_1(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_1),
    .ap_return_2(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_2),
    .ap_return_3(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_3),
    .ap_return_4(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_4),
    .ap_return_5(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_5)
);

rt_imp_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_start),
    .start_full_n(start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_full_n),
    .ap_done(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_done),
    .ap_continue(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_continue),
    .ap_idle(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_idle),
    .ap_ready(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready),
    .start_out(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_start_out),
    .start_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_start_write),
    .p_read(R_3_loc_channel_dout),
    .p_read1(R_5_loc_channel_dout),
    .p_read2(R_loc_channel_dout),
    .p_read3(R_2_loc_channel_dout),
    .in_stream_dout(in_stream_dout),
    .in_stream_empty_n(in_stream_empty_n),
    .in_stream_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_in_stream_read),
    .out_stream_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_out_stream_din),
    .out_stream_full_n(out_stream_full_n),
    .out_stream_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_out_stream_write),
    .p_read4(R_4_loc_channel_dout),
    .p_read5(R_1_loc_channel_dout)
);

rt_imp_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4 warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_start),
    .ap_done(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_done),
    .ap_continue(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_continue),
    .ap_idle(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_idle),
    .ap_ready(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_ready),
    .out_stream_dout(out_stream_dout),
    .out_stream_empty_n(out_stream_empty_n),
    .out_stream_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_stream_read),
    .out_mat_47_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_mat_47_din),
    .out_mat_47_full_n(out_mat_47_full_n),
    .out_mat_47_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_mat_47_write)
);

rt_imp_fifo_w32_d2_S in_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_in_stream_din),
    .if_full_n(in_stream_full_n),
    .if_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_in_stream_write),
    .if_dout(in_stream_dout),
    .if_empty_n(in_stream_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_in_stream_read)
);

rt_imp_fifo_w32_d2_S R_5_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_0),
    .if_full_n(R_5_loc_channel_full_n),
    .if_write(ap_channel_done_R_5_loc_channel),
    .if_dout(R_5_loc_channel_dout),
    .if_empty_n(R_5_loc_channel_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready)
);

rt_imp_fifo_w32_d2_S R_4_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_1),
    .if_full_n(R_4_loc_channel_full_n),
    .if_write(ap_channel_done_R_4_loc_channel),
    .if_dout(R_4_loc_channel_dout),
    .if_empty_n(R_4_loc_channel_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready)
);

rt_imp_fifo_w32_d2_S R_3_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_2),
    .if_full_n(R_3_loc_channel_full_n),
    .if_write(ap_channel_done_R_3_loc_channel),
    .if_dout(R_3_loc_channel_dout),
    .if_empty_n(R_3_loc_channel_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready)
);

rt_imp_fifo_w32_d2_S R_2_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_3),
    .if_full_n(R_2_loc_channel_full_n),
    .if_write(ap_channel_done_R_2_loc_channel),
    .if_dout(R_2_loc_channel_dout),
    .if_empty_n(R_2_loc_channel_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready)
);

rt_imp_fifo_w32_d2_S R_1_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_4),
    .if_full_n(R_1_loc_channel_full_n),
    .if_write(ap_channel_done_R_1_loc_channel),
    .if_dout(R_1_loc_channel_dout),
    .if_empty_n(R_1_loc_channel_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready)
);

rt_imp_fifo_w32_d2_S R_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_return_5),
    .if_full_n(R_loc_channel_full_n),
    .if_write(ap_channel_done_R_loc_channel),
    .if_dout(R_loc_channel_dout),
    .if_empty_n(R_loc_channel_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_ready)
);

rt_imp_fifo_w32_d2_S out_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_out_stream_din),
    .if_full_n(out_stream_full_n),
    .if_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_out_stream_write),
    .if_dout(out_stream_dout),
    .if_empty_n(out_stream_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_stream_read)
);

rt_imp_start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_bRq start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_bRq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_din),
    .if_full_n(start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_full_n),
    .if_write(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_start_write),
    .if_dout(start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_dout),
    .if_empty_n(start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_empty_n),
    .if_read(warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_R_1_loc_channel <= 1'b0;
    end else begin
        if (((warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_R_1_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_R_1_loc_channel <= ap_sync_channel_write_R_1_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_R_2_loc_channel <= 1'b0;
    end else begin
        if (((warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_R_2_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_R_2_loc_channel <= ap_sync_channel_write_R_2_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_R_3_loc_channel <= 1'b0;
    end else begin
        if (((warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_R_3_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_R_3_loc_channel <= ap_sync_channel_write_R_3_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_R_4_loc_channel <= 1'b0;
    end else begin
        if (((warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_R_4_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_R_4_loc_channel <= ap_sync_channel_write_R_4_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_R_5_loc_channel <= 1'b0;
    end else begin
        if (((warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_R_5_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_R_5_loc_channel <= ap_sync_channel_write_R_5_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_R_loc_channel <= 1'b0;
    end else begin
        if (((warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_R_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_R_loc_channel <= ap_sync_channel_write_R_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready <= ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready <= ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready;
        end
    end
end

assign ap_channel_done_R_1_loc_channel = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & (ap_sync_reg_channel_write_R_1_loc_channel ^ 1'b1));

assign ap_channel_done_R_2_loc_channel = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & (ap_sync_reg_channel_write_R_2_loc_channel ^ 1'b1));

assign ap_channel_done_R_3_loc_channel = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & (ap_sync_reg_channel_write_R_3_loc_channel ^ 1'b1));

assign ap_channel_done_R_4_loc_channel = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & (ap_sync_reg_channel_write_R_4_loc_channel ^ 1'b1));

assign ap_channel_done_R_5_loc_channel = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & (ap_sync_reg_channel_write_R_5_loc_channel ^ 1'b1));

assign ap_channel_done_R_loc_channel = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_done & (ap_sync_reg_channel_write_R_loc_channel ^ 1'b1));

assign ap_done = warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_done;

assign ap_idle = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_idle & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_idle & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_idle & warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_idle & (1'b1 ^ R_loc_channel_empty_n) & (1'b1 ^ R_1_loc_channel_empty_n) & (1'b1 ^ R_2_loc_channel_empty_n) & (1'b1 ^ R_3_loc_channel_empty_n) & (1'b1 ^ R_4_loc_channel_empty_n) & (1'b1 ^ R_5_loc_channel_empty_n));

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_R_1_loc_channel = ((ap_channel_done_R_1_loc_channel & R_1_loc_channel_full_n) | ap_sync_reg_channel_write_R_1_loc_channel);

assign ap_sync_channel_write_R_2_loc_channel = ((ap_channel_done_R_2_loc_channel & R_2_loc_channel_full_n) | ap_sync_reg_channel_write_R_2_loc_channel);

assign ap_sync_channel_write_R_3_loc_channel = ((ap_channel_done_R_3_loc_channel & R_3_loc_channel_full_n) | ap_sync_reg_channel_write_R_3_loc_channel);

assign ap_sync_channel_write_R_4_loc_channel = ((ap_channel_done_R_4_loc_channel & R_4_loc_channel_full_n) | ap_sync_reg_channel_write_R_4_loc_channel);

assign ap_sync_channel_write_R_5_loc_channel = ((ap_channel_done_R_5_loc_channel & R_5_loc_channel_full_n) | ap_sync_reg_channel_write_R_5_loc_channel);

assign ap_sync_channel_write_R_loc_channel = ((ap_channel_done_R_loc_channel & R_loc_channel_full_n) | ap_sync_reg_channel_write_R_loc_channel);

assign ap_sync_ready = (ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready & ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready);

assign ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready | ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready);

assign ap_sync_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready = (warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready | ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready);

assign out_mat_47_din = warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_mat_47_din;

assign out_mat_47_write = warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_out_mat_47_write;

assign start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_din = 1'b1;

assign tmp_mat_46_read = warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_tmp_mat_46_read;

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_continue = (ap_sync_channel_write_R_loc_channel & ap_sync_channel_write_R_5_loc_channel & ap_sync_channel_write_R_4_loc_channel & ap_sync_channel_write_R_3_loc_channel & ap_sync_channel_write_R_2_loc_channel & ap_sync_channel_write_R_1_loc_channel);

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_start = ((ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_COPY_MAT1_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_continue = 1'b1;

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_MAIN_ROWS_proc_U0_ap_start = (R_loc_channel_empty_n & R_5_loc_channel_empty_n & R_4_loc_channel_empty_n & R_3_loc_channel_empty_n & R_2_loc_channel_empty_n & R_1_loc_channel_empty_n);

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_continue = 1'b1;

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_start = ((ap_sync_reg_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_769_1_proc3_U0_ap_ready ^ 1'b1) & ap_start);

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_continue = ap_continue;

assign warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_ap_start = start_for_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_Loop_VITIS_LOOP_786_3_proc4_U0_empty_n;

endmodule //rt_imp_warpTransformKrnl_100_50_0_true_7_600_1000_1_false_s
