Circuit: * C:\Users\singh\Documents\LTSpice\Analog IC Design Lab\Lab7\differential_amplifier_with_load.asc

WARNING: Node VY is floating.
WARNING: Node N009 is floating.
WARNING: Node N008 is floating.
WARNING: Node VX is floating.

WARNING: Less than two connections to node VY.  This node is used by C1.
WARNING: Less than two connections to node VX.  This node is used by C2.
Direct Newton iteration for .op point succeeded.
Changing Tseed to 1e-010

Date: Mon Mar 14 11:45:07 2022
Total elapsed time: 0.046 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 818
traniter = 799
tranpoints = 395
accept = 254
rejected = 140
matrix size = 17
fillins = 17
solver = Normal
Matrix Compiler1: 1.56 KB object code size  0.2/0.1/[0.1]
Matrix Compiler2: off  [0.1]/0.1/0.1

