INFO: [HLS 200-10] For user 'mmeng35' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Fri Mar 28 23:57:34 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1'.
INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 698.219 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:21:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.83 seconds. CPU system time: 3.42 seconds. Elapsed time: 36.64 seconds; current allocated memory: 704.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,498 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,223 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 949 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,338 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,998 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,810 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,829 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,503 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,453 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,443 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,443 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,079 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,166 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::vector(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'sparse_matrix_multiply_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>*)' (top.cpp:50:42)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_1' (/tools/software/xilinx/Vitis/2024.2/common/technology/autopilot/hls_vector.h:127:23) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (top.cpp:8:0)
INFO: [HLS 214-188] Unrolling loop 'B_column_index' (top.cpp:51:25) in function 'sparse_matrix_multiply_HLS' partially with a factor of 8 (top.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::_S_ref(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> const (&) [64], unsigned long)' into 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' (/tools/software/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>::operator[](unsigned long)' into 'sparse_matrix_multiply_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, hls::vector<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 64ul>*)' (top.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to 'values_A_local': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:25:8)
INFO: [HLS 214-248] Applying array_partition to 'values_B_local': Cyclic partitioning with factor 64 on dimension 1. (top.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'column_indices_A_local': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:27:5)
INFO: [HLS 214-248] Applying array_partition to 'row_ptr_A_local': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:28:5)
INFO: [HLS 214-248] Applying array_partition to 'row_indices_B_local': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:29:5)
INFO: [HLS 214-248] Applying array_partition to 'col_ptr_B_local': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:30:5)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'C_local' with compact=bit mode in 1024-bits (top.cpp:23:41)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 1024-bits
INFO: [HLS 214-241] Aggregating scalar variable 'output' with compact=bit mode in 1024-bits (top.cpp:50:33)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:41:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:42:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:43:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:44:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:45:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:46:1 
INFO: [HLS 214-376] automatically set the pipeline for Loop< ACC> at top.cpp:56:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< return_output> at top.cpp:67:20 
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 32 in loop 'anonymous'(top.cpp:43:1) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:43:1)
INFO: [HLS 214-115] Multiple burst reads of length 65 and bit width 32 in loop 'anonymous'(top.cpp:44:1) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:44:1)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 32 in loop 'anonymous'(top.cpp:45:1) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:45:1)
INFO: [HLS 214-115] Multiple burst reads of length 65 and bit width 32 in loop 'anonymous'(top.cpp:46:1) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:46:1)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 1024 in loop 'return_output'(top.cpp:67:20) has been inferred on bundle 'mem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:67:20)
INFO: [HLS 214-455] Changing loop 'Loop_load-store-loop28_proc' (top.cpp:41:1) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:41:1)
INFO: [HLS 214-455] Changing loop 'Loop_load-store-loop25_proc' (top.cpp:42:1) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:42:1)
INFO: [HLS 214-455] Changing loop 'Loop_load-store-loop22_proc' (top.cpp:43:1) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:43:1)
INFO: [HLS 214-455] Changing loop 'Loop_load-store-loop19_proc' (top.cpp:44:1) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:44:1)
INFO: [HLS 214-455] Changing loop 'Loop_load-store-loop16_proc' (top.cpp:45:1) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:45:1)
INFO: [HLS 214-455] Changing loop 'Loop_load-store-loop_proc' (top.cpp:46:1) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:46:1)
INFO: [HLS 214-455] Changing loop 'Loop_A_row_index_proc' (top.cpp:49:18) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:49:18)
INFO: [HLS 214-455] Changing loop 'Loop_return_output_proc' (top.cpp:67:20) to a process function for dataflow in function 'sparse_matrix_multiply_HLS' (top.cpp:67:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.71 seconds. CPU system time: 1.14 seconds. Elapsed time: 14.54 seconds; current allocated memory: 713.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 713.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 716.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 722.105 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'sparse_matrix_multiply_HLS' (top.cpp:6:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.1'
	 'Loop_A_row_index_proc'
	 'Loop_return_output_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 747.070 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.24 seconds; current allocated memory: 945.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1_Pipeline_1' to 'Block_entry_proc_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1_Pipeline_2' to 'Block_entry_proc_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1_Pipeline_3' to 'Block_entry_proc_1_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1' to 'Block_entry_proc_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.27 seconds; current allocated memory: 945.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 946.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 949.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 949.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 949.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 949.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 949.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 949.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 949.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 949.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 950.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 950.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 951.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 951.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 951.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 951.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 952.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 952.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 953.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 954.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 956.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 956.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 958.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 959.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 961.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 962.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 964.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 964.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 966.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 967.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 969.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 969.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc_Pipeline_ACC7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ACC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'ACC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 971.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 972.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_A_row_index_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 980.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 980.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_return_output_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'return_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'return_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 981.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 981.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Loop_return_output_proc_U0 (from entry_proc_U0 to Loop_return_output_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 981.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 982.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 982.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 985.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_2/m_axi_mem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 990.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_Pipeline_3/m_axi_mem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 991.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 996.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 998.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_2/m_axi_mem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1000.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_3/m_axi_mem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1001.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1004.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1008.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC1' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1015.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC2' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1022.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC3' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC4' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC5' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC6' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc_Pipeline_ACC7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_A_row_index_proc_Pipeline_ACC7' pipeline 'ACC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_129_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc_Pipeline_ACC7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_A_row_index_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sparsemux_17_3_32_1_1' is changed to 'sparsemux_17_3_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1_x': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_7_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_A_row_index_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_return_output_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_return_output_proc' pipeline 'return_output' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_return_output_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [HLS 200-741] Implementing PIPO sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(sparse_matrix_multiply_HLS_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_local_U(sparse_matrix_multiply_HLS_fifo_w1024_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_return_output_proc_U0_U(sparse_matrix_multiply_HLS_start_for_Loop_return_output_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.1 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.1 seconds; current allocated memory: 1.101 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:15; Allocated memory: 429.836 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_sparse_matrix_multiply_HLS.cpp
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
MSE: 0.00000002
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 64
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Block_entry_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Block_entry_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_A_row_index_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_A_row_index_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_return_output_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_return_output_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_17_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_17_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_17_3_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_17_3_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_17_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_17_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_17_3_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_17_3_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w4_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w4_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w4_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_C_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_C_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w3_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w3_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w3_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_col_ptr_B_local_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_col_ptr_B_local_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_9_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_9_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w6_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w6_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w6_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_col_ptr_B_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_col_ptr_B_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w2_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w2_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w2_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_47_1_1_C_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_47_1_1_C_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_47_1_1_C_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_dataflow_in_loop_VITIS_LOOP_47_1_1_C_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w1024_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w1024_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w1024_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_70_4_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_70_4_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_70_4_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w1024_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w1024_d4_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w1024_d4_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_69_4_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_69_4_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_69_4_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_Loop_VITIS_LOOP_48_1_proc_value_B_column_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_Loop_VITIS_LOOP_48_1_proc_value_B_column_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_75_5_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_75_5_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_75_5_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_71_4_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_71_4_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_71_4_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_col_ptr_B_local_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_col_ptr_B_local_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_17_3_32_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_17_3_32_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_17_3_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_17_3_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_69_1_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_69_1_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_69_1_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_83_1_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_83_1_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_83_1_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_88_1_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_88_1_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_VITIS_LOOP_88_1_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_start_for_Loop_return_output_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_return_output_proc_U0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_start_for_Loop_return_output_proc_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_value...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_value...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_value...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_value...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_colum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_colum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_row_p...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_row_p...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_row_i...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_row_i...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_entry...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Block...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_Loop_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_start...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_start...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS
Compiling module xil_defaultlib.AESL_axi_master_mem1
Compiling module xil_defaultlib.AESL_axi_master_mem2
Compiling module xil_defaultlib.AESL_axi_master_mem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=37)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...
Compiling module work.glbl
Built simulation snapshot sparse_matrix_multiply_HLS

****** xsim v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Sat Mar 29 00:00:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl
# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}
Time resolution is 1 ps
source sparse_matrix_multiply_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "167925000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 167985 ns : File "/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" Line 753
## quit
INFO: xsimkernel Simulation Memory Usage: 499532 KB (Peak: 552136 KB), Simulation CPU Usage: 4150 ms
INFO: [Common 17-206] Exiting xsim at Sat Mar 29 00:01:06 2025...
INFO: [COSIM 212-316] Starting C post checking ...
MSE: 0.00000002
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:12; Allocated memory: 18.320 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow syn 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Sat Mar 29 00:02:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/solution1_data.json outdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip srcdir=/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/misc
INFO: Copied 190 verilog file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/verilog
INFO: Copied 184 vhdl file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1788.055 ; gain = 97.883 ; free physical = 63930 ; free virtual = 159204
INFO: Import ports from HDL: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_mem1
INFO: Add axi4full interface m_axi_mem2
INFO: Add axi4full interface m_axi_mem3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/component.xml
INFO: Created IP archive /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 00:02:40 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Sat Mar 29 00:02:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module sparse_matrix_multiply_HLS
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "sparse_matrix_multiply_HLS"
# dict set report_options funcmodules {sparse_matrix_multiply_HLS_entry_proc sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_1 sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_2 sparse_matrix_multiply_HLS_Block_entry_proc_Pipeline_3 sparse_matrix_multiply_HLS_Block_entry_proc sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_1 sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_2 sparse_matrix_multiply_HLS_Block_entry_proc_1_Pipeline_3 sparse_matrix_multiply_HLS_Block_entry_proc_1 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC1 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC2 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC3 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC4 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC5 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC6 sparse_matrix_multiply_HLS_Loop_A_row_index_proc_Pipeline_ACC7 sparse_matrix_multiply_HLS_Loop_A_row_index_proc sparse_matrix_multiply_HLS_Loop_return_output_proc}
# dict set report_options bindmodules {sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1 sparse_matrix_multiply_HLS_sparsemux_17_3_32_1_1 sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_sparsemux_17_3_32_1_1_x sparse_matrix_multiply_HLS_sparsemux_17_3_7_1_1 sparse_matrix_multiply_HLS_sparsemux_17_3_16_1_1 sparse_matrix_multiply_HLS_flow_control_loop_pipe sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W_memcore sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W_memcore sparse_matrix_multiply_HLS_values_B_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W_memcore sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W_memcore sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W_memcore sparse_matrix_multiply_HLS_row_indices_B_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_fifo_w64_d4_S sparse_matrix_multiply_HLS_fifo_w1024_d2_S sparse_matrix_multiply_HLS_start_for_Loop_return_output_proc_U0 sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.547 ; gain = 77.875 ; free physical = 63467 ; free virtual = 158804
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1980.672 ; gain = 88.043 ; free physical = 63285 ; free virtual = 158645
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-29 00:03:27 EDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Mar 29 00:03:27 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Mar 29 00:03:27 2025] Launched synth_1...
Run output will be captured here: /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sat Mar 29 00:03:27 2025] Waiting for synth_1 to finish...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Sat Mar 29 00:07:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1744.746 ; gain = 79.875 ; free physical = 60856 ; free virtual = 156273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2697767
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.871 ; gain = 122.656 ; free physical = 58871 ; free virtual = 154291
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-2603323-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-2603323-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2904.840 ; gain = 201.625 ; free physical = 58338 ; free virtual = 153759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2910.777 ; gain = 207.562 ; free physical = 58289 ; free virtual = 153710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2910.777 ; gain = 207.562 ; free physical = 58292 ; free virtual = 153713
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2914.777 ; gain = 0.000 ; free physical = 58223 ; free virtual = 153644
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2960.734 ; gain = 0.000 ; free physical = 55716 ; free virtual = 151144
Finished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.734 ; gain = 0.000 ; free physical = 55716 ; free virtual = 151144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2960.734 ; gain = 0.000 ; free physical = 55646 ; free virtual = 151074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2960.734 ; gain = 257.520 ; free physical = 53674 ; free virtual = 149105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.738 ; gain = 265.523 ; free physical = 53669 ; free virtual = 149100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.738 ; gain = 265.523 ; free physical = 53669 ; free virtual = 149100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.738 ; gain = 265.523 ; free physical = 53642 ; free virtual = 149074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2968.738 ; gain = 265.523 ; free physical = 53170 ; free virtual = 148603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3588.586 ; gain = 885.371 ; free physical = 51332 ; free virtual = 146753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3590.586 ; gain = 887.371 ; free physical = 51331 ; free virtual = 146752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3601.602 ; gain = 898.387 ; free physical = 51302 ; free virtual = 146723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49782 ; free virtual = 145205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49775 ; free virtual = 145198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49776 ; free virtual = 145199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49776 ; free virtual = 145199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49770 ; free virtual = 145193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49766 ; free virtual = 145189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49759 ; free virtual = 145182
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3760.414 ; gain = 1007.242 ; free physical = 49491 ; free virtual = 144914
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3760.414 ; gain = 1057.199 ; free physical = 49490 ; free virtual = 144913
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3760.414 ; gain = 0.000 ; free physical = 49574 ; free virtual = 144997
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.414 ; gain = 0.000 ; free physical = 48732 ; free virtual = 144145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5b39b0ce
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 3760.414 ; gain = 1969.246 ; free physical = 48669 ; free virtual = 144083
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2398.355; main = 2398.355; forked = 189.256
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5028.152; main = 3686.586; forked = 1553.438
INFO: [Common 17-1381] The checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 00:09:08 2025...
[Sat Mar 29 00:09:19 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:05:22 ; elapsed = 00:05:52 . Memory (MB): peak = 1986.812 ; gain = 0.000 ; free physical = 49052 ; free virtual = 144451
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-29 00:09:19 EDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2814.785 ; gain = 0.000 ; free physical = 48266 ; free virtual = 143643
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.797 ; gain = 0.000 ; free physical = 47992 ; free virtual = 143379
Finished Parsing XDC File [/nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.711 ; gain = 0.000 ; free physical = 47285 ; free virtual = 142602
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3114.711 ; gain = 1127.898 ; free physical = 47294 ; free virtual = 142612
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-29 00:09:50 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4393.645 ; gain = 1278.934 ; free physical = 45971 ; free virtual = 141317
INFO: HLS-REPORT: Running report: report_power -file ./report/sparse_matrix_multiply_HLS_power_synth.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Command: report_power -file ./report/sparse_matrix_multiply_HLS_power_synth.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 15.68% | OK     |
#  | FD                                                        | 50%       | 9.90%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.88%  | OK     |
#  | CARRY8                                                    | 25%       | 2.54%  | OK     |
#  | MUXF7                                                     | 15%       | 0.12%  | OK     |
#  | DSP                                                       | 80%       | 0.28%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 7.41%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 3.85%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 227    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 3.00   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 10 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-29 00:10:37 EDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-29 00:10:37 EDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-29 00:10:37 EDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-29 00:10:37 EDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-29 00:10:38 EDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-29 00:10:38 EDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-29 00:10:38 EDT
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 11063 13972 1 32 0 1404 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 11063 AVAIL_FF 141120 FF 13972 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 32 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 1404 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/mmeng35/FPGA_ECE8893/2025_Spring/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.2
Project:             project_1
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Sat Mar 29 00:10:38 EDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          11063
FF:           13972
DSP:              1
BRAM:            32
URAM:             0
LATCH:            0
SRL:           1404
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      2.660
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-03-29 00:10:38 EDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-03-29 00:10:38 EDT
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 00:10:38 2025...
INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:09:41; Allocated memory: 4.301 MB.
INFO: [HLS 200-112] Total CPU user time: 768.2 seconds. Total CPU system time: 55.73 seconds. Total elapsed time: 799.52 seconds; peak allocated memory: 1.124 GB.
