<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/msp430fxyz/include/msp430_regs.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <!--BEGIN SEARCHENGINE hidden-sm hidden-xs"-->
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
    var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replaceAll('href=\"../','href=\"');
    document.getElementById('MSearchResultsWindow').style.display='none';
    document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
    document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
    document.getElementById('doc-content').innerHTML=rhtml;
}finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event);
                              var r=document.getElementById('MSearchResultsWindow');
                              if(parseInt(r.style.left)<0)r.style.left=0;
                              var x=document.getElementById('MSearchResults');
                              if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                              var f=document.getElementById('riot-searchform');
                              if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('msp430__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">msp430_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="msp430__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifndef MSP430_REGS_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define MSP430_REGS_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">   33</a></span>&#160;<span class="preprocessor">#define REG8                volatile uint8_t</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">   38</a></span>&#160;<span class="preprocessor">#define REG16               volatile uint16_t</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html">   43</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#aa4f0f5cd3221c24c73dd8d930c26028b">   44</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#aa4f0f5cd3221c24c73dd8d930c26028b">IE1</a>;            </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a996ff429c239b0ea5571548be59c0dd6">   45</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a996ff429c239b0ea5571548be59c0dd6">IE2</a>;            </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a13d42a389333176bdfb5ca7f773eebeb">   46</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a13d42a389333176bdfb5ca7f773eebeb">IFG1</a>;           </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#a592069529b3948464d13bde30a27b6e7">   47</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#a592069529b3948464d13bde30a27b6e7">IFG2</a>;           </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#af9650b9f91c96305fb2613a09d662b5a">   48</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#af9650b9f91c96305fb2613a09d662b5a">ME1</a>;            </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structmsp__sfr__t.html#ae8713f29e2f334516b93f9999afb5816">   49</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__sfr__t.html#ae8713f29e2f334516b93f9999afb5816">ME2</a>;            </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} <a class="code" href="structmsp__sfr__t.html">msp_sfr_t</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structmsp__port__t.html">   55</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a36a7c665a7e065b966965548f759116f">   56</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a36a7c665a7e065b966965548f759116f">IN</a>;         </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a7e50129509b69eae8eb743341b538757">   57</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a7e50129509b69eae8eb743341b538757">OD</a>;         </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a3dd7a4792f5819e1ea3f6454ea3c63f4">   58</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a3dd7a4792f5819e1ea3f6454ea3c63f4">DIR</a>;        </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structmsp__port__t.html#a881923fa52b33305cf7092b064351ecb">   59</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__t.html#a881923fa52b33305cf7092b064351ecb">SEL</a>;        </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;} <a class="code" href="structmsp__port__t.html">msp_port_t</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html">   65</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a1f12801ffc121dcf12d0af3a4416b7d2">   66</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a1f12801ffc121dcf12d0af3a4416b7d2">IN</a>;         </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a186bfb44099f3a87dcabe4cade18daa6">   67</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a186bfb44099f3a87dcabe4cade18daa6">OD</a>;         </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a68d3a49a15c6fe2e690980a0c9ff17d1">   68</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a68d3a49a15c6fe2e690980a0c9ff17d1">DIR</a>;        </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a9df6c25a923f792b5adf6dbdd4777198">   69</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a9df6c25a923f792b5adf6dbdd4777198">IFG</a>;        </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a8dfc57fc13438c21e6bf480812d2e04e">   70</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a8dfc57fc13438c21e6bf480812d2e04e">IES</a>;        </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a8a0538c4082d7c2c4f87bcefd48db5ba">   71</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a8a0538c4082d7c2c4f87bcefd48db5ba">IE</a>;         </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structmsp__port__isr__t.html#a16b7e50a0ed95d5d0aa29bf3a8764a5f">   72</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__port__isr__t.html#a16b7e50a0ed95d5d0aa29bf3a8764a5f">SEL</a>;        </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="structmsp__port__isr__t.html">msp_port_isr_t</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html">   78</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a979c4c80b59fbf912ed2874a8d0e1de1">   79</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a979c4c80b59fbf912ed2874a8d0e1de1">CTL</a>;        </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a126457919910aecf30badf3966032f9c">   80</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a126457919910aecf30badf3966032f9c">TCTL</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#aa8c904356b7bd82ef61e0b5be6ce8a73">   81</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#aa8c904356b7bd82ef61e0b5be6ce8a73">RCTL</a>;       </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a1985ac6e6a3e89987952cf3d45ee4847">   82</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a1985ac6e6a3e89987952cf3d45ee4847">MCTL</a>;       </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a48a65d0e14785845ff2a901d115ccdc7">   83</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a48a65d0e14785845ff2a901d115ccdc7">BR0</a>;        </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a8290b75c17af1b5a1c77ecd05857185a">   84</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a8290b75c17af1b5a1c77ecd05857185a">BR1</a>;        </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#a44f385691f0a0e46568747c8fea32877">   85</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#a44f385691f0a0e46568747c8fea32877">RXBUF</a>;      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structmsp__usart__t.html#ad7a24b4ffb7cc35f1a94d55661bc7d58">   86</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usart__t.html#ad7a24b4ffb7cc35f1a94d55661bc7d58">TXBUF</a>;      </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;} <a class="code" href="structmsp__usart__t.html">msp_usart_t</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html">   92</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a9d40e320ac6aeff282c3dea727ec81e3">   93</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a9d40e320ac6aeff282c3dea727ec81e3">ABCTL</a>;      </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#ad37a7d413892d281f6ae98cfc6aa53b7">   94</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#ad37a7d413892d281f6ae98cfc6aa53b7">IRTCTL</a>;     </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a1483442d3cc4542c2f4396e54d381876">   95</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a1483442d3cc4542c2f4396e54d381876">IRRCTL</a>;     </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#ac9656381733da5d9ad80a266bf64d69d">   96</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#ac9656381733da5d9ad80a266bf64d69d">ACTL0</a>;      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a24cc2c16e0de88f8fdd9ebee4dedba0f">   97</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a24cc2c16e0de88f8fdd9ebee4dedba0f">ACTL1</a>;      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a9a166394bd60f50db7b0ce46aafac029">   98</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a9a166394bd60f50db7b0ce46aafac029">ABR0</a>;       </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a61f8baf871bcddc46cb53878aaf40734">   99</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a61f8baf871bcddc46cb53878aaf40734">ABR1</a>;       </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a944af9ab2828a65acae89daaeb94c359">  100</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a944af9ab2828a65acae89daaeb94c359">AMCTL</a>;      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a0b2c3aa40ecc32084f53f892958114ee">  101</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a0b2c3aa40ecc32084f53f892958114ee">ASTAT</a>;      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a702dcaa8cad377ee96a16a2db59c9ee2">  102</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a702dcaa8cad377ee96a16a2db59c9ee2">ARXBUF</a>;     </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a2eedfed5af5106dcdbb47f45fe392737">  103</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a2eedfed5af5106dcdbb47f45fe392737">ATXBUF</a>;     </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a67c246880863a831f44bcec947a3f653">  104</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a67c246880863a831f44bcec947a3f653">BCTL0</a>;      </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a593bf9e1229f7b7e37083638e7712615">  105</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a593bf9e1229f7b7e37083638e7712615">BCTL1</a>;      </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a4790620ac56d047214cb1ea00a94badd">  106</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a4790620ac56d047214cb1ea00a94badd">BBR0</a>;       </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a9e43fcb18a77f57496bd7ce9caa8aa98">  107</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a9e43fcb18a77f57496bd7ce9caa8aa98">BBR1</a>;       </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#ac83cbd502e328fc9ffe1df5cdb16a9b1">  108</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#ac83cbd502e328fc9ffe1df5cdb16a9b1">BI2CIE</a>;     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a422f777b7cb6ea3cd240edf776c4afa7">  109</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a422f777b7cb6ea3cd240edf776c4afa7">BSTAT</a>;      </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a50ce731daeddbcf4388131d6abda288b">  110</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a50ce731daeddbcf4388131d6abda288b">BRXBUF</a>;     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmsp__usci__t.html#a7b0c186744e394b8103c43e803e25f97">  111</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__t.html#a7b0c186744e394b8103c43e803e25f97">BTXBUF</a>;     </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;} <a class="code" href="structmsp__usci__t.html">msp_usci_t</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html">  117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#aeebb1e406dd1c1a5d5c9941041df6b13">  118</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#aeebb1e406dd1c1a5d5c9941041df6b13">CTL0</a>;      </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#ae2bc37324ba16e7994ce9e7a11f7ddec">  119</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#ae2bc37324ba16e7994ce9e7a11f7ddec">CTL1</a>;      </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a3ed83c22c4e2d82ba863d7d5d863bcc9">  120</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a3ed83c22c4e2d82ba863d7d5d863bcc9">BR0</a>;       </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a11d31b496379606350d3d36215745b8f">  121</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a11d31b496379606350d3d36215745b8f">BR1</a>;       </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#ae667fb622118d5020b8de4a9f353cbd5">  122</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#ae667fb622118d5020b8de4a9f353cbd5">reserved</a>;  </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#ae0a1cebcaed397086c6dd4bfdd70a911">  123</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#ae0a1cebcaed397086c6dd4bfdd70a911">STAT</a>;      </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#aac5ce20056e43db786401626be1bf23d">  124</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#aac5ce20056e43db786401626be1bf23d">RXBUF</a>;     </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structmsp__usci__spi__t.html#a222d2ae88f605650ab4b1ef24ad1b88a">  125</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a>    <a class="code" href="structmsp__usci__spi__t.html#a222d2ae88f605650ab4b1ef24ad1b88a">TXBUF</a>;     </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;} <a class="code" href="structmsp__usci__spi__t.html">msp_usci_spi_t</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html">  131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html#a448ee040a36d6ef40245e8d3bf12e613">  132</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   <a class="code" href="structmsp__timer__ivec__t.html#a448ee040a36d6ef40245e8d3bf12e613">TBIV</a>;       </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html#a637e551fd2bb750f4f54580dcb877a4c">  133</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   reserved[7];    </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structmsp__timer__ivec__t.html#a2f131c01acb3f638cba8474105456a33">  134</a></span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   <a class="code" href="structmsp__timer__ivec__t.html#a2f131c01acb3f638cba8474105456a33">TAIV</a>;       </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;} <a class="code" href="structmsp__timer__ivec__t.html">msp_timer_ivec_t</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   CTL;        </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   CCTL[7];    </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   R;          </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>   CCR[7];     </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <a class="code" href="structmsp__timer__t.html">msp_timer_t</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3380605b1e798c859d6a89fd8ed3cc5f">  151</a></span>&#160;<span class="preprocessor">#define SFR_IE1_OFIE                (0x02)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SFR_IE1_URXIE0              (0x40)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SFR_IE1_UTXIE0              (0x80)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8dd8e622ebb316f8ad68620fc0cc8e48">  160</a></span>&#160;<span class="preprocessor">#define SFR_IE2_UCA0RXIE            (0x01)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SFR_IE2_UCA0TXIE            (0x02)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SFR_IE2_URXIE2              (0x10)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SFR_IE2_UTXIE2              (0x20)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ae0b9d8d4a5202f50e7854e528fdf592c">  170</a></span>&#160;<span class="preprocessor">#define SFR_IFG1_OFIFG              (0x02)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SFR_IFG1_URXIFG0            (0x40)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SFR_IFG1_UTXIFG0            (0x80)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aad3932067ea4c10a0172b9fa61e67b47">  179</a></span>&#160;<span class="preprocessor">#define SFR_IFG2_UCA0RXIFG          (0x01)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SFR_IFG2_UCA0TXIFG          (0x02)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SFR_IFG2_URXIFG1            (0x10)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SFR_IFG2_UTXIFG1            (0x20)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a0cee7ebddf329fe2de71812ffbe4a1c0">  189</a></span>&#160;<span class="preprocessor">#define SFR_ME1_USPIE0              (0x40)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af097870cf7afcabe89a8a5ff3e2f3c3f">  196</a></span>&#160;<span class="preprocessor">#define SFR_ME2_USPIE1              (0x10)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a8ddc365ca44f802ccdba1f31998e4e8a">  203</a></span>&#160;<span class="preprocessor">#define USART_CTL_SWRST             (0x01)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define USART_CTL_MM                (0x02)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define USART_CTL_SYNC              (0x04)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define USART_CTL_LISTEN            (0x08)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define USART_CTL_CHAR              (0x10)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define USART_CTL_SPB               (0x20)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define USART_CTL_PEV               (0x40)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define USART_CTL_PENA              (0x80)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a3851cc7210d703e49b338f6ff6280d57">  217</a></span>&#160;<span class="preprocessor">#define USART_TCTL_TXEPT            (0x01)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define USART_TCTL_STC              (0x02)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define USART_TCTL_TXWAKE           (0x04)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define USART_TCTL_URXSE            (0x08)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_MASK        (0x30)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_UCLKI       (0x00)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_ACLK        (0x10)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define USART_TCTL_SSEL_SMCLK       (0x20)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define USART_TCTL_CKPL             (0x40)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define USART_TCTL_CKPH             (0x80)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a9b2ec4971f90001f34ad02cb7f4a85cc">  233</a></span>&#160;<span class="preprocessor">#define USART_RCTL_RXERR            (0x01)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define USART_RCTL_RXWAKE           (0x02)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define USART_RCTL_URXWIE           (0x04)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define USART_RCTL_URXEIE           (0x08)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define USART_RCTL_BRK              (0x10)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define USART_RCTL_OE               (0x20)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define USART_RCTL_PE               (0x40)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define USART_RCTL_FE               (0x80)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#af2fe7cc3a18e695293559c5ee9ca8458">  247</a></span>&#160;<span class="preprocessor">#define USCI_ACTL0_UCSYNC           (0x01)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_MASK        (0x06)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_UART        (0x00)</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_ILMM        (0x02)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_ABMM        (0x04)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define USCI_ACTL0_MODE_UART_ABR    (0x06)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define USCI_ACTL0_SPB              (0x08)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define USCI_ACTL0_7BIT             (0x10)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define USCI_ACTL0_MSB              (0x20)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define USCI_ACTL0_PAR              (0x40)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define USCI_ACTL0_PEN              (0x80)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#a02801b3478e84eca74a8d6191bdfe682">  264</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_UCSYNC        (0x01)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_3        (0x06)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_0        (0x00)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_1        (0x02)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MODE_2        (0x04)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MST           (0x08)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_7BIT          (0x10)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_MSB           (0x20)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_CKPL          (0x40)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL0_CKPH          (0x80)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abce368ddb44fac9d791613ed84527fae">  280</a></span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCBUSY        (0x01)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCOE          (0x20)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCFE          (0x40)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define USCI_SPI_STAT_UCLISTEN      (0x80)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aaa3731841d92d890d5218e3ff631c941">  290</a></span>&#160;<span class="preprocessor">#define USCI_ACTL1_SWRST            (0x01)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define USCI_ACTL1_TXBRK            (0x02)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define USCI_ACTL1_TXADDR           (0x04)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define USCI_ACTL1_DORM             (0x08)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define USCI_ACTL1_BRKIE            (0x10)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define USCI_ACTL1_RXEIE            (0x20)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_MASK        (0xc0)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_UCLK        (0x00)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_ACLK        (0x40)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define USCI_ACTL1_SSEL_SMCLK       (0xc0)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa38c0f537240ebc7094607857ad796ec">  306</a></span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SWRST            (0x01)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_MASK        (0xc0)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_NA          (0x00)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_ACLK        (0x40)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define USCI_SPI_CTL1_SSEL_SMCLK       (0xc0)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#ac93405e41c255cfe1ba1a608beeaa8b3">  317</a></span>&#160;<span class="preprocessor">#define USCI_AMCTL_OS16             (0x01)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRS_MASK         (0xe0)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRS_SHIFT        (1U)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRF_MASK         (0xf0)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define USCI_AMCTL_BRF_SHIFT        (4U)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#aa754d2d285a6d27db74a61f325e7629c">  328</a></span>&#160;<span class="preprocessor">#define USCI_ASTAT_BUSY             (0x01)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define USCI_ASTAT_IDLE             (0x02)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define USCI_ASTAT_ADDR             (0x02)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define USCI_ASTAT_RXERR            (0x04)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define USCI_ASTAT_BRK              (0x08)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define USCI_ASTAT_PE               (0x10)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define USCI_ASTAT_OE               (0x20)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define USCI_ASTAT_FE               (0x40)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define USCI_ASTAT_LISTEN           (0x80)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#affbea82df771240c1b580fe314e49e28">  343</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_IFG                 (0x0001)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define TIMER_CTL_IE                  (0x0002)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define TIMER_CTL_CLR                 (0x0004)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_MASK             (0x0030)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_STOP             (0x0000)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_UP               (0x0010)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_CONT             (0x0020)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define TIMER_CTL_MC_UPDOWN           (0x0030)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_MASK             (0x00c0)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV1             (0x0000)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV2             (0x0040)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV4             (0x0080)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define TIMER_CTL_ID_DIV8             (0x00c0)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_MASK         (0x0300)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_TCLK         (0x0000)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_ACLK         (0x0100)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_SMCLK        (0x0200)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define TIMER_CTL_TASSEL_INV_TCLK     (0x0300)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#abd5be4317cafb1054f1d54ed9ac3fea7">  367</a></span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCIFG              (0x0001)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define TIMER_CCTL_COV                (0x0002)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUT                (0x0004)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCI                (0x0008)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCIE               (0x0010)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_MASK        (0x00e0)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_OUTVAL      (0x0000)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_SET         (0x0020)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_TOG_RESET   (0x0040)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_SET_RESET   (0x0060)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_TOGGLE      (0x0080)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_RESET       (0x00a0)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_TOG_SET     (0x00c0)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define TIMER_CCTL_OUTMOD_RESET_SET   (0x00e0)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define TIMER_CCTL_CAP                (0x0100)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define TIMER_CCTL_CLLD_MASK          (0x0600)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define TIMER_CCTL_SCS                (0x0800)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define TIMER_CCTL_CCIS_MASK          (0x3000)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define TIMER_CCTL_CM_MASK            (0xc000)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afbdcfb6e1bf242739f1410f823aa5f62">  392</a></span>&#160;<span class="preprocessor">#define SFR_BASE                ((uint16_t)0x0000)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define PORT_1_BASE             ((uint16_t)0x0020)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PORT_2_BASE             ((uint16_t)0x0028)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define PORT_3_BASE             ((uint16_t)0x0018)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define PORT_4_BASE             ((uint16_t)0x001c)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define PORT_5_BASE             ((uint16_t)0x0030)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PORT_6_BASE             ((uint16_t)0x0034)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define CLK_BASE                ((uint16_t)0x0053)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define USART_0_BASE            ((uint16_t)0x0070)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define USART_1_BASE            ((uint16_t)0x0078)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define TIMER_IVEC_BASE         ((uint16_t)0x011e)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define TIMER_A_BASE            ((uint16_t)0x0160)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define TIMER_B_BASE            ((uint16_t)0x0180)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define WD_BASE                 ((uint16_t)0x0120)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define USCI_0_BASE             ((uint16_t)0x005d)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define USCI_0_A_BASE           ((uint16_t)0x0060)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define USCI_0_B_BASE           ((uint16_t)0x0068)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define USCI_1_BASE             ((uint16_t)0x00cd)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define USCI_1_A_BASE           ((uint16_t)0x00d0)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define USCI_1_B_BASE           ((uint16_t)0x00d8)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="msp430__regs_8h.html#afb3731986211fded0a874086c98ffcc4">  418</a></span>&#160;<span class="preprocessor">#define SFR                     ((msp_sfr_t *)SFR_BASE)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define PORT_1                  ((msp_port_t *)PORT_1_BASE)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define PORT_2                  ((msp_port_t *)PORT_2_BASE)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define PORT_3                  ((msp_port_t *)PORT_3_BASE)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PORT_4                  ((msp_port_t *)PORT_4_BASE)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PORT_5                  ((msp_port_t *)PORT_5_BASE)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PORT_6                  ((msp_port_t *)PORT_6_BASE)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define CLK                     ((msp_clk_t *)CLK_BASE)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define USART_0                 ((msp_usart_t *)USART_0_BASE)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define USART_1                 ((msp_usart_t *)USART_1_BASE)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define TIMER_IVEC              ((msp_timer_ivec_t *)TIMER_IVEC_BASE)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define TIMER_A                 ((msp_timer_t *)TIMER_A_BASE)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define TIMER_B                 ((msp_timer_t *)TIMER_B_BASE)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define WD                      ((msp_wd_t *)WD_BASE)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define USCI_0                  ((msp_usci_t *)USCI_0_BASE)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define USCI_1                  ((msp_usci_t *)USCI_1_BASE)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define USCI_0_A_SPI            ((msp_usci_spi_t *)USCI_0_A_BASE)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define USCI_0_B_SPI            ((msp_usci_spi_t *)USCI_0_B_BASE)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define USCI_1_A                ((msp_usci_t *)USCI_1_A_BASE)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define USCI_1_B                ((msp_usci_t *)USCI_1_B_BASE)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* MSP430_REGS_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="ttc" id="structmsp__usci__spi__t_html"><div class="ttname"><a href="structmsp__usci__spi__t.html">msp_usci_spi_t</a></div><div class="ttdoc">USCI SPI specific registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00117">msp430_regs.h:117</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a0b2c3aa40ecc32084f53f892958114ee"><div class="ttname"><a href="structmsp__usci__t.html#a0b2c3aa40ecc32084f53f892958114ee">msp_usci_t::ASTAT</a></div><div class="ttdeci">REG8 ASTAT</div><div class="ttdoc">A status. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00101">msp430_regs.h:101</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a11d31b496379606350d3d36215745b8f"><div class="ttname"><a href="structmsp__usci__spi__t.html#a11d31b496379606350d3d36215745b8f">msp_usci_spi_t::BR1</a></div><div class="ttdeci">REG8 BR1</div><div class="ttdoc">baud rate 1 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00121">msp430_regs.h:121</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a944af9ab2828a65acae89daaeb94c359"><div class="ttname"><a href="structmsp__usci__t.html#a944af9ab2828a65acae89daaeb94c359">msp_usci_t::AMCTL</a></div><div class="ttdeci">REG8 AMCTL</div><div class="ttdoc">A modulation control. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00100">msp430_regs.h:100</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_aa4f0f5cd3221c24c73dd8d930c26028b"><div class="ttname"><a href="structmsp__sfr__t.html#aa4f0f5cd3221c24c73dd8d930c26028b">msp_sfr_t::IE1</a></div><div class="ttdeci">REG8 IE1</div><div class="ttdoc">interrupt enable 1 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00044">msp430_regs.h:44</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a13d42a389333176bdfb5ca7f773eebeb"><div class="ttname"><a href="structmsp__sfr__t.html#a13d42a389333176bdfb5ca7f773eebeb">msp_sfr_t::IFG1</a></div><div class="ttdeci">REG8 IFG1</div><div class="ttdoc">interrupt flag 1 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00046">msp430_regs.h:46</a></div></div>
<div class="ttc" id="structmsp__usci__t_html"><div class="ttname"><a href="structmsp__usci__t.html">msp_usci_t</a></div><div class="ttdoc">USCI universal serial control interface registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00092">msp430_regs.h:92</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a9e43fcb18a77f57496bd7ce9caa8aa98"><div class="ttname"><a href="structmsp__usci__t.html#a9e43fcb18a77f57496bd7ce9caa8aa98">msp_usci_t::BBR1</a></div><div class="ttdeci">REG8 BBR1</div><div class="ttdoc">B baud rate 1. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00107">msp430_regs.h:107</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a702dcaa8cad377ee96a16a2db59c9ee2"><div class="ttname"><a href="structmsp__usci__t.html#a702dcaa8cad377ee96a16a2db59c9ee2">msp_usci_t::ARXBUF</a></div><div class="ttdeci">REG8 ARXBUF</div><div class="ttdoc">A receive buffer. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00102">msp430_regs.h:102</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a881923fa52b33305cf7092b064351ecb"><div class="ttname"><a href="structmsp__port__t.html#a881923fa52b33305cf7092b064351ecb">msp_port_t::SEL</a></div><div class="ttdeci">REG8 SEL</div><div class="ttdoc">alternative function select </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00059">msp430_regs.h:59</a></div></div>
<div class="ttc" id="structmsp__timer__ivec__t_html_a448ee040a36d6ef40245e8d3bf12e613"><div class="ttname"><a href="structmsp__timer__ivec__t.html#a448ee040a36d6ef40245e8d3bf12e613">msp_timer_ivec_t::TBIV</a></div><div class="ttdeci">REG16 TBIV</div><div class="ttdoc">TIMER_A interrupt status. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00132">msp430_regs.h:132</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a979c4c80b59fbf912ed2874a8d0e1de1"><div class="ttname"><a href="structmsp__usart__t.html#a979c4c80b59fbf912ed2874a8d0e1de1">msp_usart_t::CTL</a></div><div class="ttdeci">REG8 CTL</div><div class="ttdoc">USART control. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00079">msp430_regs.h:79</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_ac83cbd502e328fc9ffe1df5cdb16a9b1"><div class="ttname"><a href="structmsp__usci__t.html#ac83cbd502e328fc9ffe1df5cdb16a9b1">msp_usci_t::BI2CIE</a></div><div class="ttdeci">REG8 BI2CIE</div><div class="ttdoc">I2C interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00108">msp430_regs.h:108</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a1483442d3cc4542c2f4396e54d381876"><div class="ttname"><a href="structmsp__usci__t.html#a1483442d3cc4542c2f4396e54d381876">msp_usci_t::IRRCTL</a></div><div class="ttdeci">REG8 IRRCTL</div><div class="ttdoc">IrDA receive control. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00095">msp430_regs.h:95</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a24cc2c16e0de88f8fdd9ebee4dedba0f"><div class="ttname"><a href="structmsp__usci__t.html#a24cc2c16e0de88f8fdd9ebee4dedba0f">msp_usci_t::ACTL1</a></div><div class="ttdeci">REG8 ACTL1</div><div class="ttdoc">A control 1. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00097">msp430_regs.h:97</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a68d3a49a15c6fe2e690980a0c9ff17d1"><div class="ttname"><a href="structmsp__port__isr__t.html#a68d3a49a15c6fe2e690980a0c9ff17d1">msp_port_isr_t::DIR</a></div><div class="ttdeci">REG8 DIR</div><div class="ttdoc">pin direction </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00068">msp430_regs.h:68</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_aa8c904356b7bd82ef61e0b5be6ce8a73"><div class="ttname"><a href="structmsp__usart__t.html#aa8c904356b7bd82ef61e0b5be6ce8a73">msp_usart_t::RCTL</a></div><div class="ttdeci">REG8 RCTL</div><div class="ttdoc">receive control </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00081">msp430_regs.h:81</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a36a7c665a7e065b966965548f759116f"><div class="ttname"><a href="structmsp__port__t.html#a36a7c665a7e065b966965548f759116f">msp_port_t::IN</a></div><div class="ttdeci">REG8 IN</div><div class="ttdoc">input data </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00056">msp430_regs.h:56</a></div></div>
<div class="ttc" id="structmsp__port__t_html"><div class="ttname"><a href="structmsp__port__t.html">msp_port_t</a></div><div class="ttdoc">Digital I/O Port w/o interrupt functionality (P3-P6) </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00055">msp430_regs.h:55</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_aeebb1e406dd1c1a5d5c9941041df6b13"><div class="ttname"><a href="structmsp__usci__spi__t.html#aeebb1e406dd1c1a5d5c9941041df6b13">msp_usci_spi_t::CTL0</a></div><div class="ttdeci">REG8 CTL0</div><div class="ttdoc">control 0 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00118">msp430_regs.h:118</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_ac9656381733da5d9ad80a266bf64d69d"><div class="ttname"><a href="structmsp__usci__t.html#ac9656381733da5d9ad80a266bf64d69d">msp_usci_t::ACTL0</a></div><div class="ttdeci">REG8 ACTL0</div><div class="ttdoc">A control 0. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00096">msp430_regs.h:96</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a16b7e50a0ed95d5d0aa29bf3a8764a5f"><div class="ttname"><a href="structmsp__port__isr__t.html#a16b7e50a0ed95d5d0aa29bf3a8764a5f">msp_port_isr_t::SEL</a></div><div class="ttdeci">REG8 SEL</div><div class="ttdoc">alternative function select </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00072">msp430_regs.h:72</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html"><div class="ttname"><a href="structmsp__sfr__t.html">msp_sfr_t</a></div><div class="ttdoc">Special function registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00043">msp430_regs.h:43</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a1f12801ffc121dcf12d0af3a4416b7d2"><div class="ttname"><a href="structmsp__port__isr__t.html#a1f12801ffc121dcf12d0af3a4416b7d2">msp_port_isr_t::IN</a></div><div class="ttdeci">REG8 IN</div><div class="ttdoc">input data </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00066">msp430_regs.h:66</a></div></div>
<div class="ttc" id="msp430__regs_8h_html_a7f2f605c029c5c96fb06ecca2933dc67"><div class="ttname"><a href="msp430__regs_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a></div><div class="ttdeci">#define REG16</div><div class="ttdoc">Shortcut to specify 16-bit wide registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00038">msp430_regs.h:38</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a592069529b3948464d13bde30a27b6e7"><div class="ttname"><a href="structmsp__sfr__t.html#a592069529b3948464d13bde30a27b6e7">msp_sfr_t::IFG2</a></div><div class="ttdeci">REG8 IFG2</div><div class="ttdoc">interrupt flag 2 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00047">msp430_regs.h:47</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_ad37a7d413892d281f6ae98cfc6aa53b7"><div class="ttname"><a href="structmsp__usci__t.html#ad37a7d413892d281f6ae98cfc6aa53b7">msp_usci_t::IRTCTL</a></div><div class="ttdeci">REG8 IRTCTL</div><div class="ttdoc">IrDA transmit control. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00094">msp430_regs.h:94</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a3dd7a4792f5819e1ea3f6454ea3c63f4"><div class="ttname"><a href="structmsp__port__t.html#a3dd7a4792f5819e1ea3f6454ea3c63f4">msp_port_t::DIR</a></div><div class="ttdeci">REG8 DIR</div><div class="ttdoc">pin direction </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00058">msp430_regs.h:58</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a9df6c25a923f792b5adf6dbdd4777198"><div class="ttname"><a href="structmsp__port__isr__t.html#a9df6c25a923f792b5adf6dbdd4777198">msp_port_isr_t::IFG</a></div><div class="ttdeci">REG8 IFG</div><div class="ttdoc">interrupt flag </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00069">msp430_regs.h:69</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_af9650b9f91c96305fb2613a09d662b5a"><div class="ttname"><a href="structmsp__sfr__t.html#af9650b9f91c96305fb2613a09d662b5a">msp_sfr_t::ME1</a></div><div class="ttdeci">REG8 ME1</div><div class="ttdoc">module enable 1 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00048">msp430_regs.h:48</a></div></div>
<div class="ttc" id="structmsp__timer__ivec__t_html"><div class="ttname"><a href="structmsp__timer__ivec__t.html">msp_timer_ivec_t</a></div><div class="ttdoc">Timer interrupt status registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00131">msp430_regs.h:131</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a9d40e320ac6aeff282c3dea727ec81e3"><div class="ttname"><a href="structmsp__usci__t.html#a9d40e320ac6aeff282c3dea727ec81e3">msp_usci_t::ABCTL</a></div><div class="ttdeci">REG8 ABCTL</div><div class="ttdoc">auto baud rate control </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00093">msp430_regs.h:93</a></div></div>
<div class="ttc" id="msp430__regs_8h_html_aaa0d3e6a102c69ac36d1a145d01024c6"><div class="ttname"><a href="msp430__regs_8h.html#aaa0d3e6a102c69ac36d1a145d01024c6">REG8</a></div><div class="ttdeci">#define REG8</div><div class="ttdoc">Shortcut to specify 8-bit wide registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00033">msp430_regs.h:33</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_ae0a1cebcaed397086c6dd4bfdd70a911"><div class="ttname"><a href="structmsp__usci__spi__t.html#ae0a1cebcaed397086c6dd4bfdd70a911">msp_usci_spi_t::STAT</a></div><div class="ttdeci">REG8 STAT</div><div class="ttdoc">status </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00123">msp430_regs.h:123</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a593bf9e1229f7b7e37083638e7712615"><div class="ttname"><a href="structmsp__usci__t.html#a593bf9e1229f7b7e37083638e7712615">msp_usci_t::BCTL1</a></div><div class="ttdeci">REG8 BCTL1</div><div class="ttdoc">B control 1. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00105">msp430_regs.h:105</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a3ed83c22c4e2d82ba863d7d5d863bcc9"><div class="ttname"><a href="structmsp__usci__spi__t.html#a3ed83c22c4e2d82ba863d7d5d863bcc9">msp_usci_spi_t::BR0</a></div><div class="ttdeci">REG8 BR0</div><div class="ttdoc">baud rate 0 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00120">msp430_regs.h:120</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_ad7a24b4ffb7cc35f1a94d55661bc7d58"><div class="ttname"><a href="structmsp__usart__t.html#ad7a24b4ffb7cc35f1a94d55661bc7d58">msp_usart_t::TXBUF</a></div><div class="ttdeci">REG8 TXBUF</div><div class="ttdoc">transmit buffer </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00086">msp430_regs.h:86</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a9a166394bd60f50db7b0ce46aafac029"><div class="ttname"><a href="structmsp__usci__t.html#a9a166394bd60f50db7b0ce46aafac029">msp_usci_t::ABR0</a></div><div class="ttdeci">REG8 ABR0</div><div class="ttdoc">A baud rate control 0. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00098">msp430_regs.h:98</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html"><div class="ttname"><a href="structmsp__port__isr__t.html">msp_port_isr_t</a></div><div class="ttdoc">Digital I/O Port with interrupt functionality (P1 &amp; P2) </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00065">msp430_regs.h:65</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a67c246880863a831f44bcec947a3f653"><div class="ttname"><a href="structmsp__usci__t.html#a67c246880863a831f44bcec947a3f653">msp_usci_t::BCTL0</a></div><div class="ttdeci">REG8 BCTL0</div><div class="ttdoc">B control 0. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00104">msp430_regs.h:104</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a8a0538c4082d7c2c4f87bcefd48db5ba"><div class="ttname"><a href="structmsp__port__isr__t.html#a8a0538c4082d7c2c4f87bcefd48db5ba">msp_port_isr_t::IE</a></div><div class="ttdeci">REG8 IE</div><div class="ttdoc">interrupt enable </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00071">msp430_regs.h:71</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a7b0c186744e394b8103c43e803e25f97"><div class="ttname"><a href="structmsp__usci__t.html#a7b0c186744e394b8103c43e803e25f97">msp_usci_t::BTXBUF</a></div><div class="ttdeci">REG8 BTXBUF</div><div class="ttdoc">B transmit buffer. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00111">msp430_regs.h:111</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a44f385691f0a0e46568747c8fea32877"><div class="ttname"><a href="structmsp__usart__t.html#a44f385691f0a0e46568747c8fea32877">msp_usart_t::RXBUF</a></div><div class="ttdeci">REG8 RXBUF</div><div class="ttdoc">receive buffer </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00085">msp430_regs.h:85</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_aac5ce20056e43db786401626be1bf23d"><div class="ttname"><a href="structmsp__usci__spi__t.html#aac5ce20056e43db786401626be1bf23d">msp_usci_spi_t::RXBUF</a></div><div class="ttdeci">REG8 RXBUF</div><div class="ttdoc">receive buffer </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00124">msp430_regs.h:124</a></div></div>
<div class="ttc" id="structmsp__timer__ivec__t_html_a2f131c01acb3f638cba8474105456a33"><div class="ttname"><a href="structmsp__timer__ivec__t.html#a2f131c01acb3f638cba8474105456a33">msp_timer_ivec_t::TAIV</a></div><div class="ttdeci">REG16 TAIV</div><div class="ttdoc">TIMER_B interrupt status. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00134">msp430_regs.h:134</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a50ce731daeddbcf4388131d6abda288b"><div class="ttname"><a href="structmsp__usci__t.html#a50ce731daeddbcf4388131d6abda288b">msp_usci_t::BRXBUF</a></div><div class="ttdeci">REG8 BRXBUF</div><div class="ttdoc">B receive buffer. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00110">msp430_regs.h:110</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a61f8baf871bcddc46cb53878aaf40734"><div class="ttname"><a href="structmsp__usci__t.html#a61f8baf871bcddc46cb53878aaf40734">msp_usci_t::ABR1</a></div><div class="ttdeci">REG8 ABR1</div><div class="ttdoc">A baud rate control 1. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00099">msp430_regs.h:99</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a186bfb44099f3a87dcabe4cade18daa6"><div class="ttname"><a href="structmsp__port__isr__t.html#a186bfb44099f3a87dcabe4cade18daa6">msp_port_isr_t::OD</a></div><div class="ttdeci">REG8 OD</div><div class="ttdoc">output data </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00067">msp430_regs.h:67</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a126457919910aecf30badf3966032f9c"><div class="ttname"><a href="structmsp__usart__t.html#a126457919910aecf30badf3966032f9c">msp_usart_t::TCTL</a></div><div class="ttdeci">REG8 TCTL</div><div class="ttdoc">transmit control </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00080">msp430_regs.h:80</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a8290b75c17af1b5a1c77ecd05857185a"><div class="ttname"><a href="structmsp__usart__t.html#a8290b75c17af1b5a1c77ecd05857185a">msp_usart_t::BR1</a></div><div class="ttdeci">REG8 BR1</div><div class="ttdoc">baud rate control 1 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00084">msp430_regs.h:84</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a2eedfed5af5106dcdbb47f45fe392737"><div class="ttname"><a href="structmsp__usci__t.html#a2eedfed5af5106dcdbb47f45fe392737">msp_usci_t::ATXBUF</a></div><div class="ttdeci">REG8 ATXBUF</div><div class="ttdoc">A transmit buffer. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00103">msp430_regs.h:103</a></div></div>
<div class="ttc" id="structmsp__timer__t_html"><div class="ttname"><a href="structmsp__timer__t.html">msp_timer_t</a></div><div class="ttdoc">Timer module registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc430__regs_8h_source.html#l00043">cc430_regs.h:43</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a4790620ac56d047214cb1ea00a94badd"><div class="ttname"><a href="structmsp__usci__t.html#a4790620ac56d047214cb1ea00a94badd">msp_usci_t::BBR0</a></div><div class="ttdeci">REG8 BBR0</div><div class="ttdoc">B baud rate 0. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00106">msp430_regs.h:106</a></div></div>
<div class="ttc" id="structmsp__usci__t_html_a422f777b7cb6ea3cd240edf776c4afa7"><div class="ttname"><a href="structmsp__usci__t.html#a422f777b7cb6ea3cd240edf776c4afa7">msp_usci_t::BSTAT</a></div><div class="ttdeci">REG8 BSTAT</div><div class="ttdoc">B status. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00109">msp430_regs.h:109</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_a222d2ae88f605650ab4b1ef24ad1b88a"><div class="ttname"><a href="structmsp__usci__spi__t.html#a222d2ae88f605650ab4b1ef24ad1b88a">msp_usci_spi_t::TXBUF</a></div><div class="ttdeci">REG8 TXBUF</div><div class="ttdoc">transmit buffer </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00125">msp430_regs.h:125</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_a996ff429c239b0ea5571548be59c0dd6"><div class="ttname"><a href="structmsp__sfr__t.html#a996ff429c239b0ea5571548be59c0dd6">msp_sfr_t::IE2</a></div><div class="ttdeci">REG8 IE2</div><div class="ttdoc">interrupt enable 2 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00045">msp430_regs.h:45</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_ae667fb622118d5020b8de4a9f353cbd5"><div class="ttname"><a href="structmsp__usci__spi__t.html#ae667fb622118d5020b8de4a9f353cbd5">msp_usci_spi_t::reserved</a></div><div class="ttdeci">REG8 reserved</div><div class="ttdoc">reserved </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00122">msp430_regs.h:122</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a48a65d0e14785845ff2a901d115ccdc7"><div class="ttname"><a href="structmsp__usart__t.html#a48a65d0e14785845ff2a901d115ccdc7">msp_usart_t::BR0</a></div><div class="ttdeci">REG8 BR0</div><div class="ttdoc">baud rate control 0 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00083">msp430_regs.h:83</a></div></div>
<div class="ttc" id="structmsp__usart__t_html_a1985ac6e6a3e89987952cf3d45ee4847"><div class="ttname"><a href="structmsp__usart__t.html#a1985ac6e6a3e89987952cf3d45ee4847">msp_usart_t::MCTL</a></div><div class="ttdeci">REG8 MCTL</div><div class="ttdoc">modulation control </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00082">msp430_regs.h:82</a></div></div>
<div class="ttc" id="structmsp__usart__t_html"><div class="ttname"><a href="structmsp__usart__t.html">msp_usart_t</a></div><div class="ttdoc">USART (UART, SPI and I2C) registers. </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00078">msp430_regs.h:78</a></div></div>
<div class="ttc" id="structmsp__port__t_html_a7e50129509b69eae8eb743341b538757"><div class="ttname"><a href="structmsp__port__t.html#a7e50129509b69eae8eb743341b538757">msp_port_t::OD</a></div><div class="ttdeci">REG8 OD</div><div class="ttdoc">output data </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00057">msp430_regs.h:57</a></div></div>
<div class="ttc" id="structmsp__port__isr__t_html_a8dfc57fc13438c21e6bf480812d2e04e"><div class="ttname"><a href="structmsp__port__isr__t.html#a8dfc57fc13438c21e6bf480812d2e04e">msp_port_isr_t::IES</a></div><div class="ttdeci">REG8 IES</div><div class="ttdoc">interrupt edge select </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00070">msp430_regs.h:70</a></div></div>
<div class="ttc" id="structmsp__usci__spi__t_html_ae2bc37324ba16e7994ce9e7a11f7ddec"><div class="ttname"><a href="structmsp__usci__spi__t.html#ae2bc37324ba16e7994ce9e7a11f7ddec">msp_usci_spi_t::CTL1</a></div><div class="ttdeci">REG8 CTL1</div><div class="ttdoc">control 1 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00119">msp430_regs.h:119</a></div></div>
<div class="ttc" id="structmsp__sfr__t_html_ae8713f29e2f334516b93f9999afb5816"><div class="ttname"><a href="structmsp__sfr__t.html#ae8713f29e2f334516b93f9999afb5816">msp_sfr_t::ME2</a></div><div class="ttdeci">REG8 ME2</div><div class="ttdoc">module enable 2 </div><div class="ttdef"><b>Definition:</b> <a href="msp430__regs_8h_source.html#l00049">msp430_regs.h:49</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Jul 2 2020 17:48:17 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
