/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [13:0] celloutsig_0_0z;
  wire [29:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~(celloutsig_0_3z[0] | celloutsig_0_4z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z ^ in_data[172]);
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_40z[9:7], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[23:10] / { 1'h1, in_data[23:11] };
  assign celloutsig_0_43z = { celloutsig_0_3z[6:3], celloutsig_0_11z } == { celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_3z[4:2] == celloutsig_0_1z[7:5];
  assign celloutsig_1_2z = in_data[189:178] == { in_data[124:121], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[180:175] == { celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_0_62z = celloutsig_0_5z[4:2] <= { celloutsig_0_24z, celloutsig_0_43z, celloutsig_0_17z };
  assign celloutsig_1_4z = { in_data[159:145], celloutsig_1_0z } <= { in_data[125:109], celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[55:29], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_5z } <= { in_data[84:44], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_12z = ! { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_13z = ! { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_10z[3:0], celloutsig_0_17z, celloutsig_0_17z } || { celloutsig_0_9z[2:0], celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_3z[9:1] || celloutsig_0_19z[10:2];
  assign celloutsig_0_40z = - { celloutsig_0_5z[9:3], celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_1_19z = - celloutsig_1_1z;
  assign celloutsig_1_10z = ~^ { celloutsig_1_6z[6:0], celloutsig_1_3z };
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[13:2];
  assign celloutsig_1_1z = in_data[137:133] >> in_data[188:184];
  assign celloutsig_0_7z = celloutsig_0_1z[11:6] >> celloutsig_0_1z[12:7];
  assign celloutsig_0_3z = in_data[41:32] >> { celloutsig_0_1z[14:6], celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[12:6] << celloutsig_0_0z[12:6];
  assign celloutsig_1_6z = { in_data[114:109], celloutsig_1_4z, celloutsig_1_1z } >> { celloutsig_1_1z[2:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_0z[11:9] >> celloutsig_0_7z[4:2];
  assign celloutsig_0_61z = _00_[4:1] <<< celloutsig_0_40z[8:5];
  assign celloutsig_1_0z = in_data[166:164] <<< in_data[140:138];
  assign celloutsig_0_9z = celloutsig_0_4z[6:3] <<< { celloutsig_0_7z[3:1], celloutsig_0_6z };
  assign celloutsig_0_10z = in_data[66:37] <<< { celloutsig_0_5z[10:9], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_8z <<< celloutsig_0_3z[8:6];
  assign celloutsig_0_5z = in_data[67:57] >>> { celloutsig_0_4z[4:2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_15z } >>> { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_11z = celloutsig_0_7z[3:0] - celloutsig_0_4z[3:0];
  assign celloutsig_0_1z = { celloutsig_0_0z[13:8], celloutsig_0_0z } - in_data[94:75];
  assign { out_data[128], out_data[100:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
