# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
add wave -position insertpoint  \
vsim:/tb/CLK
add wave -position insertpoint  \
vsim:/tb/alu_out
add wave -position insertpoint  \
vsim:/tb/MyRiscv/mux_jump/i_S
add wave -position insertpoint  \
vsim:/tb/MyRiscv/reg_EX_MEM/in_flush_execute
add wave -position insertpoint  \
vsim:/tb/MyRiscv/reg_EX_MEM/in_jump
add wave -position insertpoint  \
vsim:/tb/MyRiscv/reg_EX_MEM/out_jump
add wave -position insertpoint  \
vsim:/tb/MyRiscv/s_take_branch_or_jump
add wave -position insertpoint  \
vsim:/tb/MyRiscv/s_branch_taken
add wave -position insertpoint  \
vsim:/tb/MyRiscv/ALU/zero
add wave -position insertpoint  \
vsim:/tb/MyRiscv/reg_ID_EX/out_branch
add wave -position insertpoint  \
vsim:/tb/MyRiscv/mind_control/o_Jump
add wave -position insertpoint  \
vsim:/tb/MyRiscv/mind_control/o_Branch
vcom -reportprogress 300 -work work {/home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:59:16 on Nov 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM
# -- Compiling architecture structural of EX_MEM
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd(92): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd(92): near "'": (vcom-1576) expecting ';'.
# ** Note: /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd(295): VHDL Compiler exiting
# End time: 10:59:16 on Nov 29,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:59:38 on Nov 29,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/proj/src/Pipeline Registers/EX_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM
# -- Compiling architecture structural of EX_MEM
# End time: 10:59:38 on Nov 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
