$date
	Wed Oct 16 09:00:32 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module dff $end
$var wire 1 $ clearb $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#5
1!
1#
1"
#10
0"
#15
0!
0#
1"
#18
0$
#20
0"
#23
1#
#25
1"
#28
1$
#30
0"
#31
0$
#35
1"
#36
1$
#39
0$
#40
0"
#44
1$
#45
1!
1"
#47
0$
#50
0"
#52
1$
#55
1"
#57
0$
#60
0"
#62
1$
#65
1"
#69
0#
#70
0"
#72
0$
#75
0!
1"
#80
0"
#83
1$
