{'q0': {'CDeps': [[[], [], ['rst_n']], [[], [], ['rst_n']]],
        'CLines': [[None, None, '51:C'], [None, None, '51:C']],
        'Clocked': True,
        'DDeps': [['d0'], []],
        'DLines': ['56:D', '52:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f5c6210>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290fd08bd0>]},
 'q1': {'CDeps': [[[], [], ['rst_n']], [[], [], ['rst_n']]],
        'CLines': [[None, None, '51:C'], [None, None, '51:C']],
        'Clocked': True,
        'DDeps': [['d1'], []],
        'DLines': ['57:D', '53:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f5c6390>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290fc9bd90>]},
 'q2': {'CDeps': [[[], [], ['rst_n']], [[], [], ['rst_n']]],
        'CLines': [[None, None, '51:C'], [None, None, '51:C']],
        'Clocked': True,
        'DDeps': [['d2'], []],
        'DLines': ['58:D', '54:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f5c64d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f868f90>]}}
