$date
	Fri Mar  7 05:27:02 2025
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module spi_slave_interface_tb $end
$var parameter 32 ! MEM_DEPTH $end
$var parameter 32 " MEM_ADDR_SIZE $end
$var parameter 32 # MEM_INPUT_SIZE $end
$var parameter 32 $ MEM_WORD_SIZE $end
$var reg 1 % MOSI $end
$var wire 1 & MISO $end
$var reg 1 ' clk $end
$var reg 1 ( SS_n $end
$var reg 1 ) rst_n $end
$var reg 8 * out [7:0] $end
$var reg 8 + expected [7:0] $end

$scope task send_data $end
$var reg 10 , data [9:0] $end
$var integer 32 - i $end
$upscope $end

$scope task get_data $end
$var integer 32 . i $end
$upscope $end

$scope module dut $end
$var parameter 32 / MEM_DEPTH $end
$var parameter 32 0 MEM_ADDR_SIZE $end
$var parameter 32 1 MEM_INPUT_SIZE $end
$var parameter 32 2 MEM_WORD_SIZE $end
$var parameter 32 3 IDLE $end
$var parameter 32 4 TAKE_INPUT $end
$var parameter 32 5 WRITE_MEM_OUT $end
$var wire 1 6 MOSI $end
$var reg 1 7 MISO $end
$var wire 1 8 clk $end
$var wire 1 9 SS_n $end
$var wire 1 : rst_n $end
$var wire 1 ; tx_valid $end
$var wire 1 < tx_data [7] $end
$var wire 1 = tx_data [6] $end
$var wire 1 > tx_data [5] $end
$var wire 1 ? tx_data [4] $end
$var wire 1 @ tx_data [3] $end
$var wire 1 A tx_data [2] $end
$var wire 1 B tx_data [1] $end
$var wire 1 C tx_data [0] $end
$var wire 1 D rx_valid $end
$var reg 10 E rx_data [9:0] $end
$var reg 2 F cs [1:0] $end
$var reg 2 G ns [1:0] $end
$var reg 4 H counter [3:0] $end

$scope module ram $end
$var parameter 32 I MEM_DEPTH $end
$var parameter 32 J ADDR_SIZE $end
$var parameter 32 K INPUT_SIZE $end
$var parameter 32 L WORD_SIZE $end
$var wire 1 M din [9] $end
$var wire 1 N din [8] $end
$var wire 1 O din [7] $end
$var wire 1 P din [6] $end
$var wire 1 Q din [5] $end
$var wire 1 R din [4] $end
$var wire 1 S din [3] $end
$var wire 1 T din [2] $end
$var wire 1 U din [1] $end
$var wire 1 V din [0] $end
$var wire 1 8 clk $end
$var wire 1 : rst_n $end
$var wire 1 D rx_valid $end
$var reg 8 W dout [7:0] $end
$var reg 1 X tx_valid $end
$var reg 8 Y addr_wr_reg [7:0] $end
$var reg 8 Z addr_rd_reg [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0'
1(
0)
b0 *
b0 +
x7
bx E
bx W
xX
bx Y
bx Z
bx F
b0 G
bx H
bx ,
b100000000 !
b1000 "
b1010 #
b1000 $
b100000000 /
b1000 0
b1010 1
b1000 2
b0 3
b1 4
b10 5
b100000000 I
b1000 J
b1010 K
b1000 L
bx -
bx .
x&
x;
xC
xB
xA
x@
x?
x>
x=
x<
xD
0:
19
08
06
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
$end
#5
1'
18
b0 Y
b0 Z
b0 W
0X
b0 F
b0 H
07
0C
0B
0A
0@
0?
0>
0=
0<
0;
0D
0&
#10
0'
08
1)
0(
b1 ,
1:
09
b1 G
#15
1'
18
b1 F
#20
0'
08
#25
1'
18
bx0 E
b1 H
0V
#30
0'
08
b1001 -
#35
1'
18
bx00 E
b10 H
0U
#40
0'
08
b1000 -
#45
1'
18
bx000 E
b11 H
0T
#50
0'
08
b111 -
#55
1'
18
bx0000 E
b100 H
0S
#60
0'
08
b110 -
#65
1'
18
bx00000 E
b101 H
0R
#70
0'
08
b101 -
#75
1'
18
bx000000 E
b110 H
0Q
#80
0'
08
b100 -
#85
1'
18
bx0000000 E
b111 H
0P
#90
0'
08
b11 -
#95
1'
18
bx00000000 E
b1000 H
0O
#100
0'
08
b10 -
#105
1'
18
bx000000000 E
b1001 H
0N
#110
0'
08
b1 -
#115
1'
18
b0 E
b1010 H
0M
b10 G
#120
0'
08
b0 -
1%
16
#125
1'
18
b10 F
b1 E
b1011 H
1D
1V
#130
0'
08
b11111111111111111111111111111111 -
0%
1(
06
19
b0 G
#135
1'
18
b1 Y
b0 F
b0 H
0D
#140
0'
08
#145
1'
18
#150
0'
08
0(
b110001010 ,
09
b1 G
#155
1'
18
b1 F
#160
0'
08
#165
1'
18
b10 E
b1 H
0V
1U
#170
0'
08
b1001 -
#175
1'
18
b100 E
b10 H
0U
1T
#180
0'
08
b1000 -
1%
16
#185
1'
18
b1001 E
b11 H
1V
0T
1S
#190
0'
08
b111 -
#195
1'
18
b10011 E
b100 H
1U
0S
1R
#200
0'
08
b110 -
0%
06
#205
1'
18
b100110 E
b101 H
0V
1T
0R
1Q
#210
0'
08
b101 -
#215
1'
18
b1001100 E
b110 H
0U
1S
0Q
1P
#220
0'
08
b100 -
#225
1'
18
b10011000 E
b111 H
0T
1R
0P
1O
#230
0'
08
b11 -
1%
16
#235
1'
18
b100110001 E
b1000 H
1V
0S
1Q
0O
1N
#240
0'
08
b10 -
0%
06
#245
1'
18
b1001100010 E
b1001 H
0V
1U
0R
1P
0N
1M
#250
0'
08
b1 -
1%
16
#255
1'
18
b11000101 E
b1010 H
1V
0U
1T
0Q
1O
0M
b10 G
#260
0'
08
b0 -
0%
06
#265
1'
18
b10 F
b110001010 E
b1011 H
1D
0V
1U
0T
1S
0P
1N
#270
0'
08
b11111111111111111111111111111111 -
b10001010 +
1(
19
b0 G
#275
1'
18
b0 F
b0 H
0D
#280
0'
08
#285
1'
18
#290
0'
08
0(
b1000000001 ,
09
b1 G
#295
1'
18
b1 F
#300
0'
08
1%
16
#305
1'
18
b1100010101 E
b1 H
1V
0U
1T
0S
1R
0O
1M
#310
0'
08
b1001 -
#315
1'
18
b1000101011 E
b10 H
1U
0T
1S
0R
1Q
0N
#320
0'
08
b1000 -
0%
06
#325
1'
18
b1010110 E
b11 H
0V
1T
0S
1R
0Q
1P
0M
#330
0'
08
b111 -
#335
1'
18
b10101100 E
b100 H
0U
1S
0R
1Q
0P
1O
#340
0'
08
b110 -
#345
1'
18
b101011000 E
b101 H
0T
1R
0Q
1P
0O
1N
#350
0'
08
b101 -
#355
1'
18
b1010110000 E
b110 H
0S
1Q
0P
1O
0N
1M
#360
0'
08
b100 -
#365
1'
18
b101100000 E
b111 H
0R
1P
0O
1N
0M
#370
0'
08
b11 -
#375
1'
18
b1011000000 E
b1000 H
0Q
1O
0N
1M
#380
0'
08
b10 -
#385
1'
18
b110000000 E
b1001 H
0P
1N
0M
#390
0'
08
b1 -
#395
1'
18
b1100000000 E
b1010 H
0O
1M
b10 G
#400
0'
08
b0 -
1%
16
#405
1'
18
b10 F
b1000000001 E
b1011 H
1D
1V
0N
#410
0'
08
b11111111111111111111111111111111 -
0%
1(
06
19
b0 G
#415
1'
18
b1 Z
b0 F
b0 H
0D
#420
0'
08
#425
1'
18
#430
0'
08
0(
b1100000000 ,
09
b1 G
#435
1'
18
b1 F
#440
0'
08
1%
16
#445
1'
18
b11 E
b1 H
1U
0M
#450
0'
08
b1001 -
#455
1'
18
b111 E
b10 H
1T
#460
0'
08
b1000 -
#465
1'
18
b1111 E
b11 H
1S
#470
0'
08
b111 -
0%
06
#475
1'
18
b11110 E
b100 H
0V
1R
#480
0'
08
b110 -
#485
1'
18
b111100 E
b101 H
0U
1Q
#490
0'
08
b101 -
#495
1'
18
b1111000 E
b110 H
0T
1P
#500
0'
08
b100 -
#505
1'
18
b11110000 E
b111 H
0S
1O
#510
0'
08
b11 -
#515
1'
18
b111100000 E
b1000 H
0R
1N
#520
0'
08
b10 -
#525
1'
18
b1111000000 E
b1001 H
0Q
1M
#530
0'
08
b1 -
#535
1'
18
b1110000000 E
b1010 H
0P
b10 G
#540
0'
08
b0 -
#545
1'
18
b10 F
b1100000000 E
b1011 H
1D
0O
#550
0'
08
b11111111111111111111111111111111 -
#555
1'
18
b10001010 W
1X
b0 H
1B
1@
1<
1;
#560
0'
08
b111 .
#565
1'
18
17
b1 H
1&
#570
0'
08
b10000000 *
b110 .
#575
1'
18
07
b10 H
0&
#580
0'
08
b101 .
#585
1'
18
b11 H
#590
0'
08
b100 .
#595
1'
18
b100 H
#600
0'
08
b11 .
#605
1'
18
17
b101 H
1&
#610
0'
08
b10001000 *
b10 .
#615
1'
18
07
b110 H
0&
#620
0'
08
b1 .
#625
1'
18
17
b111 H
1&
#630
0'
08
b10001010 *
b0 .
#635
1'
18
07
b1000 H
0&
#640
0'
08
b11111111111111111111111111111111 .
1(
19
b0 G
#645
1'
18
b0 F
0D
#650
0'
08
