
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003539                       # Number of seconds simulated
sim_ticks                                  3538707870                       # Number of ticks simulated
final_tick                               533110052124                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63159                       # Simulator instruction rate (inst/s)
host_op_rate                                    80061                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 110472                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892224                       # Number of bytes of host memory used
host_seconds                                 32032.62                       # Real time elapsed on the host
sim_insts                                  2023142447                       # Number of instructions simulated
sim_ops                                    2564570398                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       139520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        58368                       # Number of bytes read from this memory
system.physmem.bytes_read::total               208896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1090                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          456                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1632                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             905                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  905                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1627713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     39426821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1483027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16494156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59031717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1627713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1483027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3110740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32735112                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32735112                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32735112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1627713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     39426821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1483027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16494156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               91766829                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8486111                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3078101                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2526203                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205834                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1248560                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1191817                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299121                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3313003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16767378                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3078101                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1490938                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3591243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1034251                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        667558                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1630406                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8397026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.450055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4805783     57.23%     57.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354862      4.23%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334908      3.99%     65.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317007      3.78%     69.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          258556      3.08%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188349      2.24%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134519      1.60%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209942      2.50%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793100     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8397026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362722                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975861                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3467797                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       633872                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3432441                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41546                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        821367                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496270                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3870                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19936166                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10417                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        821367                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3651637                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         279769                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72270                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3283597                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288383                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19340757                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154837                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26823890                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90099177                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90099177                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10028744                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3592                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1882                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705108                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23500                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412643                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18025609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3491                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14599295                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23138                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5694718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17398435                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8397026                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738627                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2922855     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710017     20.36%     55.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1351324     16.09%     71.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815891      9.72%     80.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835733      9.95%     90.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379223      4.52%     95.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244307      2.91%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67340      0.80%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70336      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8397026                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63993     58.13%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21418     19.45%     77.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24683     22.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12006896     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200535      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542285     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847985      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14599295                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.720375                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110094                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007541                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37728847                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23724049                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14228292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14709389                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45538                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       662307                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232552                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        821367                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         194370                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13546                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18029101                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894667                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014520                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1872                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237733                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14358498                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465077                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240796                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017328                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834528                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692000                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14238781                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14228292                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200212                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24894475                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676656                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369568                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5790503                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7575659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.615594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.120968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2987621     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048622     27.04%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849455     11.21%     77.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430245      5.68%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449777      5.94%     89.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226262      2.99%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154687      2.04%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89535      1.18%     95.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339455      4.48%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7575659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339455                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25265743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36881308                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  89085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848611                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848611                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178396                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178396                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64904817                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19470614                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18703555                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8486111                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3219854                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2623840                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213532                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1343833                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1254551                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          344948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9591                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3321692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17604447                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3219854                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1599499                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3690180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1149818                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        455026                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1630700                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8400090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.596140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4709910     56.07%     56.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          256738      3.06%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269430      3.21%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          423753      5.04%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          200668      2.39%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284837      3.39%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191985      2.29%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139965      1.67%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1922804     22.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8400090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379426                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.074501                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3497459                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       409585                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3531359                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29630                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        932056                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       545880                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1136                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21036085                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4240                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        932056                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3673440                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102095                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        80716                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3383101                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       228674                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20281731                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132245                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28389244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94575973                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94575973                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17336048                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11053137                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3491                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1780                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           599808                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1886905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       976619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10411                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       382523                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19009246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15099744                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26598                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6541321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20212453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8400090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.797569                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926889                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2873902     34.21%     34.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1818260     21.65%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1226128     14.60%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808481      9.62%     80.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       729971      8.69%     88.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       413739      4.93%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       369724      4.40%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82218      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77667      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8400090                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         113996     78.10%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16051     11.00%     89.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15913     10.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12603425     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       200823      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1499868      9.93%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793922      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15099744                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.779348                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145960                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38772133                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25554191                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14671810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15245704                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21479                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       752071                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       258153                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        932056                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60496                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13010                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19012755                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1886905                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       976619                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1774                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248531                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14829817                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       269924                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2167274                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2106956                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767628                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747540                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14683025                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14671810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9630933                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27382036                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728920                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351725                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10102700                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12439194                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6573540                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3477                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215438                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7468033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.665659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174632                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2824201     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2129104     28.51%     66.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846309     11.33%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       424818      5.69%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393317      5.27%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180819      2.42%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194965      2.61%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100135      1.34%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374365      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7468033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10102700                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12439194                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1853292                       # Number of memory references committed
system.switch_cpus1.commit.loads              1134831                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1796092                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11206011                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256510                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374365                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26106233                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38958582                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  86021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10102700                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12439194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10102700                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839984                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839984                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190498                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190498                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66593677                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20344551                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19364241                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3464                       # number of misc regfile writes
system.l2.replacements                           1630                       # number of replacements
system.l2.tagsinuse                      32764.928830                       # Cycle average of tags in use
system.l2.total_refs                          1206868                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34395                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.088472                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2563.130702                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.850704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    549.645364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.201344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    236.576302                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18440.995678                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10898.528735                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.078221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.007220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.562775                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.332597                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999906                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         9259                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4026                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13288                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3997                       # number of Writeback hits
system.l2.Writeback_hits::total                  3997                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4078                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13388                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9307                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4078                       # number of overall hits
system.l2.overall_hits::total                   13388                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1090                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          456                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1632                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1090                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          456                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1632                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1090                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          456                       # number of overall misses
system.l2.overall_misses::total                  1632                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2074806                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     50005348                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1871981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     21819888                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        75772023                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2074806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     50005348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1871981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     21819888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         75772023                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2074806                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     50005348                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1871981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     21819888                       # number of overall miss cycles
system.l2.overall_miss_latency::total        75772023                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14920                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3997                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3997                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15020                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15020                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.105324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.101740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.109383                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.104838                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.100573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108655                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.104838                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.100573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108655                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46106.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45876.466055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45658.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47850.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46428.935662                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46106.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45876.466055                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45658.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47850.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46428.935662                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46106.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45876.466055                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45658.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47850.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46428.935662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  905                       # number of writebacks
system.l2.writebacks::total                       905                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1090                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1632                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1632                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1632                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1816079                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     43710838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1639087                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     19193141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     66359145                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1816079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     43710838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1639087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     19193141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     66359145                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1816079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     43710838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1639087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     19193141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     66359145                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.105324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.101740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.109383                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.104838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.100573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.104838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.100573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108655                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40357.311111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40101.686239                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39977.731707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42090.221491                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40661.240809                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40357.311111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40101.686239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39977.731707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 42090.221491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40661.240809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40357.311111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40101.686239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39977.731707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 42090.221491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40661.240809                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.292958                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001639039                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706369.742760                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.190356                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.102602                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860741                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926752                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1630345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1630345                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1630345                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1630345                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1630345                       # number of overall hits
system.cpu0.icache.overall_hits::total        1630345                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3246664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3246664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3246664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3246664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3246664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3246664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1630406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1630406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1630406                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1630406                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1630406                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1630406                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        53224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        53224                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        53224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        53224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        53224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        53224                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2493831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2493831                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2493831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2493831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2493831                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2493831                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54213.717391                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54213.717391                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54213.717391                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54213.717391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54213.717391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54213.717391                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10397                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374410                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10653                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16368.573172                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.223042                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.776958                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129692                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129692                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778476                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778476                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908168                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908168                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908168                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908168                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36307                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36476                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36476                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36476                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    977741503                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    977741503                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4501749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4501749                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    982243252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    982243252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    982243252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    982243252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165999                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944644                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944644                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944644                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944644                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031138                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000217                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018757                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018757                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018757                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018757                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26929.834550                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26929.834550                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26637.568047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26637.568047                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26928.480425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26928.480425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26928.480425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26928.480425                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2780                       # number of writebacks
system.cpu0.dcache.writebacks::total             2780                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25958                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25958                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26079                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26079                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26079                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26079                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10349                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10397                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10397                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10397                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    148980981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    148980981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       840027                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       840027                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    149821008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    149821008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    149821008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    149821008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005346                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14395.688569                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14395.688569                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17500.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17500.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14410.022891                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14410.022891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14410.022891                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14410.022891                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.060150                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004679209                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1989463.780198                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.060150                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062596                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802981                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1630646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1630646                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1630646                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1630646                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1630646                       # number of overall hits
system.cpu1.icache.overall_hits::total        1630646                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2827973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2827973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2827973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2827973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2827973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2827973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1630700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1630700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1630700                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1630700                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1630700                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1630700                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52369.870370                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52369.870370                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52369.870370                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52369.870370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52369.870370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52369.870370                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2253861                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2253861                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2253861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2253861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2253861                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2253861                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52415.372093                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52415.372093                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52415.372093                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52415.372093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52415.372093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52415.372093                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4534                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153820587                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4790                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32112.857411                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.018868                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.981132                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882886                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117114                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1095911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1095911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       714817                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        714817                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1733                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1733                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1732                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1810728                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810728                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1810728                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810728                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11255                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11255                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11420                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11420                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    327184925                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    327184925                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5538112                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5538112                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    332723037                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    332723037                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    332723037                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    332723037                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1107166                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1107166                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       714982                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       714982                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1822148                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1822148                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1822148                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1822148                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010166                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006267                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29070.184363                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29070.184363                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33564.315152                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33564.315152                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29135.117075                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29135.117075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29135.117075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29135.117075                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1217                       # number of writebacks
system.cpu1.dcache.writebacks::total             1217                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6773                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6773                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6886                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6886                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4482                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4482                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4534                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4534                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     57644672                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     57644672                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1225883                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1225883                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58870555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58870555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58870555                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58870555                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002488                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002488                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002488                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002488                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12861.372602                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12861.372602                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23574.673077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23574.673077                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12984.242391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12984.242391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12984.242391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12984.242391                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
