library ieee;
use ieee.std_logic_1164.all;

entity full_adder is
port( 
	x, y, cin: in std_logic;
	sum, cout: out std_logic);
end full_adder;

architecture my_add of full_adder is
	begin
		sum <= x xor y xor cin;
		cout <= (((x xor y) and cin) or (x and y));
end my_add;