# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Add_4.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Extend.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/DataMem.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Mux_TwoToOne.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/ALU32.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Mux_TwotoOne_sa.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Mux_TwoToOne5.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Regfile.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/InsMem.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/Add.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/my_PC.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sources_1/new/CPU.v"
verilog xil_defaultlib  "../../../SCUP.srcs/sim_1/new/TEST.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
