{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs.v@49:59@HdlIdDef", "    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next;\n\nassign input_axis_tready = 1;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_64.v@49:59", "     */\n    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\n"], ["verilog-ethernet/rtl/axis_eth_fcs.v@48:58", "     */\n    output wire [31:0] output_fcs,\n    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs.v@50:60", "    output wire        output_fcs_valid\n);\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next;\n\nassign input_axis_tready = 1;\nassign output_fcs = fcs_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs.v@52:62", "\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] fcs_reg = 0;\nreg fcs_valid_reg = 0;\n\nwire [31:0] crc_next;\n\nassign input_axis_tready = 1;\nassign output_fcs = fcs_reg;\nassign output_fcs_valid = fcs_valid_reg;\n\n"]], "Diff Content": {"Delete": [[54, "reg [31:0] fcs_reg = 0;\n"]], "Add": []}}