
################################################################
# This is a generated script based on design: design_1
#
# Though there are limitations about the generated script,
# the main purpose of this utility is to make learning
# IP Integrator Tcl commands easier.
################################################################

namespace eval _tcl {
proc get_script_folder {} {
   set script_path [file normalize [info script]]
   set script_folder [file dirname $script_path]
   return $script_folder
}
}
variable script_folder
set script_folder [_tcl::get_script_folder]

################################################################
# Check if script is running in correct Vivado version.
################################################################
set scripts_vivado_version 2018.3
set current_vivado_version [version -short]

if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
   puts ""
   catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

   return 1
}

################################################################
# START
################################################################

# To test this script, run the following commands from Vivado Tcl console:
# source design_1_script.tcl


# The design that will be created by this Tcl script contains the following 
# module references:
# TO_FMC, Unbundle_AXI_Bus, Verilog_Controller

# Please add the sources of those modules before sourcing this Tcl script.

# If there is no project opened, this script will create a
# project, but make sure you do not have an existing project
# <./myproj/project_1.xpr> in the current working folder.

set list_projs [get_projects -quiet]
if { $list_projs eq "" } {
   create_project project_1 myproj -part xc7z020clg484-1
   set_property BOARD_PART em.avnet.com:zed:part0:1.4 [current_project]
}


# CHANGE DESIGN NAME HERE
variable design_name
set design_name design_1

# If you do not already have an existing IP Integrator design open,
# you can create a design using the following command:
#    create_bd_design $design_name

# Creating design if needed
set errMsg ""
set nRet 0

set cur_design [current_bd_design -quiet]
set list_cells [get_bd_cells -quiet]

if { ${design_name} eq "" } {
   # USE CASES:
   #    1) Design_name not set

   set errMsg "Please set the variable <design_name> to a non-empty value."
   set nRet 1

} elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
   # USE CASES:
   #    2): Current design opened AND is empty AND names same.
   #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
   #    4): Current design opened AND is empty AND names diff; design_name exists in project.

   if { $cur_design ne $design_name } {
      common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
      set design_name [get_property NAME $cur_design]
   }
   common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."

} elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
   # USE CASES:
   #    5) Current design opened AND has components AND same names.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 1
} elseif { [get_files -quiet ${design_name}.bd] ne "" } {
   # USE CASES: 
   #    6) Current opened design, has components, but diff names, design_name exists in project.
   #    7) No opened design, design_name exists in project.

   set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
   set nRet 2

} else {
   # USE CASES:
   #    8) No opened design, design_name not in project.
   #    9) Current opened design, has components, but diff names, design_name not in project.

   common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

   create_bd_design $design_name

   common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
   current_bd_design $design_name

}

common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."

if { $nRet != 0 } {
   catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
   return $nRet
}

##################################################################
# DESIGN PROCs
##################################################################



# Procedure to create entire design; Provide argument to make
# procedure reusable. If parentCell is "", will use root.
proc create_root_design { parentCell } {

  variable script_folder
  variable design_name

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  # Create ports
  set FMC_B16 [ create_bd_port -dir O FMC_B16 ]
  set FMC_B17 [ create_bd_port -dir O FMC_B17 ]
  set FMC_B19 [ create_bd_port -dir O FMC_B19 ]
  set FMC_B20 [ create_bd_port -dir O FMC_B20 ]
  set FMC_B21 [ create_bd_port -dir O FMC_B21 ]
  set FMC_B22 [ create_bd_port -dir O FMC_B22 ]
  set FMC_C17 [ create_bd_port -dir I FMC_C17 ]
  set FMC_C18 [ create_bd_port -dir I FMC_C18 ]
  set FMC_C20 [ create_bd_port -dir O FMC_C20 ]
  set FMC_C22 [ create_bd_port -dir O FMC_C22 ]
  set FMC_D15 [ create_bd_port -dir O FMC_D15 ]
  set FMC_D20 [ create_bd_port -dir O FMC_D20 ]
  set FMC_D21 [ create_bd_port -dir O FMC_D21 ]
  set FMC_D22 [ create_bd_port -dir O FMC_D22 ]
  set FMC_E15 [ create_bd_port -dir O FMC_E15 ]
  set FMC_E18 [ create_bd_port -dir O FMC_E18 ]
  set FMC_E21 [ create_bd_port -dir O FMC_E21 ]
  set FMC_F18 [ create_bd_port -dir O FMC_F18 ]
  set FMC_F19 [ create_bd_port -dir O FMC_F19 ]
  set FMC_G19 [ create_bd_port -dir O FMC_G19 ]
  set FMC_G20 [ create_bd_port -dir O FMC_G20 ]
  set FMC_G21 [ create_bd_port -dir O FMC_G21 ]
  set FMC_J18 [ create_bd_port -dir O FMC_J18 ]
  set FMC_J21 [ create_bd_port -dir O FMC_J21 ]
  set FMC_J22 [ create_bd_port -dir O FMC_J22 ]
  set FMC_K18 [ create_bd_port -dir O FMC_K18 ]
  set FMC_K19 [ create_bd_port -dir O FMC_K19 ]
  set FMC_K20 [ create_bd_port -dir O FMC_K20 ]
  set FMC_L17 [ create_bd_port -dir O FMC_L17 ]
  set FMC_L21 [ create_bd_port -dir O FMC_L21 ]
  set FMC_L22 [ create_bd_port -dir O FMC_L22 ]
  set FMC_M17 [ create_bd_port -dir O FMC_M17 ]
  set FMC_M19 [ create_bd_port -dir O FMC_M19 ]
  set FMC_M20 [ create_bd_port -dir O FMC_M20 ]
  set FMC_N19 [ create_bd_port -dir O FMC_N19 ]
  set FMC_N20 [ create_bd_port -dir O FMC_N20 ]
  set FMC_N22 [ create_bd_port -dir O FMC_N22 ]
  set FMC_P22 [ create_bd_port -dir O FMC_P22 ]
  set FMC_R19 [ create_bd_port -dir O FMC_R19 ]
  set FMC_R20 [ create_bd_port -dir O FMC_R20 ]
  set FMC_R21 [ create_bd_port -dir O FMC_R21 ]
  set FMC_T19 [ create_bd_port -dir O FMC_T19 ]

  # Create instance: DIG_AXI_OUT_BUS, and set properties
  set DIG_AXI_OUT_BUS [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 DIG_AXI_OUT_BUS ]
  set_property -dict [ list \
   CONFIG.C_ALL_INPUTS {1} \
   CONFIG.C_ALL_OUTPUTS {0} \
   CONFIG.C_GPIO_WIDTH {6} \
   CONFIG.C_INTERRUPT_PRESENT {0} \
   CONFIG.C_IS_DUAL {0} \
 ] $DIG_AXI_OUT_BUS

  # Create instance: DIG_DEBUG_AXI_OUT_BUS_0, and set properties
  set DIG_DEBUG_AXI_OUT_BUS_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 DIG_DEBUG_AXI_OUT_BUS_0 ]
  set_property -dict [ list \
   CONFIG.C_ALL_INPUTS {1} \
   CONFIG.C_ALL_OUTPUTS {0} \
   CONFIG.C_INTERRUPT_PRESENT {0} \
   CONFIG.C_IS_DUAL {0} \
 ] $DIG_DEBUG_AXI_OUT_BUS_0

  # Create instance: DIG_DEBUG_AXI_OUT_BUS_1, and set properties
  set DIG_DEBUG_AXI_OUT_BUS_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 DIG_DEBUG_AXI_OUT_BUS_1 ]
  set_property -dict [ list \
   CONFIG.C_ALL_INPUTS {1} \
   CONFIG.C_ALL_OUTPUTS {0} \
   CONFIG.C_GPIO_WIDTH {2} \
   CONFIG.C_INTERRUPT_PRESENT {0} \
   CONFIG.C_IS_DUAL {0} \
 ] $DIG_DEBUG_AXI_OUT_BUS_1

  # Create instance: SCAN_MODE_SETTINGS_AXI_BUS, and set properties
  set SCAN_MODE_SETTINGS_AXI_BUS [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 SCAN_MODE_SETTINGS_AXI_BUS ]
  set_property -dict [ list \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_INTERRUPT_PRESENT {0} \
 ] $SCAN_MODE_SETTINGS_AXI_BUS

  # Create instance: TO_FMC_0, and set properties
  set block_name TO_FMC
  set block_cell_name TO_FMC_0
  if { [catch {set TO_FMC_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $TO_FMC_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Unbundle_AXI_Bus_0, and set properties
  set block_name Unbundle_AXI_Bus
  set block_cell_name Unbundle_AXI_Bus_0
  if { [catch {set Unbundle_AXI_Bus_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Unbundle_AXI_Bus_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: Verilog_Controller_0, and set properties
  set block_name Verilog_Controller
  set block_cell_name Verilog_Controller_0
  if { [catch {set Verilog_Controller_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_msg_id "BD_TCL-105" "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $Verilog_Controller_0 eq "" } {
     catch {common::send_msg_id "BD_TCL-106" "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: axi_dma_0, and set properties
  set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
  set_property -dict [ list \
   CONFIG.c_include_sg {0} \
   CONFIG.c_sg_include_stscntrl_strm {0} \
 ] $axi_dma_0

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [ list \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_INTERRUPT_PRESENT {0} \
 ] $axi_gpio_0

  # Create instance: axi_gpio_1, and set properties
  set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
  set_property -dict [ list \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_GPIO_WIDTH {2} \
 ] $axi_gpio_1

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {7} \
 ] $axi_interconnect_0

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
   CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
   CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
   CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
   CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
   CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \
   CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \
   CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_CLK0_FREQ {100000000} \
   CONFIG.PCW_CLK1_FREQ {10000000} \
   CONFIG.PCW_CLK2_FREQ {10000000} \
   CONFIG.PCW_CLK3_FREQ {10000000} \
   CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
   CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
   CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
   CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
   CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
   CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
   CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
   CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET0_RESET_ENABLE {0} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET1_RESET_ENABLE {0} \
   CONFIG.PCW_ENET_RESET_ENABLE {1} \
   CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_EN_EMIO_ENET0 {0} \
   CONFIG.PCW_EN_EMIO_TTC0 {1} \
   CONFIG.PCW_EN_ENET0 {1} \
   CONFIG.PCW_EN_GPIO {1} \
   CONFIG.PCW_EN_QSPI {1} \
   CONFIG.PCW_EN_SDIO0 {1} \
   CONFIG.PCW_EN_TTC0 {1} \
   CONFIG.PCW_EN_UART1 {1} \
   CONFIG.PCW_EN_USB0 {1} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \
   CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
   CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
   CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
   CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
   CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_I2C0_RESET_ENABLE {0} \
   CONFIG.PCW_I2C1_RESET_ENABLE {0} \
   CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
   CONFIG.PCW_I2C_RESET_ENABLE {1} \
   CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
   CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
   CONFIG.PCW_MIO_0_DIRECTION {inout} \
   CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_0_PULLUP {disabled} \
   CONFIG.PCW_MIO_0_SLEW {slow} \
   CONFIG.PCW_MIO_10_DIRECTION {inout} \
   CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_10_PULLUP {disabled} \
   CONFIG.PCW_MIO_10_SLEW {slow} \
   CONFIG.PCW_MIO_11_DIRECTION {inout} \
   CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_11_PULLUP {disabled} \
   CONFIG.PCW_MIO_11_SLEW {slow} \
   CONFIG.PCW_MIO_12_DIRECTION {inout} \
   CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_12_PULLUP {disabled} \
   CONFIG.PCW_MIO_12_SLEW {slow} \
   CONFIG.PCW_MIO_13_DIRECTION {inout} \
   CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_13_PULLUP {disabled} \
   CONFIG.PCW_MIO_13_SLEW {slow} \
   CONFIG.PCW_MIO_14_DIRECTION {inout} \
   CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_14_PULLUP {disabled} \
   CONFIG.PCW_MIO_14_SLEW {slow} \
   CONFIG.PCW_MIO_15_DIRECTION {inout} \
   CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_15_PULLUP {disabled} \
   CONFIG.PCW_MIO_15_SLEW {slow} \
   CONFIG.PCW_MIO_16_DIRECTION {out} \
   CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_16_PULLUP {disabled} \
   CONFIG.PCW_MIO_16_SLEW {fast} \
   CONFIG.PCW_MIO_17_DIRECTION {out} \
   CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_17_PULLUP {disabled} \
   CONFIG.PCW_MIO_17_SLEW {fast} \
   CONFIG.PCW_MIO_18_DIRECTION {out} \
   CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_18_PULLUP {disabled} \
   CONFIG.PCW_MIO_18_SLEW {fast} \
   CONFIG.PCW_MIO_19_DIRECTION {out} \
   CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_19_PULLUP {disabled} \
   CONFIG.PCW_MIO_19_SLEW {fast} \
   CONFIG.PCW_MIO_1_DIRECTION {out} \
   CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_1_PULLUP {disabled} \
   CONFIG.PCW_MIO_1_SLEW {fast} \
   CONFIG.PCW_MIO_20_DIRECTION {out} \
   CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_20_PULLUP {disabled} \
   CONFIG.PCW_MIO_20_SLEW {fast} \
   CONFIG.PCW_MIO_21_DIRECTION {out} \
   CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_21_PULLUP {disabled} \
   CONFIG.PCW_MIO_21_SLEW {fast} \
   CONFIG.PCW_MIO_22_DIRECTION {in} \
   CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_22_PULLUP {disabled} \
   CONFIG.PCW_MIO_22_SLEW {fast} \
   CONFIG.PCW_MIO_23_DIRECTION {in} \
   CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_23_PULLUP {disabled} \
   CONFIG.PCW_MIO_23_SLEW {fast} \
   CONFIG.PCW_MIO_24_DIRECTION {in} \
   CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_24_PULLUP {disabled} \
   CONFIG.PCW_MIO_24_SLEW {fast} \
   CONFIG.PCW_MIO_25_DIRECTION {in} \
   CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_25_PULLUP {disabled} \
   CONFIG.PCW_MIO_25_SLEW {fast} \
   CONFIG.PCW_MIO_26_DIRECTION {in} \
   CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_26_PULLUP {disabled} \
   CONFIG.PCW_MIO_26_SLEW {fast} \
   CONFIG.PCW_MIO_27_DIRECTION {in} \
   CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_27_PULLUP {disabled} \
   CONFIG.PCW_MIO_27_SLEW {fast} \
   CONFIG.PCW_MIO_28_DIRECTION {inout} \
   CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_28_PULLUP {disabled} \
   CONFIG.PCW_MIO_28_SLEW {fast} \
   CONFIG.PCW_MIO_29_DIRECTION {in} \
   CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_29_PULLUP {disabled} \
   CONFIG.PCW_MIO_29_SLEW {fast} \
   CONFIG.PCW_MIO_2_DIRECTION {inout} \
   CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_2_PULLUP {disabled} \
   CONFIG.PCW_MIO_2_SLEW {fast} \
   CONFIG.PCW_MIO_30_DIRECTION {out} \
   CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_30_PULLUP {disabled} \
   CONFIG.PCW_MIO_30_SLEW {fast} \
   CONFIG.PCW_MIO_31_DIRECTION {in} \
   CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_31_PULLUP {disabled} \
   CONFIG.PCW_MIO_31_SLEW {fast} \
   CONFIG.PCW_MIO_32_DIRECTION {inout} \
   CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_32_PULLUP {disabled} \
   CONFIG.PCW_MIO_32_SLEW {fast} \
   CONFIG.PCW_MIO_33_DIRECTION {inout} \
   CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_33_PULLUP {disabled} \
   CONFIG.PCW_MIO_33_SLEW {fast} \
   CONFIG.PCW_MIO_34_DIRECTION {inout} \
   CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_34_PULLUP {disabled} \
   CONFIG.PCW_MIO_34_SLEW {fast} \
   CONFIG.PCW_MIO_35_DIRECTION {inout} \
   CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_35_PULLUP {disabled} \
   CONFIG.PCW_MIO_35_SLEW {fast} \
   CONFIG.PCW_MIO_36_DIRECTION {in} \
   CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_36_PULLUP {disabled} \
   CONFIG.PCW_MIO_36_SLEW {fast} \
   CONFIG.PCW_MIO_37_DIRECTION {inout} \
   CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_37_PULLUP {disabled} \
   CONFIG.PCW_MIO_37_SLEW {fast} \
   CONFIG.PCW_MIO_38_DIRECTION {inout} \
   CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_38_PULLUP {disabled} \
   CONFIG.PCW_MIO_38_SLEW {fast} \
   CONFIG.PCW_MIO_39_DIRECTION {inout} \
   CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_39_PULLUP {disabled} \
   CONFIG.PCW_MIO_39_SLEW {fast} \
   CONFIG.PCW_MIO_3_DIRECTION {inout} \
   CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_3_PULLUP {disabled} \
   CONFIG.PCW_MIO_3_SLEW {fast} \
   CONFIG.PCW_MIO_40_DIRECTION {inout} \
   CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_40_PULLUP {disabled} \
   CONFIG.PCW_MIO_40_SLEW {fast} \
   CONFIG.PCW_MIO_41_DIRECTION {inout} \
   CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_41_PULLUP {disabled} \
   CONFIG.PCW_MIO_41_SLEW {fast} \
   CONFIG.PCW_MIO_42_DIRECTION {inout} \
   CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_42_PULLUP {disabled} \
   CONFIG.PCW_MIO_42_SLEW {fast} \
   CONFIG.PCW_MIO_43_DIRECTION {inout} \
   CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_43_PULLUP {disabled} \
   CONFIG.PCW_MIO_43_SLEW {fast} \
   CONFIG.PCW_MIO_44_DIRECTION {inout} \
   CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_44_PULLUP {disabled} \
   CONFIG.PCW_MIO_44_SLEW {fast} \
   CONFIG.PCW_MIO_45_DIRECTION {inout} \
   CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_45_PULLUP {disabled} \
   CONFIG.PCW_MIO_45_SLEW {fast} \
   CONFIG.PCW_MIO_46_DIRECTION {in} \
   CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_46_PULLUP {disabled} \
   CONFIG.PCW_MIO_46_SLEW {slow} \
   CONFIG.PCW_MIO_47_DIRECTION {in} \
   CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_47_PULLUP {disabled} \
   CONFIG.PCW_MIO_47_SLEW {slow} \
   CONFIG.PCW_MIO_48_DIRECTION {out} \
   CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_48_PULLUP {disabled} \
   CONFIG.PCW_MIO_48_SLEW {slow} \
   CONFIG.PCW_MIO_49_DIRECTION {in} \
   CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_49_PULLUP {disabled} \
   CONFIG.PCW_MIO_49_SLEW {slow} \
   CONFIG.PCW_MIO_4_DIRECTION {inout} \
   CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_4_PULLUP {disabled} \
   CONFIG.PCW_MIO_4_SLEW {fast} \
   CONFIG.PCW_MIO_50_DIRECTION {inout} \
   CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_50_PULLUP {disabled} \
   CONFIG.PCW_MIO_50_SLEW {slow} \
   CONFIG.PCW_MIO_51_DIRECTION {inout} \
   CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_51_PULLUP {disabled} \
   CONFIG.PCW_MIO_51_SLEW {slow} \
   CONFIG.PCW_MIO_52_DIRECTION {out} \
   CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_52_PULLUP {disabled} \
   CONFIG.PCW_MIO_52_SLEW {slow} \
   CONFIG.PCW_MIO_53_DIRECTION {inout} \
   CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_53_PULLUP {disabled} \
   CONFIG.PCW_MIO_53_SLEW {slow} \
   CONFIG.PCW_MIO_5_DIRECTION {inout} \
   CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_5_PULLUP {disabled} \
   CONFIG.PCW_MIO_5_SLEW {fast} \
   CONFIG.PCW_MIO_6_DIRECTION {out} \
   CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_6_PULLUP {disabled} \
   CONFIG.PCW_MIO_6_SLEW {fast} \
   CONFIG.PCW_MIO_7_DIRECTION {out} \
   CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_7_PULLUP {disabled} \
   CONFIG.PCW_MIO_7_SLEW {slow} \
   CONFIG.PCW_MIO_8_DIRECTION {out} \
   CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_8_PULLUP {disabled} \
   CONFIG.PCW_MIO_8_SLEW {fast} \
   CONFIG.PCW_MIO_9_DIRECTION {inout} \
   CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_9_PULLUP {disabled} \
   CONFIG.PCW_MIO_9_SLEW {slow} \
   CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} \
   CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio} \
   CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
   CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
   CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
   CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
   CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
   CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
   CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
   CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
   CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
   CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \
   CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
   CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
   CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
   CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
   CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
   CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
   CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {20} \
   CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
   CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
   CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
   CONFIG.PCW_UIPARAM_DDR_BL {8} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \
   CONFIG.PCW_UIPARAM_DDR_CL {7} \
   CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
   CONFIG.PCW_UIPARAM_DDR_CWL {6} \
   CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.001} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.001} \
   CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
   CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \
   CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
   CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \
   CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \
   CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
   CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
   CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
   CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
   CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
   CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NONE} \
   CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB0_RESET_ENABLE {0} \
   CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
   CONFIG.PCW_USB1_RESET_ENABLE {0} \
   CONFIG.PCW_USB_RESET_ENABLE {1} \
   CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_USE_S_AXI_HP0 {1} \
   CONFIG.preset {ZedBoard} \
 ] $processing_system7_0

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {2} \
   CONFIG.IN1_WIDTH {4} \
 ] $xlconcat_0

  # Create interface connections
  connect_bd_intf_net -intf_net Verilog_Controller_0_out [get_bd_intf_pins Verilog_Controller_0/out] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins Verilog_Controller_0/in] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins DIG_DEBUG_AXI_OUT_BUS_0/S_AXI] [get_bd_intf_pins axi_interconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M04_AXI [get_bd_intf_pins DIG_DEBUG_AXI_OUT_BUS_1/S_AXI] [get_bd_intf_pins axi_interconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M05_AXI [get_bd_intf_pins SCAN_MODE_SETTINGS_AXI_BUS/S_AXI] [get_bd_intf_pins axi_interconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M06_AXI [get_bd_intf_pins DIG_AXI_OUT_BUS/S_AXI] [get_bd_intf_pins axi_interconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins processing_system7_0/S_AXI_HP0] [get_bd_intf_pins smartconnect_0/M00_AXI]

  # Create port connections
  connect_bd_net -net FMC_C17_1 [get_bd_ports FMC_C17] [get_bd_pins TO_FMC_0/FMC_C17]
  connect_bd_net -net FMC_C18_1 [get_bd_ports FMC_C18] [get_bd_pins TO_FMC_0/FMC_C18]
  connect_bd_net -net TO_FMC_0_DIG_AXI_OUT_0 [get_bd_pins TO_FMC_0/DIG_AXI_OUT_0] [get_bd_pins Verilog_Controller_0/dig_out] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net TO_FMC_0_DIG_DEBUG_AXI_OUT_0 [get_bd_pins DIG_DEBUG_AXI_OUT_BUS_0/gpio_io_i] [get_bd_pins TO_FMC_0/DIG_DEBUG_AXI_OUT_0]
  connect_bd_net -net TO_FMC_0_DIG_DEBUG_AXI_OUT_1 [get_bd_pins DIG_DEBUG_AXI_OUT_BUS_1/gpio_io_i] [get_bd_pins TO_FMC_0/DIG_DEBUG_AXI_OUT_1]
  connect_bd_net -net TO_FMC_0_FMC_B16 [get_bd_ports FMC_B16] [get_bd_pins TO_FMC_0/FMC_B16]
  connect_bd_net -net TO_FMC_0_FMC_B17 [get_bd_ports FMC_B17] [get_bd_pins TO_FMC_0/FMC_B17]
  connect_bd_net -net TO_FMC_0_FMC_B19 [get_bd_ports FMC_B19] [get_bd_pins TO_FMC_0/FMC_B19]
  connect_bd_net -net TO_FMC_0_FMC_B20 [get_bd_ports FMC_B20] [get_bd_pins TO_FMC_0/FMC_B20]
  connect_bd_net -net TO_FMC_0_FMC_B21 [get_bd_ports FMC_B21] [get_bd_pins TO_FMC_0/FMC_B21]
  connect_bd_net -net TO_FMC_0_FMC_B22 [get_bd_ports FMC_B22] [get_bd_pins TO_FMC_0/FMC_B22]
  connect_bd_net -net TO_FMC_0_FMC_C20 [get_bd_ports FMC_C20] [get_bd_pins TO_FMC_0/FMC_C20]
  connect_bd_net -net TO_FMC_0_FMC_C22 [get_bd_ports FMC_C22] [get_bd_pins TO_FMC_0/FMC_C22]
  connect_bd_net -net TO_FMC_0_FMC_D15 [get_bd_ports FMC_D15] [get_bd_pins TO_FMC_0/FMC_D15]
  connect_bd_net -net TO_FMC_0_FMC_D20 [get_bd_ports FMC_D20] [get_bd_pins TO_FMC_0/FMC_D20]
  connect_bd_net -net TO_FMC_0_FMC_D21 [get_bd_ports FMC_D21] [get_bd_pins TO_FMC_0/FMC_D21]
  connect_bd_net -net TO_FMC_0_FMC_D22 [get_bd_ports FMC_D22] [get_bd_pins TO_FMC_0/FMC_D22]
  connect_bd_net -net TO_FMC_0_FMC_E15 [get_bd_ports FMC_E15] [get_bd_pins TO_FMC_0/FMC_E15]
  connect_bd_net -net TO_FMC_0_FMC_E18 [get_bd_ports FMC_E18] [get_bd_pins TO_FMC_0/FMC_E18]
  connect_bd_net -net TO_FMC_0_FMC_E21 [get_bd_ports FMC_E21] [get_bd_pins TO_FMC_0/FMC_E21]
  connect_bd_net -net TO_FMC_0_FMC_F18 [get_bd_ports FMC_F18] [get_bd_pins TO_FMC_0/FMC_F18]
  connect_bd_net -net TO_FMC_0_FMC_F19 [get_bd_ports FMC_F19] [get_bd_pins TO_FMC_0/FMC_F19]
  connect_bd_net -net TO_FMC_0_FMC_G19 [get_bd_ports FMC_G19] [get_bd_pins TO_FMC_0/FMC_G19]
  connect_bd_net -net TO_FMC_0_FMC_G20 [get_bd_ports FMC_G20] [get_bd_pins TO_FMC_0/FMC_G20]
  connect_bd_net -net TO_FMC_0_FMC_G21 [get_bd_ports FMC_G21] [get_bd_pins TO_FMC_0/FMC_G21]
  connect_bd_net -net TO_FMC_0_FMC_J18 [get_bd_ports FMC_J18] [get_bd_pins TO_FMC_0/FMC_J18]
  connect_bd_net -net TO_FMC_0_FMC_J21 [get_bd_ports FMC_J21] [get_bd_pins TO_FMC_0/FMC_J21]
  connect_bd_net -net TO_FMC_0_FMC_J22 [get_bd_ports FMC_J22] [get_bd_pins TO_FMC_0/FMC_J22]
  connect_bd_net -net TO_FMC_0_FMC_K18 [get_bd_ports FMC_K18] [get_bd_pins TO_FMC_0/FMC_K18]
  connect_bd_net -net TO_FMC_0_FMC_K19 [get_bd_ports FMC_K19] [get_bd_pins TO_FMC_0/FMC_K19]
  connect_bd_net -net TO_FMC_0_FMC_K20 [get_bd_ports FMC_K20] [get_bd_pins TO_FMC_0/FMC_K20]
  connect_bd_net -net TO_FMC_0_FMC_L17 [get_bd_ports FMC_L17] [get_bd_pins TO_FMC_0/FMC_L17]
  connect_bd_net -net TO_FMC_0_FMC_L21 [get_bd_ports FMC_L21] [get_bd_pins TO_FMC_0/FMC_L21]
  connect_bd_net -net TO_FMC_0_FMC_L22 [get_bd_ports FMC_L22] [get_bd_pins TO_FMC_0/FMC_L22]
  connect_bd_net -net TO_FMC_0_FMC_M17 [get_bd_ports FMC_M17] [get_bd_pins TO_FMC_0/FMC_M17]
  connect_bd_net -net TO_FMC_0_FMC_M19 [get_bd_ports FMC_M19] [get_bd_pins TO_FMC_0/FMC_M19]
  connect_bd_net -net TO_FMC_0_FMC_M20 [get_bd_ports FMC_M20] [get_bd_pins TO_FMC_0/FMC_M20]
  connect_bd_net -net TO_FMC_0_FMC_N19 [get_bd_ports FMC_N19] [get_bd_pins TO_FMC_0/FMC_N19]
  connect_bd_net -net TO_FMC_0_FMC_N20 [get_bd_ports FMC_N20] [get_bd_pins TO_FMC_0/FMC_N20]
  connect_bd_net -net TO_FMC_0_FMC_N22 [get_bd_ports FMC_N22] [get_bd_pins TO_FMC_0/FMC_N22]
  connect_bd_net -net TO_FMC_0_FMC_P22 [get_bd_ports FMC_P22] [get_bd_pins TO_FMC_0/FMC_P22]
  connect_bd_net -net TO_FMC_0_FMC_R19 [get_bd_ports FMC_R19] [get_bd_pins TO_FMC_0/FMC_R19]
  connect_bd_net -net TO_FMC_0_FMC_R20 [get_bd_ports FMC_R20] [get_bd_pins TO_FMC_0/FMC_R20]
  connect_bd_net -net TO_FMC_0_FMC_R21 [get_bd_ports FMC_R21] [get_bd_pins TO_FMC_0/FMC_R21]
  connect_bd_net -net TO_FMC_0_FMC_T19 [get_bd_ports FMC_T19] [get_bd_pins TO_FMC_0/FMC_T19]
  connect_bd_net -net Unbundle_AXI_Bus_0_BANK_EN_C [get_bd_pins Unbundle_AXI_Bus_0/BANK_EN_C] [get_bd_pins Verilog_Controller_0/BANK_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_BANK_SEL_C [get_bd_pins Unbundle_AXI_Bus_0/BANK_SEL_C] [get_bd_pins Verilog_Controller_0/BANK_SEL_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_BL_PCHG_C [get_bd_pins Unbundle_AXI_Bus_0/BL_PCHG_C] [get_bd_pins Verilog_Controller_0/BL_PCHG_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CALIB_EN_C [get_bd_pins Unbundle_AXI_Bus_0/CALIB_EN_C] [get_bd_pins Verilog_Controller_0/CALIB_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CHG_EN_C [get_bd_pins Unbundle_AXI_Bus_0/CHG_EN_C] [get_bd_pins Verilog_Controller_0/CHG_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CLK_A_C [get_bd_pins Unbundle_AXI_Bus_0/CLK_A_C] [get_bd_pins Verilog_Controller_0/CLK_A_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CLK_B_C [get_bd_pins Unbundle_AXI_Bus_0/CLK_B_C] [get_bd_pins Verilog_Controller_0/CLK_B_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CLK_SA_C [get_bd_pins Unbundle_AXI_Bus_0/CLK_SA_C] [get_bd_pins Verilog_Controller_0/CLK_SA_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CS_C [get_bd_pins Unbundle_AXI_Bus_0/CS_C] [get_bd_pins Verilog_Controller_0/CS_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CTRL_EN_C [get_bd_pins Unbundle_AXI_Bus_0/CTRL_EN_C] [get_bd_pins Verilog_Controller_0/CTRL_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CTRL_VBN_C [get_bd_pins Unbundle_AXI_Bus_0/CTRL_VBN_C] [get_bd_pins Verilog_Controller_0/CTRL_VBN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CTRL_VBP_C [get_bd_pins Unbundle_AXI_Bus_0/CTRL_VBP_C] [get_bd_pins Verilog_Controller_0/CTRL_VBP_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_CTRL_VB_C [get_bd_pins Unbundle_AXI_Bus_0/CTRL_VB_C] [get_bd_pins Verilog_Controller_0/CTRL_VB_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_DFF_RST_C [get_bd_pins Unbundle_AXI_Bus_0/DFF_RST_C] [get_bd_pins Verilog_Controller_0/DFF_RST_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_IN_EN_C [get_bd_pins Unbundle_AXI_Bus_0/IN_EN_C] [get_bd_pins Verilog_Controller_0/IN_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_InputEN_DAC_C [get_bd_pins Unbundle_AXI_Bus_0/InputEN_DAC_C] [get_bd_pins Verilog_Controller_0/InputEN_DAC_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_RST_CAP_B_C [get_bd_pins Unbundle_AXI_Bus_0/RST_CAP_B_C] [get_bd_pins Verilog_Controller_0/RST_CAP_B_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_SA_EN_C [get_bd_pins Unbundle_AXI_Bus_0/SA_EN_C] [get_bd_pins Verilog_Controller_0/SA_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_SCN_IN_C [get_bd_pins Unbundle_AXI_Bus_0/SCN_IN_C] [get_bd_pins Verilog_Controller_0/SCN_IN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_SCN_SEL_C [get_bd_pins Unbundle_AXI_Bus_0/SCN_SEL_C] [get_bd_pins Verilog_Controller_0/SCN_SEL_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_TDC_COMPUTE_C [get_bd_pins Unbundle_AXI_Bus_0/TDC_COMPUTE_C] [get_bd_pins Verilog_Controller_0/TDC_COMPUTE_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_TDC_EN_C [get_bd_pins Unbundle_AXI_Bus_0/TDC_EN_C] [get_bd_pins Verilog_Controller_0/TDC_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_TDC_RST_C [get_bd_pins Unbundle_AXI_Bus_0/TDC_RST_C] [get_bd_pins Verilog_Controller_0/TDC_RST_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_VDAC_CTRL_C [get_bd_pins Unbundle_AXI_Bus_0/VDAC_CTRL_C] [get_bd_pins Verilog_Controller_0/VDAC_CTRL_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_VTC_EN_C [get_bd_pins Unbundle_AXI_Bus_0/VTC_EN_C] [get_bd_pins Verilog_Controller_0/VTC_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_WL_EN_C [get_bd_pins Unbundle_AXI_Bus_0/WL_EN_C] [get_bd_pins Verilog_Controller_0/WL_EN_C]
  connect_bd_net -net Unbundle_AXI_Bus_0_WRITE_EN_C [get_bd_pins Unbundle_AXI_Bus_0/WRITE_EN_C] [get_bd_pins Verilog_Controller_0/WRITE_EN_C]
  connect_bd_net -net Verilog_Controller_0_BANK_EN [get_bd_pins TO_FMC_0/BANK_EN] [get_bd_pins Verilog_Controller_0/BANK_EN]
  connect_bd_net -net Verilog_Controller_0_BANK_SEL [get_bd_pins TO_FMC_0/BANK_SEL] [get_bd_pins Verilog_Controller_0/BANK_SEL]
  connect_bd_net -net Verilog_Controller_0_BL_PCHG [get_bd_pins TO_FMC_0/BL_PCHG] [get_bd_pins Verilog_Controller_0/BL_PCHG]
  connect_bd_net -net Verilog_Controller_0_CALIB_EN [get_bd_pins TO_FMC_0/CALIB_EN] [get_bd_pins Verilog_Controller_0/CALIB_EN]
  connect_bd_net -net Verilog_Controller_0_CHG_EN [get_bd_pins TO_FMC_0/CHG_EN] [get_bd_pins Verilog_Controller_0/CHG_EN]
  connect_bd_net -net Verilog_Controller_0_CLK_A [get_bd_pins TO_FMC_0/CLK_A] [get_bd_pins Verilog_Controller_0/CLK_A]
  connect_bd_net -net Verilog_Controller_0_CLK_B [get_bd_pins TO_FMC_0/CLK_B] [get_bd_pins Verilog_Controller_0/CLK_B]
  connect_bd_net -net Verilog_Controller_0_CLK_SA [get_bd_pins TO_FMC_0/CLK_SA] [get_bd_pins Verilog_Controller_0/CLK_SA]
  connect_bd_net -net Verilog_Controller_0_CS [get_bd_pins TO_FMC_0/CS] [get_bd_pins Verilog_Controller_0/CS]
  connect_bd_net -net Verilog_Controller_0_CTRL_EN [get_bd_pins TO_FMC_0/CTRL_EN] [get_bd_pins Verilog_Controller_0/CTRL_EN]
  connect_bd_net -net Verilog_Controller_0_CTRL_VB [get_bd_pins TO_FMC_0/CTRL_VB] [get_bd_pins Verilog_Controller_0/CTRL_VB]
  connect_bd_net -net Verilog_Controller_0_CTRL_VBN [get_bd_pins TO_FMC_0/CTRL_VBN] [get_bd_pins Verilog_Controller_0/CTRL_VBN]
  connect_bd_net -net Verilog_Controller_0_CTRL_VBP [get_bd_pins TO_FMC_0/CTRL_VBP] [get_bd_pins Verilog_Controller_0/CTRL_VBP]
  connect_bd_net -net Verilog_Controller_0_DFF_RST [get_bd_pins TO_FMC_0/DFF_RST] [get_bd_pins Verilog_Controller_0/DFF_RST]
  connect_bd_net -net Verilog_Controller_0_IN_EN [get_bd_pins TO_FMC_0/IN_EN] [get_bd_pins Verilog_Controller_0/IN_EN]
  connect_bd_net -net Verilog_Controller_0_InputEN_DAC [get_bd_pins TO_FMC_0/InputEN_DAC] [get_bd_pins Verilog_Controller_0/InputEN_DAC]
  connect_bd_net -net Verilog_Controller_0_RST_CAP_B [get_bd_pins TO_FMC_0/RST_CAP_B] [get_bd_pins Verilog_Controller_0/RST_CAP_B]
  connect_bd_net -net Verilog_Controller_0_SA_EN [get_bd_pins TO_FMC_0/SA_EN] [get_bd_pins Verilog_Controller_0/SA_EN]
  connect_bd_net -net Verilog_Controller_0_SCAN_DONE_FLAGS [get_bd_pins Verilog_Controller_0/SCAN_DONE_FLAGS] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net Verilog_Controller_0_SCN_IN [get_bd_pins TO_FMC_0/SCN_IN] [get_bd_pins Verilog_Controller_0/SCN_IN]
  connect_bd_net -net Verilog_Controller_0_SCN_SEL [get_bd_pins TO_FMC_0/SCN_SEL] [get_bd_pins Verilog_Controller_0/SCN_SEL]
  connect_bd_net -net Verilog_Controller_0_TDC_COMPUTE [get_bd_pins TO_FMC_0/TDC_COMPUTE] [get_bd_pins Verilog_Controller_0/TDC_COMPUTE]
  connect_bd_net -net Verilog_Controller_0_TDC_EN [get_bd_pins TO_FMC_0/TDC_EN] [get_bd_pins Verilog_Controller_0/TDC_EN]
  connect_bd_net -net Verilog_Controller_0_TDC_RST [get_bd_pins TO_FMC_0/TDC_RST] [get_bd_pins Verilog_Controller_0/TDC_RST]
  connect_bd_net -net Verilog_Controller_0_VDAC_CTRL [get_bd_pins TO_FMC_0/VDAC_CTRL] [get_bd_pins Verilog_Controller_0/VDAC_CTRL]
  connect_bd_net -net Verilog_Controller_0_VTC_EN [get_bd_pins TO_FMC_0/VTC_EN] [get_bd_pins Verilog_Controller_0/VTC_EN]
  connect_bd_net -net Verilog_Controller_0_WL_EN [get_bd_pins TO_FMC_0/WL_EN] [get_bd_pins Verilog_Controller_0/WL_EN]
  connect_bd_net -net Verilog_Controller_0_WRITE_EN [get_bd_pins TO_FMC_0/WRITE_EN] [get_bd_pins Verilog_Controller_0/WRITE_EN]
  connect_bd_net -net axi_gpio_0_gpio_io_o [get_bd_pins Unbundle_AXI_Bus_0/DIG_AXI_IN_0] [get_bd_pins axi_gpio_0/gpio_io_o]
  connect_bd_net -net axi_gpio_1_gpio_io_o [get_bd_pins Unbundle_AXI_Bus_0/DIG_AXI_IN_1] [get_bd_pins axi_gpio_1/gpio_io_o]
  connect_bd_net -net axi_gpio_4_gpio_io_o [get_bd_pins SCAN_MODE_SETTINGS_AXI_BUS/gpio_io_o] [get_bd_pins Verilog_Controller_0/scan_mode_setting_in]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins DIG_DEBUG_AXI_OUT_BUS_0/s_axi_aresetn] [get_bd_pins DIG_DEBUG_AXI_OUT_BUS_1/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins DIG_AXI_OUT_BUS/s_axi_aclk] [get_bd_pins DIG_DEBUG_AXI_OUT_BUS_0/s_axi_aclk] [get_bd_pins DIG_DEBUG_AXI_OUT_BUS_1/s_axi_aclk] [get_bd_pins SCAN_MODE_SETTINGS_AXI_BUS/s_axi_aclk] [get_bd_pins Verilog_Controller_0/clk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins smartconnect_0/aclk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins DIG_AXI_OUT_BUS/gpio_io_i] [get_bd_pins xlconcat_0/dout]

  # Create address segments
  create_bd_addr_seg -range 0x20000000 -offset 0x00000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
  create_bd_addr_seg -range 0x20000000 -offset 0x00000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
  create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs DIG_AXI_OUT_BUS/S_AXI/Reg] SEG_DIG_AXI_OUT_BUS_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x41210000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs DIG_DEBUG_AXI_OUT_BUS_0/S_AXI/Reg] SEG_DIG_DEBUG_AXI_OUT_BUS_0_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x41220000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs DIG_DEBUG_AXI_OUT_BUS_1/S_AXI/Reg] SEG_DIG_DEBUG_AXI_OUT_BUS_1_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x41230000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs SCAN_MODE_SETTINGS_AXI_BUS/S_AXI/Reg] SEG_SCAN_MODE_SETTINGS_AXI_BUS_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x40400000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x41240000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x41250000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] SEG_axi_gpio_1_Reg


  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
}
# End of create_root_design()


##################################################################
# MAIN FLOW
##################################################################

create_root_design ""


