INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/carrylook_ahead_adder/carrylook_ahead_adder.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/nimes/carrylook_ahead_adder/carrylook_ahead_adder.srcs/sources_1/new/cla_adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nimes/carrylook_ahead_adder/carrylook_ahead_adder.srcs/sim_1/new/cla_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder_tb
